TimeQuest Timing Analyzer report for MIPS
Tue Jun 14 02:47:41 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'DivisorFrequencia:inst4|inst2'
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'clock'
 14. Slow Model Hold: 'DivisorFrequencia:inst4|inst2'
 15. Slow Model Minimum Pulse Width: 'clock'
 16. Slow Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'DivisorFrequencia:inst4|inst2'
 25. Fast Model Setup: 'clock'
 26. Fast Model Hold: 'clock'
 27. Fast Model Hold: 'DivisorFrequencia:inst4|inst2'
 28. Fast Model Minimum Pulse Width: 'clock'
 29. Fast Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Multicorner Timing Analysis Summary
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; MIPS                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                       ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; Clock Name                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                           ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; clock                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                         ;
; DivisorFrequencia:inst4|inst2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { DivisorFrequencia:inst4|inst2 } ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+


+--------------------------------------------------------------------+
; Slow Model Fmax Summary                                            ;
+-----------+-----------------+-------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                    ; Note ;
+-----------+-----------------+-------------------------------+------+
; 42.41 MHz ; 42.41 MHz       ; DivisorFrequencia:inst4|inst2 ;      ;
; 70.23 MHz ; 70.23 MHz       ; clock                         ;      ;
+-----------+-----------------+-------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------+
; Slow Model Setup Summary                                ;
+-------------------------------+---------+---------------+
; Clock                         ; Slack   ; End Point TNS ;
+-------------------------------+---------+---------------+
; DivisorFrequencia:inst4|inst2 ; -26.172 ; -20146.065    ;
; clock                         ; -13.239 ; -558.752      ;
+-------------------------------+---------+---------------+


+--------------------------------------------------------+
; Slow Model Hold Summary                                ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -2.538 ; -3.840        ;
; DivisorFrequencia:inst4|inst2 ; 0.204  ; 0.000         ;
+-------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -2.000 ; -377.758      ;
; DivisorFrequencia:inst4|inst2 ; -0.500 ; -1024.000     ;
+-------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                                                                                                                               ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                                 ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; -26.172 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.149      ; 26.857     ;
; -26.172 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.149      ; 26.857     ;
; -26.172 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.149      ; 26.857     ;
; -26.172 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.149      ; 26.857     ;
; -26.172 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.149      ; 26.857     ;
; -26.172 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.149      ; 26.857     ;
; -26.172 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.149      ; 26.857     ;
; -26.172 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.149      ; 26.857     ;
; -25.897 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.580     ;
; -25.897 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.580     ;
; -25.897 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.580     ;
; -25.897 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.580     ;
; -25.897 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.580     ;
; -25.897 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.580     ;
; -25.897 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.580     ;
; -25.897 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.580     ;
; -25.896 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.579     ;
; -25.896 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.579     ;
; -25.896 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.579     ;
; -25.896 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.579     ;
; -25.896 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.579     ;
; -25.896 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.579     ;
; -25.896 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.579     ;
; -25.896 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.579     ;
; -25.893 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.576     ;
; -25.893 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.576     ;
; -25.893 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.576     ;
; -25.893 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.576     ;
; -25.893 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.576     ;
; -25.893 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.576     ;
; -25.893 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.576     ;
; -25.893 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.576     ;
; -25.780 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 26.458     ;
; -25.780 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 26.458     ;
; -25.780 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 26.458     ;
; -25.780 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 26.458     ;
; -25.780 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 26.458     ;
; -25.780 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 26.458     ;
; -25.780 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 26.458     ;
; -25.780 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 26.458     ;
; -25.674 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 26.352     ;
; -25.674 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 26.352     ;
; -25.674 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 26.352     ;
; -25.674 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 26.352     ;
; -25.674 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 26.352     ;
; -25.674 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 26.352     ;
; -25.674 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 26.352     ;
; -25.674 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.142      ; 26.352     ;
; -25.651 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.137      ; 26.324     ;
; -25.651 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.137      ; 26.324     ;
; -25.651 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.137      ; 26.324     ;
; -25.651 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.137      ; 26.324     ;
; -25.651 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.137      ; 26.324     ;
; -25.651 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.137      ; 26.324     ;
; -25.651 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.137      ; 26.324     ;
; -25.651 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.137      ; 26.324     ;
; -25.626 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 26.295     ;
; -25.626 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 26.295     ;
; -25.626 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 26.295     ;
; -25.626 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 26.295     ;
; -25.626 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 26.295     ;
; -25.626 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 26.295     ;
; -25.626 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 26.295     ;
; -25.626 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 26.295     ;
; -25.552 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.150      ; 26.238     ;
; -25.552 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.150      ; 26.238     ;
; -25.552 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.150      ; 26.238     ;
; -25.552 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.150      ; 26.238     ;
; -25.552 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.150      ; 26.238     ;
; -25.552 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.150      ; 26.238     ;
; -25.552 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.150      ; 26.238     ;
; -25.552 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.150      ; 26.238     ;
; -25.519 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.145      ; 26.200     ;
; -25.519 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.145      ; 26.200     ;
; -25.519 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.145      ; 26.200     ;
; -25.519 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.145      ; 26.200     ;
; -25.519 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.145      ; 26.200     ;
; -25.519 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.145      ; 26.200     ;
; -25.519 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.145      ; 26.200     ;
; -25.519 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.145      ; 26.200     ;
; -25.515 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.145      ; 26.196     ;
; -25.515 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.145      ; 26.196     ;
; -25.515 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.145      ; 26.196     ;
; -25.515 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.145      ; 26.196     ;
; -25.515 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.145      ; 26.196     ;
; -25.515 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.145      ; 26.196     ;
; -25.515 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.145      ; 26.196     ;
; -25.515 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.145      ; 26.196     ;
; -25.391 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.074     ;
; -25.391 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.074     ;
; -25.391 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.074     ;
; -25.391 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.074     ;
; -25.391 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.074     ;
; -25.391 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.074     ;
; -25.391 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.074     ;
; -25.391 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.147      ; 26.074     ;
; -25.374 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.137      ; 26.047     ;
; -25.374 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.137      ; 26.047     ;
; -25.374 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.137      ; 26.047     ;
; -25.374 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.137      ; 26.047     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.239 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.020     ; 14.184     ;
; -13.239 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.020     ; 14.184     ;
; -13.239 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.020     ; 14.184     ;
; -13.239 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.020     ; 14.184     ;
; -13.239 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.020     ; 14.184     ;
; -13.239 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.020     ; 14.184     ;
; -13.239 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.020     ; 14.184     ;
; -13.239 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.020     ; 14.184     ;
; -12.910 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.877     ;
; -12.910 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.877     ;
; -12.910 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.877     ;
; -12.910 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.877     ;
; -12.910 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.877     ;
; -12.910 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.877     ;
; -12.910 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.877     ;
; -12.910 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.877     ;
; -12.829 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.796     ;
; -12.829 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.796     ;
; -12.829 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.796     ;
; -12.829 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.796     ;
; -12.829 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.796     ;
; -12.829 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.796     ;
; -12.829 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.796     ;
; -12.829 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.796     ;
; -12.660 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.020     ; 13.605     ;
; -12.660 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.020     ; 13.605     ;
; -12.660 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.020     ; 13.605     ;
; -12.660 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.020     ; 13.605     ;
; -12.660 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.020     ; 13.605     ;
; -12.660 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.020     ; 13.605     ;
; -12.660 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.020     ; 13.605     ;
; -12.660 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.020     ; 13.605     ;
; -12.618 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.585     ;
; -12.618 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.585     ;
; -12.618 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.585     ;
; -12.618 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.585     ;
; -12.618 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.585     ;
; -12.618 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.585     ;
; -12.618 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.585     ;
; -12.618 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.585     ;
; -12.552 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.020     ; 13.497     ;
; -12.552 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.020     ; 13.497     ;
; -12.552 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.020     ; 13.497     ;
; -12.552 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.020     ; 13.497     ;
; -12.552 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.020     ; 13.497     ;
; -12.552 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.020     ; 13.497     ;
; -12.552 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.020     ; 13.497     ;
; -12.552 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.020     ; 13.497     ;
; -12.090 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.020     ; 13.035     ;
; -12.090 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.020     ; 13.035     ;
; -12.090 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.020     ; 13.035     ;
; -12.090 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.020     ; 13.035     ;
; -12.090 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.020     ; 13.035     ;
; -12.090 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.020     ; 13.035     ;
; -12.090 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.020     ; 13.035     ;
; -12.090 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.020     ; 13.035     ;
; -12.054 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.021     ;
; -12.054 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.021     ;
; -12.054 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.021     ;
; -12.054 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.021     ;
; -12.054 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.021     ;
; -12.054 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.021     ;
; -12.054 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.021     ;
; -12.054 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.002      ; 13.021     ;
; -11.612 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.020     ; 12.557     ;
; -11.612 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.020     ; 12.557     ;
; -11.612 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.020     ; 12.557     ;
; -11.612 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.020     ; 12.557     ;
; -11.612 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.020     ; 12.557     ;
; -11.612 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.020     ; 12.557     ;
; -11.612 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.020     ; 12.557     ;
; -11.612 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.020     ; 12.557     ;
; -11.561 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.002      ; 12.528     ;
; -11.561 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.002      ; 12.528     ;
; -11.561 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.002      ; 12.528     ;
; -11.561 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.002      ; 12.528     ;
; -11.561 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.002      ; 12.528     ;
; -11.561 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.002      ; 12.528     ;
; -11.561 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.002      ; 12.528     ;
; -11.561 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.002      ; 12.528     ;
; -11.179 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.020     ; 12.124     ;
; -11.179 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.020     ; 12.124     ;
; -11.179 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.020     ; 12.124     ;
; -11.179 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.020     ; 12.124     ;
; -11.179 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.020     ; 12.124     ;
; -11.179 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.020     ; 12.124     ;
; -11.179 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.020     ; 12.124     ;
; -11.179 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.020     ; 12.124     ;
; -11.105 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.002      ; 12.072     ;
; -11.105 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.002      ; 12.072     ;
; -11.105 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.002      ; 12.072     ;
; -11.105 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.002      ; 12.072     ;
; -11.105 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.002      ; 12.072     ;
; -11.105 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.002      ; 12.072     ;
; -11.105 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.002      ; 12.072     ;
; -11.105 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.002      ; 12.072     ;
; -10.959 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg1 ; clock        ; clock       ; 1.000        ; -0.020     ; 11.904     ;
; -10.959 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg1 ; clock        ; clock       ; 1.000        ; -0.020     ; 11.904     ;
; -10.959 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg1 ; clock        ; clock       ; 1.000        ; -0.020     ; 11.904     ;
; -10.959 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg1 ; clock        ; clock       ; 1.000        ; -0.020     ; 11.904     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                                             ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -2.538 ; DivisorFrequencia:inst4|inst2                                                                                                         ; DivisorFrequencia:inst4|inst2                                                                                                                       ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.679      ; 0.657      ;
; -2.038 ; DivisorFrequencia:inst4|inst2                                                                                                         ; DivisorFrequencia:inst4|inst2                                                                                                                       ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 2.679      ; 0.657      ;
; -0.791 ; DivisorFrequencia:inst4|inst2                                                                                                         ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.748      ; 2.441      ;
; -0.511 ; DivisorFrequencia:inst4|inst2                                                                                                         ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_we_reg                     ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.726      ; 2.699      ;
; -0.291 ; DivisorFrequencia:inst4|inst2                                                                                                         ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 2.748      ; 2.441      ;
; -0.011 ; DivisorFrequencia:inst4|inst2                                                                                                         ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_we_reg                     ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 2.726      ; 2.699      ;
; 0.391  ; DivisorFrequencia:inst4|inst                                                                                                          ; DivisorFrequencia:inst4|inst                                                                                                                        ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; DivisorFrequencia:inst4|inst1                                                                                                         ; DivisorFrequencia:inst4|inst1                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.517  ; DivisorFrequencia:inst4|inst1                                                                                                         ; DivisorFrequencia:inst4|inst2                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.783      ;
; 0.517  ; DivisorFrequencia:inst4|inst                                                                                                          ; DivisorFrequencia:inst4|inst1                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.783      ;
; 1.389  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.149     ; 0.974      ;
; 1.412  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.165     ; 0.981      ;
; 1.415  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.168     ; 0.981      ;
; 1.640  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.145     ; 1.229      ;
; 1.660  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.145     ; 1.249      ;
; 1.685  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.165     ; 1.254      ;
; 1.711  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.150     ; 1.295      ;
; 1.715  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.142     ; 1.307      ;
; 1.724  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.147     ; 1.311      ;
; 1.735  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.167     ; 1.302      ;
; 1.741  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.165     ; 1.310      ;
; 1.940  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.147     ; 1.527      ;
; 1.961  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.147     ; 1.548      ;
; 1.972  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.163     ; 1.543      ;
; 1.986  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.160     ; 1.560      ;
; 2.000  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.163     ; 1.571      ;
; 2.503  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|24                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg11               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.164     ; 2.073      ;
; 2.507  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|26                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.164     ; 2.077      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg0   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a1~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg2   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a2~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg3   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a3~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg4   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a4~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg5   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a5~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a6~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a7~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a8~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg9   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a9~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a10~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a11~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a12~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a31~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a14~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a15~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a16~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a17~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a18~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a19~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a20~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg8  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a21~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg9  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a22~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg10 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a23~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a24~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a25~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg13 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a26~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg14 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a27~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg15 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a28~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg16 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a29~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg17 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a30~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.868  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|14                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg1                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.173     ; 2.429      ;
; 3.008  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|21                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg8                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.164     ; 2.578      ;
; 3.015  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|06                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.120     ; 2.629      ;
; 3.098  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|12                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.151     ; 2.681      ;
; 3.101  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|30                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg17               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.170     ; 2.665      ;
; 3.109  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|28                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg15               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.170     ; 2.673      ;
; 3.146  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|27                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg14               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.161     ; 2.719      ;
; 3.183  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|22                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg9                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.165     ; 2.752      ;
; 3.210  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|13                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg0                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.170     ; 2.774      ;
; 3.220  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|12                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.147     ; 2.807      ;
; 3.222  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|10                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.151     ; 2.805      ;
; 3.224  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.142     ; 2.816      ;
; 3.244  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|19                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.170     ; 2.808      ;
; 3.290  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|10                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.115     ; 2.909      ;
; 3.293  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|25                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg12               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.150     ; 2.877      ;
; 3.316  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|12                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.151     ; 2.899      ;
; 3.325  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|12                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.115     ; 2.944      ;
; 3.329  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|18                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.162     ; 2.901      ;
; 3.331  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|14                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg1                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.173     ; 2.892      ;
; 3.354  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|01                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.147     ; 2.941      ;
; 3.374  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|18                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.160     ; 2.948      ;
; 3.379  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|09                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg9                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.147     ; 2.966      ;
; 3.390  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|29                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg16               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.161     ; 2.963      ;
; 3.392  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|25                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg12               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.152     ; 2.974      ;
; 3.400  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|24                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg11               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.156     ; 2.978      ;
; 3.410  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|06                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.120     ; 3.024      ;
; 3.414  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|18                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.161     ; 2.987      ;
; 3.416  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|13                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg0                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.171     ; 2.979      ;
; 3.426  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|01                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.150     ; 3.010      ;
; 3.440  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|27                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg14               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.161     ; 3.013      ;
; 3.458  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|10                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.122     ; 3.070      ;
; 3.483  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|05                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg5                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.140     ; 3.077      ;
; 3.491  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|29                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg16               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.163     ; 3.062      ;
; 3.513  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|23                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg10               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.157     ; 3.090      ;
; 3.521  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|21                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg8                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.163     ; 3.092      ;
; 3.533  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|08                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.120     ; 3.147      ;
; 3.556  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|23                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg10               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.167     ; 3.123      ;
; 3.570  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|09                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg9                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.115     ; 3.189      ;
; 3.571  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|06                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.122     ; 3.183      ;
; 3.571  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|30                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg17               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.161     ; 3.144      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                         ;
+-------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                 ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.204 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.871      ; 3.591      ;
; 0.287 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.873      ; 3.676      ;
; 0.287 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.873      ; 3.676      ;
; 0.293 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.873      ; 3.682      ;
; 0.430 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.885      ; 3.831      ;
; 0.430 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.885      ; 3.831      ;
; 0.558 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|15 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.881      ; 3.955      ;
; 0.558 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.881      ; 3.955      ;
; 0.558 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.881      ; 3.955      ;
; 0.558 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.881      ; 3.955      ;
; 0.580 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|03 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.877      ; 3.973      ;
; 0.580 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.877      ; 3.973      ;
; 0.580 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.877      ; 3.973      ;
; 0.580 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.877      ; 3.973      ;
; 0.580 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.877      ; 3.973      ;
; 0.616 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|03 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.880      ; 4.012      ;
; 0.616 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|04 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.880      ; 4.012      ;
; 0.616 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.880      ; 4.012      ;
; 0.616 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.880      ; 4.012      ;
; 0.626 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.883      ; 4.025      ;
; 0.626 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.883      ; 4.025      ;
; 0.626 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.883      ; 4.025      ;
; 0.626 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.883      ; 4.025      ;
; 0.626 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.883      ; 4.025      ;
; 0.626 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.883      ; 4.025      ;
; 0.626 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.883      ; 4.025      ;
; 0.629 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.879      ; 4.024      ;
; 0.630 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.875      ; 4.021      ;
; 0.630 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.875      ; 4.021      ;
; 0.646 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.874      ; 4.036      ;
; 0.646 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.874      ; 4.036      ;
; 0.646 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.874      ; 4.036      ;
; 0.646 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.874      ; 4.036      ;
; 0.677 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.883      ; 4.076      ;
; 0.704 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 2.871      ; 3.591      ;
; 0.740 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.885      ; 4.141      ;
; 0.740 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.885      ; 4.141      ;
; 0.787 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 2.873      ; 3.676      ;
; 0.787 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 2.873      ; 3.676      ;
; 0.792 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.876      ; 4.184      ;
; 0.793 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 2.873      ; 3.682      ;
; 0.798 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.886      ; 4.200      ;
; 0.798 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.886      ; 4.200      ;
; 0.798 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.886      ; 4.200      ;
; 0.798 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|14 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.886      ; 4.200      ;
; 0.798 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.886      ; 4.200      ;
; 0.798 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.886      ; 4.200      ;
; 0.798 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.886      ; 4.200      ;
; 0.804 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|03 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.876      ; 4.196      ;
; 0.804 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|05 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.876      ; 4.196      ;
; 0.804 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.876      ; 4.196      ;
; 0.804 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.876      ; 4.196      ;
; 0.804 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.876      ; 4.196      ;
; 0.808 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.881      ; 4.205      ;
; 0.808 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|15 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.881      ; 4.205      ;
; 0.808 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.881      ; 4.205      ;
; 0.808 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.881      ; 4.205      ;
; 0.808 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.881      ; 4.205      ;
; 0.808 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.881      ; 4.205      ;
; 0.808 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.881      ; 4.205      ;
; 0.808 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.881      ; 4.205      ;
; 0.810 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.890      ; 4.216      ;
; 0.810 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.890      ; 4.216      ;
; 0.810 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.890      ; 4.216      ;
; 0.810 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.890      ; 4.216      ;
; 0.810 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.890      ; 4.216      ;
; 0.838 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.879      ; 4.233      ;
; 0.867 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.889      ; 4.272      ;
; 0.867 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.889      ; 4.272      ;
; 0.867 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.889      ; 4.272      ;
; 0.871 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|04 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.882      ; 4.269      ;
; 0.871 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|05 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.882      ; 4.269      ;
; 0.890 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.874      ; 4.280      ;
; 0.890 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.874      ; 4.280      ;
; 0.896 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.890      ; 4.302      ;
; 0.903 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|04 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.881      ; 4.300      ;
; 0.903 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.881      ; 4.300      ;
; 0.904 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.881      ; 4.301      ;
; 0.921 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.883      ; 4.320      ;
; 0.921 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.883      ; 4.320      ;
; 0.921 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.883      ; 4.320      ;
; 0.921 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.883      ; 4.320      ;
; 0.930 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 2.885      ; 3.831      ;
; 0.930 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 2.885      ; 3.831      ;
; 0.939 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.887      ; 4.342      ;
; 0.946 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|03 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.880      ; 4.342      ;
; 0.946 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.880      ; 4.342      ;
; 0.946 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.880      ; 4.342      ;
; 0.953 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.887      ; 4.356      ;
; 0.953 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.886      ; 4.355      ;
; 0.953 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.887      ; 4.356      ;
; 0.953 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.886      ; 4.355      ;
; 0.953 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.887      ; 4.356      ;
; 0.953 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.887      ; 4.356      ;
; 0.953 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.887      ; 4.356      ;
; 0.953 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.887      ; 4.356      ;
; 0.953 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.887      ; 4.356      ;
; 0.953 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.886      ; 4.355      ;
; 0.980 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.890      ; 4.386      ;
; 0.980 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.890      ; 4.386      ;
+-------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg6  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 4.892  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 11.056 ; 11.056 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 8.622  ; 8.622  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 9.607  ; 9.607  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 8.871  ; 8.871  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 9.162  ; 9.162  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 9.262  ; 9.262  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 9.276  ; 9.276  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 8.630  ; 8.630  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 11.056 ; 11.056 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 8.786  ; 8.786  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 8.109  ; 8.109  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 8.368  ; 8.368  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 10.481 ; 10.481 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 9.069  ; 9.069  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 8.606  ; 8.606  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 9.171  ; 9.171  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 8.365  ; 8.365  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 7.434  ; 7.434  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 7.227  ; 7.227  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 7.654  ; 7.654  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 8.276  ; 8.276  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 7.968  ; 7.968  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 7.927  ; 7.927  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 7.259  ; 7.259  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 7.685  ; 7.685  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 7.760  ; 7.760  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 7.526  ; 7.526  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 7.741  ; 7.741  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 7.480  ; 7.480  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 7.579  ; 7.579  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 7.482  ; 7.482  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 8.271  ; 8.271  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 7.766  ; 7.766  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.137  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 4.310  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 30.743 ; 30.743 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 29.447 ; 29.447 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 29.707 ; 29.707 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 30.532 ; 30.532 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 30.221 ; 30.221 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 30.743 ; 30.743 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 30.116 ; 30.116 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 30.014 ; 30.014 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 29.619 ; 29.619 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 30.453 ; 30.453 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 29.914 ; 29.914 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 30.355 ; 30.355 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 29.540 ; 29.540 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 29.929 ; 29.929 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 29.198 ; 29.198 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 30.139 ; 30.139 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 29.465 ; 29.465 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 29.332 ; 29.332 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 29.247 ; 29.247 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 29.317 ; 29.317 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 28.706 ; 28.706 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 30.055 ; 30.055 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 29.251 ; 29.251 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 29.214 ; 29.214 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 28.952 ; 28.952 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 29.639 ; 29.639 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 29.963 ; 29.963 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 30.012 ; 30.012 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 29.394 ; 29.394 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 30.159 ; 30.159 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 29.226 ; 29.226 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 29.592 ; 29.592 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 29.608 ; 29.608 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 4.892  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 5.137  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 4.310  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 14.042 ; 14.042 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 13.389 ; 13.389 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 14.042 ; 14.042 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 12.245 ; 12.245 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 13.389 ; 13.389 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 12.299 ; 12.299 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 11.954 ; 11.954 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 11.128 ; 11.128 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 11.560 ; 11.560 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 11.443 ; 11.443 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 11.501 ; 11.501 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 11.799 ; 11.799 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 10.995 ; 10.995 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 11.833 ; 11.833 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 11.443 ; 11.443 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 11.873 ; 11.873 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 10.954 ; 10.954 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 12.299 ; 12.299 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 11.689 ; 11.689 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 11.092 ; 11.092 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 10.833 ; 10.833 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 11.953 ; 11.953 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 10.980 ; 10.980 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 11.970 ; 11.970 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 10.594 ; 10.594 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 11.667 ; 11.667 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 11.019 ; 11.019 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 11.586 ; 11.586 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 11.093 ; 11.093 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 12.204 ; 12.204 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 11.194 ; 11.194 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 11.646 ; 11.646 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 11.162 ; 11.162 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 11.024 ; 11.024 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 10.738 ; 10.738 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 11.366 ; 11.366 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 11.028 ; 11.028 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 11.045 ; 11.045 ; Fall       ; clock                         ;
; Jump             ; clock                         ; 15.160 ; 15.160 ; Fall       ; clock                         ;
; JumpReg          ; clock                         ; 14.216 ; 14.216 ; Fall       ; clock                         ;
; Link             ; clock                         ; 17.612 ; 17.612 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 13.101 ; 13.101 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 13.895 ; 13.895 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 14.951 ; 14.951 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 14.951 ; 14.951 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 12.974 ; 12.974 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 13.157 ; 13.157 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 14.052 ; 14.052 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 17.888 ; 17.888 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 11.732 ; 11.732 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 11.732 ; 11.732 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 11.168 ; 11.168 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 11.593 ; 11.593 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 11.443 ; 11.443 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 11.531 ; 11.531 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 11.550 ; 11.550 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 12.377 ; 12.377 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 11.732 ; 11.732 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 11.168 ; 11.168 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 11.540 ; 11.540 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 11.409 ; 11.409 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 11.511 ; 11.511 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 11.819 ; 11.819 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 11.005 ; 11.005 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 11.833 ; 11.833 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 11.443 ; 11.443 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 12.377 ; 12.377 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 10.931 ; 10.931 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 12.299 ; 12.299 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 11.488 ; 11.488 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 11.102 ; 11.102 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 10.843 ; 10.843 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 11.937 ; 11.937 ; Fall       ; clock                         ;
; imed26[*]        ; clock                         ; 12.380 ; 12.380 ; Fall       ; clock                         ;
;  imed26[0]       ; clock                         ; 11.954 ; 11.954 ; Fall       ; clock                         ;
;  imed26[1]       ; clock                         ; 11.161 ; 11.161 ; Fall       ; clock                         ;
;  imed26[2]       ; clock                         ; 11.269 ; 11.269 ; Fall       ; clock                         ;
;  imed26[3]       ; clock                         ; 11.419 ; 11.419 ; Fall       ; clock                         ;
;  imed26[4]       ; clock                         ; 11.501 ; 11.501 ; Fall       ; clock                         ;
;  imed26[5]       ; clock                         ; 11.520 ; 11.520 ; Fall       ; clock                         ;
;  imed26[6]       ; clock                         ; 11.005 ; 11.005 ; Fall       ; clock                         ;
;  imed26[7]       ; clock                         ; 11.816 ; 11.816 ; Fall       ; clock                         ;
;  imed26[8]       ; clock                         ; 11.195 ; 11.195 ; Fall       ; clock                         ;
;  imed26[9]       ; clock                         ; 12.380 ; 12.380 ; Fall       ; clock                         ;
;  imed26[10]      ; clock                         ; 10.914 ; 10.914 ; Fall       ; clock                         ;
;  imed26[11]      ; clock                         ; 12.289 ; 12.289 ; Fall       ; clock                         ;
;  imed26[12]      ; clock                         ; 11.679 ; 11.679 ; Fall       ; clock                         ;
;  imed26[13]      ; clock                         ; 11.619 ; 11.619 ; Fall       ; clock                         ;
;  imed26[14]      ; clock                         ; 10.843 ; 10.843 ; Fall       ; clock                         ;
;  imed26[15]      ; clock                         ; 11.937 ; 11.937 ; Fall       ; clock                         ;
;  imed26[16]      ; clock                         ; 11.366 ; 11.366 ; Fall       ; clock                         ;
;  imed26[17]      ; clock                         ; 11.950 ; 11.950 ; Fall       ; clock                         ;
;  imed26[18]      ; clock                         ; 10.594 ; 10.594 ; Fall       ; clock                         ;
;  imed26[19]      ; clock                         ; 11.647 ; 11.647 ; Fall       ; clock                         ;
;  imed26[20]      ; clock                         ; 10.999 ; 10.999 ; Fall       ; clock                         ;
;  imed26[21]      ; clock                         ; 11.586 ; 11.586 ; Fall       ; clock                         ;
;  imed26[22]      ; clock                         ; 11.477 ; 11.477 ; Fall       ; clock                         ;
;  imed26[23]      ; clock                         ; 11.661 ; 11.661 ; Fall       ; clock                         ;
;  imed26[24]      ; clock                         ; 10.923 ; 10.923 ; Fall       ; clock                         ;
;  imed26[25]      ; clock                         ; 11.636 ; 11.636 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 33.836 ; 33.836 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 32.540 ; 32.540 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 32.800 ; 32.800 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 33.625 ; 33.625 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 33.314 ; 33.314 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 33.836 ; 33.836 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 33.209 ; 33.209 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 33.107 ; 33.107 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 32.712 ; 32.712 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 33.546 ; 33.546 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 33.007 ; 33.007 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 33.448 ; 33.448 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 32.633 ; 32.633 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 33.022 ; 33.022 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 32.291 ; 32.291 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 33.232 ; 33.232 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 32.558 ; 32.558 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 32.425 ; 32.425 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 32.340 ; 32.340 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 32.410 ; 32.410 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 31.799 ; 31.799 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 33.148 ; 33.148 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 32.344 ; 32.344 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 32.307 ; 32.307 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 32.045 ; 32.045 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 32.732 ; 32.732 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 33.056 ; 33.056 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 33.105 ; 33.105 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 32.487 ; 32.487 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 33.252 ; 33.252 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 32.319 ; 32.319 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 32.685 ; 32.685 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 32.701 ; 32.701 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 11.416 ; 11.416 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 11.162 ; 11.162 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 11.014 ; 11.014 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 10.754 ; 10.754 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 11.416 ; 11.416 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 11.008 ; 11.008 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 11.045 ; 11.045 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 12.174 ; 12.174 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 12.174 ; 12.174 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 11.689 ; 11.689 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 11.102 ; 11.102 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 11.080 ; 11.080 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 11.943 ; 11.943 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 12.194 ; 12.194 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 11.556 ; 11.556 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 11.093 ; 11.093 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 12.194 ; 12.194 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 10.923 ; 10.923 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 11.161 ; 11.161 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 11.970 ; 11.970 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 11.020 ; 11.020 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 11.970 ; 11.970 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 10.574 ; 10.574 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 11.883 ; 11.883 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 10.953 ; 10.953 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 12.380 ; 12.380 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 11.015 ; 11.015 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 11.816 ; 11.816 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 11.423 ; 11.423 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 12.380 ; 12.380 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 10.920 ; 10.920 ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 4.892  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 7.227  ; 7.227  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 8.622  ; 8.622  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 9.607  ; 9.607  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 8.871  ; 8.871  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 9.162  ; 9.162  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 9.262  ; 9.262  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 9.276  ; 9.276  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 8.630  ; 8.630  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 11.056 ; 11.056 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 8.786  ; 8.786  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 8.109  ; 8.109  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 8.368  ; 8.368  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 10.481 ; 10.481 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 9.069  ; 9.069  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 8.606  ; 8.606  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 9.171  ; 9.171  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 8.365  ; 8.365  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 7.434  ; 7.434  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 7.227  ; 7.227  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 7.654  ; 7.654  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 8.276  ; 8.276  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 7.968  ; 7.968  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 7.927  ; 7.927  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 7.259  ; 7.259  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 7.685  ; 7.685  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 7.760  ; 7.760  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 7.526  ; 7.526  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 7.741  ; 7.741  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 7.480  ; 7.480  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 7.579  ; 7.579  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 7.482  ; 7.482  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 8.271  ; 8.271  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 7.766  ; 7.766  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.137  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 4.310  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 8.589  ; 8.589  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 8.687  ; 8.687  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 8.865  ; 8.865  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 9.507  ; 9.507  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 10.128 ; 10.128 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 10.759 ; 10.759 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 9.751  ; 9.751  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 9.368  ; 9.368  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 9.215  ; 9.215  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 10.514 ; 10.514 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 10.240 ; 10.240 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 9.581  ; 9.581  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 10.911 ; 10.911 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 9.645  ; 9.645  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 9.980  ; 9.980  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 9.758  ; 9.758  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 9.852  ; 9.852  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 8.952  ; 8.952  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 9.077  ; 9.077  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 8.966  ; 8.966  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 8.928  ; 8.928  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 9.541  ; 9.541  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 9.896  ; 9.896  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 10.240 ; 10.240 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 9.504  ; 9.504  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 9.309  ; 9.309  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 10.683 ; 10.683 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 10.549 ; 10.549 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 9.929  ; 9.929  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 9.824  ; 9.824  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 8.940  ; 8.940  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 8.589  ; 8.589  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 9.152  ; 9.152  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 4.892  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 5.137  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 4.310  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 12.070 ; 12.070 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 12.070 ; 12.070 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 12.823 ; 12.823 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 11.447 ; 11.447 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 12.070 ; 12.070 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 10.594 ; 10.594 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 11.954 ; 11.954 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 11.128 ; 11.128 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 11.560 ; 11.560 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 11.443 ; 11.443 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 11.501 ; 11.501 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 11.799 ; 11.799 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 10.995 ; 10.995 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 11.833 ; 11.833 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 11.443 ; 11.443 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 11.873 ; 11.873 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 10.954 ; 10.954 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 12.299 ; 12.299 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 11.689 ; 11.689 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 11.092 ; 11.092 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 10.833 ; 10.833 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 11.953 ; 11.953 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 10.980 ; 10.980 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 11.970 ; 11.970 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 10.594 ; 10.594 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 11.667 ; 11.667 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 11.019 ; 11.019 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 11.586 ; 11.586 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 11.093 ; 11.093 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 12.204 ; 12.204 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 11.194 ; 11.194 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 11.646 ; 11.646 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 11.162 ; 11.162 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 11.024 ; 11.024 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 10.738 ; 10.738 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 11.366 ; 11.366 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 11.028 ; 11.028 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 11.045 ; 11.045 ; Fall       ; clock                         ;
; Jump             ; clock                         ; 12.825 ; 12.825 ; Fall       ; clock                         ;
; JumpReg          ; clock                         ; 11.920 ; 11.920 ; Fall       ; clock                         ;
; Link             ; clock                         ; 13.154 ; 13.154 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 12.256 ; 12.256 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 11.951 ; 11.951 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 11.666 ; 11.666 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 12.765 ; 12.765 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 11.666 ; 11.666 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 12.225 ; 12.225 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 12.833 ; 12.833 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 12.993 ; 12.993 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 11.168 ; 11.168 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 11.732 ; 11.732 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 11.168 ; 11.168 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 11.593 ; 11.593 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 11.443 ; 11.443 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 11.531 ; 11.531 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 11.550 ; 11.550 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 10.843 ; 10.843 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 11.732 ; 11.732 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 11.168 ; 11.168 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 11.540 ; 11.540 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 11.409 ; 11.409 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 11.511 ; 11.511 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 11.819 ; 11.819 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 11.005 ; 11.005 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 11.833 ; 11.833 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 11.443 ; 11.443 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 12.377 ; 12.377 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 10.931 ; 10.931 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 12.299 ; 12.299 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 11.488 ; 11.488 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 11.102 ; 11.102 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 10.843 ; 10.843 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 11.937 ; 11.937 ; Fall       ; clock                         ;
; imed26[*]        ; clock                         ; 10.594 ; 10.594 ; Fall       ; clock                         ;
;  imed26[0]       ; clock                         ; 11.954 ; 11.954 ; Fall       ; clock                         ;
;  imed26[1]       ; clock                         ; 11.161 ; 11.161 ; Fall       ; clock                         ;
;  imed26[2]       ; clock                         ; 11.269 ; 11.269 ; Fall       ; clock                         ;
;  imed26[3]       ; clock                         ; 11.419 ; 11.419 ; Fall       ; clock                         ;
;  imed26[4]       ; clock                         ; 11.501 ; 11.501 ; Fall       ; clock                         ;
;  imed26[5]       ; clock                         ; 11.520 ; 11.520 ; Fall       ; clock                         ;
;  imed26[6]       ; clock                         ; 11.005 ; 11.005 ; Fall       ; clock                         ;
;  imed26[7]       ; clock                         ; 11.816 ; 11.816 ; Fall       ; clock                         ;
;  imed26[8]       ; clock                         ; 11.195 ; 11.195 ; Fall       ; clock                         ;
;  imed26[9]       ; clock                         ; 12.380 ; 12.380 ; Fall       ; clock                         ;
;  imed26[10]      ; clock                         ; 10.914 ; 10.914 ; Fall       ; clock                         ;
;  imed26[11]      ; clock                         ; 12.289 ; 12.289 ; Fall       ; clock                         ;
;  imed26[12]      ; clock                         ; 11.679 ; 11.679 ; Fall       ; clock                         ;
;  imed26[13]      ; clock                         ; 11.619 ; 11.619 ; Fall       ; clock                         ;
;  imed26[14]      ; clock                         ; 10.843 ; 10.843 ; Fall       ; clock                         ;
;  imed26[15]      ; clock                         ; 11.937 ; 11.937 ; Fall       ; clock                         ;
;  imed26[16]      ; clock                         ; 11.366 ; 11.366 ; Fall       ; clock                         ;
;  imed26[17]      ; clock                         ; 11.950 ; 11.950 ; Fall       ; clock                         ;
;  imed26[18]      ; clock                         ; 10.594 ; 10.594 ; Fall       ; clock                         ;
;  imed26[19]      ; clock                         ; 11.647 ; 11.647 ; Fall       ; clock                         ;
;  imed26[20]      ; clock                         ; 10.999 ; 10.999 ; Fall       ; clock                         ;
;  imed26[21]      ; clock                         ; 11.586 ; 11.586 ; Fall       ; clock                         ;
;  imed26[22]      ; clock                         ; 11.477 ; 11.477 ; Fall       ; clock                         ;
;  imed26[23]      ; clock                         ; 11.661 ; 11.661 ; Fall       ; clock                         ;
;  imed26[24]      ; clock                         ; 10.923 ; 10.923 ; Fall       ; clock                         ;
;  imed26[25]      ; clock                         ; 11.636 ; 11.636 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 12.263 ; 12.263 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 13.891 ; 13.891 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 14.202 ; 14.202 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 12.630 ; 12.630 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 13.159 ; 13.159 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 13.949 ; 13.949 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 13.334 ; 13.334 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 13.068 ; 13.068 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 14.019 ; 14.019 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 12.263 ; 12.263 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 14.114 ; 14.114 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 14.207 ; 14.207 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 13.931 ; 13.931 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 13.720 ; 13.720 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 13.431 ; 13.431 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 13.497 ; 13.497 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 13.804 ; 13.804 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 12.641 ; 12.641 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 13.684 ; 13.684 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 12.364 ; 12.364 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 13.093 ; 13.093 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 13.447 ; 13.447 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 13.583 ; 13.583 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 13.140 ; 13.140 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 13.292 ; 13.292 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 13.126 ; 13.126 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 14.174 ; 14.174 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 13.174 ; 13.174 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 13.741 ; 13.741 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 14.295 ; 14.295 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 13.970 ; 13.970 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 14.651 ; 14.651 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 14.924 ; 14.924 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 10.754 ; 10.754 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 11.162 ; 11.162 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 11.014 ; 11.014 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 10.754 ; 10.754 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 11.416 ; 11.416 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 11.008 ; 11.008 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 11.045 ; 11.045 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 11.080 ; 11.080 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 12.174 ; 12.174 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 11.689 ; 11.689 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 11.102 ; 11.102 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 11.080 ; 11.080 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 11.943 ; 11.943 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 10.923 ; 10.923 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 11.556 ; 11.556 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 11.093 ; 11.093 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 12.194 ; 12.194 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 10.923 ; 10.923 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 11.161 ; 11.161 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 10.574 ; 10.574 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 11.020 ; 11.020 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 11.970 ; 11.970 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 10.574 ; 10.574 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 11.883 ; 11.883 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 10.953 ; 10.953 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 10.920 ; 10.920 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 11.015 ; 11.015 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 11.816 ; 11.816 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 11.423 ; 11.423 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 12.380 ; 12.380 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 10.920 ; 10.920 ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------+
; Fast Model Setup Summary                                ;
+-------------------------------+---------+---------------+
; Clock                         ; Slack   ; End Point TNS ;
+-------------------------------+---------+---------------+
; DivisorFrequencia:inst4|inst2 ; -11.779 ; -9255.149     ;
; clock                         ; -5.883  ; -266.464      ;
+-------------------------------+---------+---------------+


+--------------------------------------------------------+
; Fast Model Hold Summary                                ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -1.564 ; -3.141        ;
; DivisorFrequencia:inst4|inst2 ; -0.291 ; -3.932        ;
+-------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -2.000 ; -377.758      ;
; DivisorFrequencia:inst4|inst2 ; -0.500 ; -1024.000     ;
+-------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                                                                                                                               ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                                 ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; -11.779 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.016      ; 12.327     ;
; -11.779 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.016      ; 12.327     ;
; -11.779 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.016      ; 12.327     ;
; -11.779 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.016      ; 12.327     ;
; -11.779 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.016      ; 12.327     ;
; -11.779 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.016      ; 12.327     ;
; -11.779 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.016      ; 12.327     ;
; -11.779 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.016      ; 12.327     ;
; -11.642 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 12.187     ;
; -11.642 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 12.187     ;
; -11.642 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 12.187     ;
; -11.642 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 12.187     ;
; -11.642 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 12.187     ;
; -11.642 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 12.187     ;
; -11.642 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 12.187     ;
; -11.642 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 12.187     ;
; -11.641 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 12.186     ;
; -11.641 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 12.186     ;
; -11.641 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 12.186     ;
; -11.641 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 12.186     ;
; -11.641 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 12.186     ;
; -11.641 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 12.186     ;
; -11.641 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 12.186     ;
; -11.641 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 12.186     ;
; -11.638 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 12.183     ;
; -11.638 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 12.183     ;
; -11.638 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 12.183     ;
; -11.638 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 12.183     ;
; -11.638 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 12.183     ;
; -11.638 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 12.183     ;
; -11.638 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 12.183     ;
; -11.638 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 12.183     ;
; -11.589 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.009      ; 12.130     ;
; -11.589 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.009      ; 12.130     ;
; -11.589 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.009      ; 12.130     ;
; -11.589 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.009      ; 12.130     ;
; -11.589 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.009      ; 12.130     ;
; -11.589 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.009      ; 12.130     ;
; -11.589 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.009      ; 12.130     ;
; -11.589 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.009      ; 12.130     ;
; -11.557 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.009      ; 12.098     ;
; -11.557 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.009      ; 12.098     ;
; -11.557 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.009      ; 12.098     ;
; -11.557 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.009      ; 12.098     ;
; -11.557 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.009      ; 12.098     ;
; -11.557 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.009      ; 12.098     ;
; -11.557 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.009      ; 12.098     ;
; -11.557 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.009      ; 12.098     ;
; -11.524 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.003      ; 12.059     ;
; -11.524 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.003      ; 12.059     ;
; -11.524 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.003      ; 12.059     ;
; -11.524 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.003      ; 12.059     ;
; -11.524 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.003      ; 12.059     ;
; -11.524 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.003      ; 12.059     ;
; -11.524 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.003      ; 12.059     ;
; -11.524 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.003      ; 12.059     ;
; -11.520 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.000      ; 12.052     ;
; -11.520 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.000      ; 12.052     ;
; -11.520 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.000      ; 12.052     ;
; -11.520 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.000      ; 12.052     ;
; -11.520 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.000      ; 12.052     ;
; -11.520 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.000      ; 12.052     ;
; -11.520 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.000      ; 12.052     ;
; -11.520 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.000      ; 12.052     ;
; -11.496 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.012      ; 12.040     ;
; -11.496 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.012      ; 12.040     ;
; -11.496 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.012      ; 12.040     ;
; -11.496 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.012      ; 12.040     ;
; -11.496 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.012      ; 12.040     ;
; -11.496 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.012      ; 12.040     ;
; -11.496 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.012      ; 12.040     ;
; -11.496 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.012      ; 12.040     ;
; -11.491 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.012      ; 12.035     ;
; -11.491 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.012      ; 12.035     ;
; -11.491 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.012      ; 12.035     ;
; -11.491 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.012      ; 12.035     ;
; -11.491 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.012      ; 12.035     ;
; -11.491 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.012      ; 12.035     ;
; -11.491 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.012      ; 12.035     ;
; -11.491 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.012      ; 12.035     ;
; -11.482 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.017      ; 12.031     ;
; -11.482 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.017      ; 12.031     ;
; -11.482 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.017      ; 12.031     ;
; -11.482 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.017      ; 12.031     ;
; -11.482 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.017      ; 12.031     ;
; -11.482 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.017      ; 12.031     ;
; -11.482 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.017      ; 12.031     ;
; -11.482 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.017      ; 12.031     ;
; -11.457 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.014      ; 12.003     ;
; -11.457 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.014      ; 12.003     ;
; -11.457 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.014      ; 12.003     ;
; -11.457 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.014      ; 12.003     ;
; -11.457 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.014      ; 12.003     ;
; -11.457 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.014      ; 12.003     ;
; -11.457 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.014      ; 12.003     ;
; -11.457 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.014      ; 12.003     ;
; -11.438 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 11.983     ;
; -11.438 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 11.983     ;
; -11.438 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 11.983     ;
; -11.438 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.013      ; 11.983     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.883 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.863      ;
; -5.883 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.863      ;
; -5.883 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.863      ;
; -5.883 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.863      ;
; -5.883 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.863      ;
; -5.883 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.863      ;
; -5.883 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.863      ;
; -5.883 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.863      ;
; -5.714 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.715      ;
; -5.714 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.715      ;
; -5.714 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.715      ;
; -5.714 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.715      ;
; -5.714 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.715      ;
; -5.714 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.715      ;
; -5.714 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.715      ;
; -5.714 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.715      ;
; -5.706 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.707      ;
; -5.706 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.707      ;
; -5.706 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.707      ;
; -5.706 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.707      ;
; -5.706 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.707      ;
; -5.706 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.707      ;
; -5.706 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.707      ;
; -5.706 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.707      ;
; -5.660 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.640      ;
; -5.660 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.640      ;
; -5.660 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.640      ;
; -5.660 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.640      ;
; -5.660 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.640      ;
; -5.660 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.640      ;
; -5.660 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.640      ;
; -5.660 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.640      ;
; -5.617 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.618      ;
; -5.617 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.618      ;
; -5.617 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.618      ;
; -5.617 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.618      ;
; -5.617 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.618      ;
; -5.617 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.618      ;
; -5.617 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.618      ;
; -5.617 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.618      ;
; -5.585 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.565      ;
; -5.585 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.565      ;
; -5.585 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.565      ;
; -5.585 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.565      ;
; -5.585 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.565      ;
; -5.585 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.565      ;
; -5.585 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.565      ;
; -5.585 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.565      ;
; -5.409 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.389      ;
; -5.409 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.389      ;
; -5.409 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.389      ;
; -5.409 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.389      ;
; -5.409 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.389      ;
; -5.409 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.389      ;
; -5.409 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.389      ;
; -5.409 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.389      ;
; -5.373 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.374      ;
; -5.373 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.374      ;
; -5.373 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.374      ;
; -5.373 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.374      ;
; -5.373 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.374      ;
; -5.373 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.374      ;
; -5.373 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.374      ;
; -5.373 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.374      ;
; -5.222 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.202      ;
; -5.222 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.202      ;
; -5.222 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.202      ;
; -5.222 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.202      ;
; -5.222 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.202      ;
; -5.222 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.202      ;
; -5.222 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.202      ;
; -5.222 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.019     ; 6.202      ;
; -5.177 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.178      ;
; -5.177 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.178      ;
; -5.177 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.178      ;
; -5.177 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.178      ;
; -5.177 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.178      ;
; -5.177 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.178      ;
; -5.177 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.178      ;
; -5.177 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; 0.002      ; 6.178      ;
; -5.017 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.019     ; 5.997      ;
; -5.017 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.019     ; 5.997      ;
; -5.017 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.019     ; 5.997      ;
; -5.017 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.019     ; 5.997      ;
; -5.017 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.019     ; 5.997      ;
; -5.017 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.019     ; 5.997      ;
; -5.017 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.019     ; 5.997      ;
; -5.017 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.019     ; 5.997      ;
; -4.959 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.002      ; 5.960      ;
; -4.959 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.002      ; 5.960      ;
; -4.959 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.002      ; 5.960      ;
; -4.959 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.002      ; 5.960      ;
; -4.959 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.002      ; 5.960      ;
; -4.959 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.002      ; 5.960      ;
; -4.959 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.002      ; 5.960      ;
; -4.959 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; 0.002      ; 5.960      ;
; -4.930 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg1 ; clock        ; clock       ; 1.000        ; -0.019     ; 5.910      ;
; -4.930 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg1 ; clock        ; clock       ; 1.000        ; -0.019     ; 5.910      ;
; -4.930 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg1 ; clock        ; clock       ; 1.000        ; -0.019     ; 5.910      ;
; -4.930 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg1 ; clock        ; clock       ; 1.000        ; -0.019     ; 5.910      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                                                                                                             ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.564 ; DivisorFrequencia:inst4|inst2                           ; DivisorFrequencia:inst4|inst2                                                                                                                       ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.638      ; 0.367      ;
; -1.064 ; DivisorFrequencia:inst4|inst2                           ; DivisorFrequencia:inst4|inst2                                                                                                                       ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 1.638      ; 0.367      ;
; -0.859 ; DivisorFrequencia:inst4|inst2                           ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.713      ; 1.133      ;
; -0.718 ; DivisorFrequencia:inst4|inst2                           ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_we_reg                     ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.692      ; 1.253      ;
; -0.359 ; DivisorFrequencia:inst4|inst2                           ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 1.713      ; 1.133      ;
; -0.218 ; DivisorFrequencia:inst4|inst2                           ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_we_reg                     ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 1.692      ; 1.253      ;
; 0.215  ; DivisorFrequencia:inst4|inst                            ; DivisorFrequencia:inst4|inst                                                                                                                        ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; DivisorFrequencia:inst4|inst1                           ; DivisorFrequencia:inst4|inst1                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; DivisorFrequencia:inst4|inst1                           ; DivisorFrequencia:inst4|inst2                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; DivisorFrequencia:inst4|inst                            ; DivisorFrequencia:inst4|inst1                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.864  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg2 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.016     ; 0.486      ;
; 0.883  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg0  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.030     ; 0.491      ;
; 0.884  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg1  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.034     ; 0.488      ;
; 0.981  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg3 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.012     ; 0.607      ;
; 0.994  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg5 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.012     ; 0.620      ;
; 1.014  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg6  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.030     ; 0.622      ;
; 1.017  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg1 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.017     ; 0.638      ;
; 1.023  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg0 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.013     ; 0.648      ;
; 1.030  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg7 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.009     ; 0.659      ;
; 1.037  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg2  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.033     ; 0.642      ;
; 1.046  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg4  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.030     ; 0.654      ;
; 1.123  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg6 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.013     ; 0.748      ;
; 1.132  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a14~porta_address_reg4 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.013     ; 0.757      ;
; 1.146  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg3  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.029     ; 0.755      ;
; 1.154  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg7  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.026     ; 0.766      ;
; 1.164  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_hu91:auto_generated|ram_block1a0~porta_address_reg5  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.029     ; 0.773      ;
; 1.372  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|24 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg11               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.030     ; 0.980      ;
; 1.373  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|26 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.030     ; 0.981      ;
; 1.540  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|14 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg1                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.038     ; 1.140      ;
; 1.579  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|21 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg8                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.029     ; 1.188      ;
; 1.582  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|30 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg17               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.036     ; 1.184      ;
; 1.584  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.018     ; 1.204      ;
; 1.586  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|28 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg15               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.036     ; 1.188      ;
; 1.597  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|06 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 0.008      ; 1.243      ;
; 1.628  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|10 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.018     ; 1.248      ;
; 1.657  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|13 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg0                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.036     ; 1.259      ;
; 1.664  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|27 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg14               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.027     ; 1.275      ;
; 1.678  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.018     ; 1.298      ;
; 1.680  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|19 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.036     ; 1.282      ;
; 1.683  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|22 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg9                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.031     ; 1.290      ;
; 1.696  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.008     ; 1.326      ;
; 1.704  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|25 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg12               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.016     ; 1.326      ;
; 1.705  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.014     ; 1.329      ;
; 1.707  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|25 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg12               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.018     ; 1.327      ;
; 1.716  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|29 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg16               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.026     ; 1.328      ;
; 1.717  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|10 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 0.012      ; 1.367      ;
; 1.725  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|27 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg14               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.026     ; 1.337      ;
; 1.726  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|01 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.017     ; 1.347      ;
; 1.735  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|18 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.027     ; 1.346      ;
; 1.739  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|24 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg11               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.023     ; 1.354      ;
; 1.740  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|14 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg1                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.038     ; 1.340      ;
; 1.740  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|10 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 0.006      ; 1.384      ;
; 1.744  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 0.012      ; 1.394      ;
; 1.756  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|01 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.014     ; 1.380      ;
; 1.757  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|18 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.025     ; 1.370      ;
; 1.759  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|23 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg10               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.023     ; 1.374      ;
; 1.762  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|05 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg5                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.008     ; 1.392      ;
; 1.762  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|06 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 0.008      ; 1.408      ;
; 1.771  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|13 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg0                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.036     ; 1.373      ;
; 1.773  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|09 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg9                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.014     ; 1.397      ;
; 1.779  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|29 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg16               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.028     ; 1.389      ;
; 1.781  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|18 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.026     ; 1.393      ;
; 1.813  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|20 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.028     ; 1.423      ;
; 1.816  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|06 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 0.006      ; 1.460      ;
; 1.819  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|21 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg8                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.028     ; 1.429      ;
; 1.822  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|16 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg3                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.026     ; 1.434      ;
; 1.822  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|13 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg0                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.036     ; 1.424      ;
; 1.832  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|08 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 0.008      ; 1.478      ;
; 1.836  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|13 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg0                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.033     ; 1.441      ;
; 1.841  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|26 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg13               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.029     ; 1.450      ;
; 1.844  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|29 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg16               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.027     ; 1.455      ;
; 1.846  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.014     ; 1.470      ;
; 1.847  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|19 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.036     ; 1.449      ;
; 1.850  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|23 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg10               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.032     ; 1.456      ;
; 1.852  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|00 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg0                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.003     ; 1.487      ;
; 1.853  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|02 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg2                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 0.006      ; 1.497      ;
; 1.857  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|31 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 0.002      ; 1.497      ;
; 1.858  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|20 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.029     ; 1.467      ;
; 1.861  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|15 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.033     ; 1.466      ;
; 1.862  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|22 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg9                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.026     ; 1.474      ;
; 1.863  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|04 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg4                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.016     ; 1.485      ;
; 1.864  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|06 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 0.012      ; 1.514      ;
; 1.864  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|25 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg12               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.016     ; 1.486      ;
; 1.866  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|30 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg17               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.027     ; 1.477      ;
; 1.868  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|16 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg3                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.026     ; 1.480      ;
; 1.870  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|21 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg8                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.029     ; 1.479      ;
; 1.870  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|30 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg17               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.027     ; 1.481      ;
; 1.871  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|10 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 0.006      ; 1.515      ;
; 1.872  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|01 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.009     ; 1.501      ;
; 1.874  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|09 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg9                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 0.012      ; 1.524      ;
; 1.877  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|10 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.016     ; 1.499      ;
; 1.877  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|10 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 0.012      ; 1.527      ;
; 1.879  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|13 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg0                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.023     ; 1.494      ;
; 1.879  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|05 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg5                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.008     ; 1.509      ;
; 1.880  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|28 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg15               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.027     ; 1.491      ;
; 1.880  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|29 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg16               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.026     ; 1.492      ;
; 1.886  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|29 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg16               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.027     ; 1.497      ;
; 1.887  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|01 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.017     ; 1.508      ;
; 1.887  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 0.012      ; 1.537      ;
; 1.887  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|02 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg2                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.011     ; 1.514      ;
+--------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                          ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                 ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.291 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.704      ; 1.706      ;
; -0.242 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.705      ; 1.756      ;
; -0.242 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.705      ; 1.756      ;
; -0.220 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.705      ; 1.778      ;
; -0.158 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.717      ; 1.852      ;
; -0.158 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.717      ; 1.852      ;
; -0.109 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|15 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 1.899      ;
; -0.109 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 1.899      ;
; -0.109 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 1.899      ;
; -0.109 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 1.899      ;
; -0.104 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|03 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.710      ; 1.899      ;
; -0.104 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.710      ; 1.899      ;
; -0.104 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.710      ; 1.899      ;
; -0.104 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.710      ; 1.899      ;
; -0.104 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.710      ; 1.899      ;
; -0.099 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.708      ; 1.902      ;
; -0.099 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.708      ; 1.902      ;
; -0.090 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|03 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.712      ; 1.915      ;
; -0.090 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|04 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.712      ; 1.915      ;
; -0.090 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.712      ; 1.915      ;
; -0.090 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.712      ; 1.915      ;
; -0.088 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.707      ; 1.912      ;
; -0.088 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.707      ; 1.912      ;
; -0.088 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.707      ; 1.912      ;
; -0.088 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.707      ; 1.912      ;
; -0.086 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 1.922      ;
; -0.086 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 1.922      ;
; -0.086 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 1.922      ;
; -0.086 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 1.922      ;
; -0.086 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 1.922      ;
; -0.086 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 1.922      ;
; -0.086 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 1.922      ;
; -0.079 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.711      ; 1.925      ;
; -0.044 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 1.964      ;
; -0.015 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.709      ; 1.987      ;
; -0.005 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.004      ;
; -0.005 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.004      ;
; -0.001 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|03 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.709      ; 2.001      ;
; -0.001 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|05 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.709      ; 2.001      ;
; -0.001 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.709      ; 2.001      ;
; -0.001 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.709      ; 2.001      ;
; -0.001 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.709      ; 2.001      ;
; 0.002  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.014      ;
; 0.002  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.014      ;
; 0.002  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.014      ;
; 0.002  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|14 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.014      ;
; 0.002  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.014      ;
; 0.002  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.014      ;
; 0.002  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.014      ;
; 0.005  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.711      ; 2.009      ;
; 0.012  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.722      ; 2.027      ;
; 0.012  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.722      ; 2.027      ;
; 0.012  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.722      ; 2.027      ;
; 0.012  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.722      ; 2.027      ;
; 0.012  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.722      ; 2.027      ;
; 0.017  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 2.025      ;
; 0.017  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|15 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 2.025      ;
; 0.017  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 2.025      ;
; 0.017  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 2.025      ;
; 0.017  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 2.025      ;
; 0.017  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 2.025      ;
; 0.017  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 2.025      ;
; 0.017  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 2.025      ;
; 0.019  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.707      ; 2.019      ;
; 0.019  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|29 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.707      ; 2.019      ;
; 0.026  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|04 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 2.034      ;
; 0.026  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|05 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 2.034      ;
; 0.031  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|04 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.714      ; 2.038      ;
; 0.031  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.714      ; 2.038      ;
; 0.040  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.718      ; 2.051      ;
; 0.041  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.721      ; 2.055      ;
; 0.041  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.721      ; 2.055      ;
; 0.041  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.721      ; 2.055      ;
; 0.045  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|03 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.712      ; 2.050      ;
; 0.045  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.712      ; 2.050      ;
; 0.045  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.712      ; 2.050      ;
; 0.047  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.723      ; 2.063      ;
; 0.054  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.713      ; 2.060      ;
; 0.071  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.718      ; 2.082      ;
; 0.071  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.718      ; 2.082      ;
; 0.071  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.718      ; 2.082      ;
; 0.071  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.718      ; 2.082      ;
; 0.071  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.718      ; 2.082      ;
; 0.071  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.718      ; 2.082      ;
; 0.071  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.718      ; 2.082      ;
; 0.084  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.714      ; 2.091      ;
; 0.084  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.714      ; 2.091      ;
; 0.084  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|28 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.714      ; 2.091      ;
; 0.084  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.714      ; 2.091      ;
; 0.085  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|00 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 2.093      ;
; 0.085  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 2.093      ;
; 0.085  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 2.093      ;
; 0.085  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 2.093      ;
; 0.095  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.107      ;
; 0.095  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.107      ;
; 0.095  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.107      ;
; 0.095  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|20 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.107      ;
; 0.095  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.107      ;
; 0.101  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|27 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 2.109      ;
; 0.101  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|05 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 2.109      ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_kje1:auto_generated|ram_block1a13~porta_datain_reg6  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 2.468  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 5.878  ; 5.878  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 4.796  ; 4.796  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 5.328  ; 5.328  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 4.891  ; 4.891  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 5.013  ; 5.013  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 5.026  ; 5.026  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 5.043  ; 5.043  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 4.774  ; 4.774  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 5.878  ; 5.878  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 4.750  ; 4.750  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 4.501  ; 4.501  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 4.644  ; 4.644  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 5.546  ; 5.546  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 4.885  ; 4.885  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 4.684  ; 4.684  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 4.959  ; 4.959  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 4.672  ; 4.672  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 4.112  ; 4.112  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 4.009  ; 4.009  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 4.150  ; 4.150  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 4.511  ; 4.511  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 4.304  ; 4.304  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 4.315  ; 4.315  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 4.009  ; 4.009  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 4.161  ; 4.161  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 4.277  ; 4.277  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 4.158  ; 4.158  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 4.272  ; 4.272  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 4.135  ; 4.135  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 4.201  ; 4.201  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 4.137  ; 4.137  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 4.440  ; 4.440  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 4.279  ; 4.279  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 2.554  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 2.224  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 14.178 ; 14.178 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 13.578 ; 13.578 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 13.663 ; 13.663 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 14.009 ; 14.009 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 13.938 ; 13.938 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 14.178 ; 14.178 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 13.903 ; 13.903 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 13.860 ; 13.860 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 13.711 ; 13.711 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 14.045 ; 14.045 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 13.850 ; 13.850 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 13.986 ; 13.986 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 13.577 ; 13.577 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 13.744 ; 13.744 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 13.448 ; 13.448 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 13.921 ; 13.921 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 13.592 ; 13.592 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 13.475 ; 13.475 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 13.508 ; 13.508 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 13.463 ; 13.463 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 13.207 ; 13.207 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 13.775 ; 13.775 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 13.507 ; 13.507 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 13.468 ; 13.468 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 13.333 ; 13.333 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 13.660 ; 13.660 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 13.838 ; 13.838 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 13.829 ; 13.829 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 13.486 ; 13.486 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 13.848 ; 13.848 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 13.469 ; 13.469 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 13.638 ; 13.638 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 13.660 ; 13.660 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 2.468  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 2.554  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 2.224  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 7.639  ; 7.639  ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 7.337  ; 7.337  ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 7.639  ; 7.639  ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 6.911  ; 6.911  ; Fall       ; clock                         ;
; Branch           ; clock                         ; 7.337  ; 7.337  ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 6.999  ; 6.999  ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 6.783  ; 6.783  ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 6.410  ; 6.410  ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 6.629  ; 6.629  ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 6.581  ; 6.581  ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 6.503  ; 6.503  ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 6.642  ; 6.642  ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 6.399  ; 6.399  ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 6.805  ; 6.805  ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 6.606  ; 6.606  ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 6.783  ; 6.783  ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 6.403  ; 6.403  ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 6.999  ; 6.999  ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 6.761  ; 6.761  ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 6.373  ; 6.373  ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 6.351  ; 6.351  ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 6.867  ; 6.867  ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 6.315  ; 6.315  ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 6.780  ; 6.780  ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 6.144  ; 6.144  ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 6.694  ; 6.694  ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 6.422  ; 6.422  ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 6.710  ; 6.710  ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 6.408  ; 6.408  ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 6.967  ; 6.967  ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 6.451  ; 6.451  ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 6.680  ; 6.680  ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 6.457  ; 6.457  ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 6.352  ; 6.352  ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 6.211  ; 6.211  ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 6.528  ; 6.528  ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 6.314  ; 6.314  ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 6.389  ; 6.389  ; Fall       ; clock                         ;
; Jump             ; clock                         ; 8.257  ; 8.257  ; Fall       ; clock                         ;
; JumpReg          ; clock                         ; 7.769  ; 7.769  ; Fall       ; clock                         ;
; Link             ; clock                         ; 9.406  ; 9.406  ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 7.351  ; 7.351  ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 7.636  ; 7.636  ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 8.170  ; 8.170  ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 8.170  ; 8.170  ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 7.156  ; 7.156  ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 7.354  ; 7.354  ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 7.649  ; 7.649  ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 9.441  ; 9.441  ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 6.682  ; 6.682  ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 6.682  ; 6.682  ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 6.450  ; 6.450  ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 6.629  ; 6.629  ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 6.581  ; 6.581  ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 6.533  ; 6.533  ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 6.551  ; 6.551  ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 7.018  ; 7.018  ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 6.682  ; 6.682  ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 6.450  ; 6.450  ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 6.609  ; 6.609  ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 6.550  ; 6.550  ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 6.513  ; 6.513  ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 6.662  ; 6.662  ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 6.409  ; 6.409  ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 6.805  ; 6.805  ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 6.606  ; 6.606  ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 7.018  ; 7.018  ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 6.353  ; 6.353  ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 6.999  ; 6.999  ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 6.660  ; 6.660  ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 6.383  ; 6.383  ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 6.361  ; 6.361  ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 6.856  ; 6.856  ; Fall       ; clock                         ;
; imed26[*]        ; clock                         ; 7.022  ; 7.022  ; Fall       ; clock                         ;
;  imed26[0]       ; clock                         ; 6.783  ; 6.783  ; Fall       ; clock                         ;
;  imed26[1]       ; clock                         ; 6.440  ; 6.440  ; Fall       ; clock                         ;
;  imed26[2]       ; clock                         ; 6.471  ; 6.471  ; Fall       ; clock                         ;
;  imed26[3]       ; clock                         ; 6.560  ; 6.560  ; Fall       ; clock                         ;
;  imed26[4]       ; clock                         ; 6.503  ; 6.503  ; Fall       ; clock                         ;
;  imed26[5]       ; clock                         ; 6.521  ; 6.521  ; Fall       ; clock                         ;
;  imed26[6]       ; clock                         ; 6.409  ; 6.409  ; Fall       ; clock                         ;
;  imed26[7]       ; clock                         ; 6.787  ; 6.787  ; Fall       ; clock                         ;
;  imed26[8]       ; clock                         ; 6.481  ; 6.481  ; Fall       ; clock                         ;
;  imed26[9]       ; clock                         ; 7.022  ; 7.022  ; Fall       ; clock                         ;
;  imed26[10]      ; clock                         ; 6.363  ; 6.363  ; Fall       ; clock                         ;
;  imed26[11]      ; clock                         ; 6.989  ; 6.989  ; Fall       ; clock                         ;
;  imed26[12]      ; clock                         ; 6.751  ; 6.751  ; Fall       ; clock                         ;
;  imed26[13]      ; clock                         ; 6.647  ; 6.647  ; Fall       ; clock                         ;
;  imed26[14]      ; clock                         ; 6.361  ; 6.361  ; Fall       ; clock                         ;
;  imed26[15]      ; clock                         ; 6.856  ; 6.856  ; Fall       ; clock                         ;
;  imed26[16]      ; clock                         ; 6.528  ; 6.528  ; Fall       ; clock                         ;
;  imed26[17]      ; clock                         ; 6.760  ; 6.760  ; Fall       ; clock                         ;
;  imed26[18]      ; clock                         ; 6.144  ; 6.144  ; Fall       ; clock                         ;
;  imed26[19]      ; clock                         ; 6.674  ; 6.674  ; Fall       ; clock                         ;
;  imed26[20]      ; clock                         ; 6.402  ; 6.402  ; Fall       ; clock                         ;
;  imed26[21]      ; clock                         ; 6.710  ; 6.710  ; Fall       ; clock                         ;
;  imed26[22]      ; clock                         ; 6.588  ; 6.588  ; Fall       ; clock                         ;
;  imed26[23]      ; clock                         ; 6.677  ; 6.677  ; Fall       ; clock                         ;
;  imed26[24]      ; clock                         ; 6.317  ; 6.317  ; Fall       ; clock                         ;
;  imed26[25]      ; clock                         ; 6.670  ; 6.670  ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 16.243 ; 16.243 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 15.643 ; 15.643 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 15.728 ; 15.728 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 16.074 ; 16.074 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 16.003 ; 16.003 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 16.243 ; 16.243 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 15.968 ; 15.968 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 15.925 ; 15.925 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 15.776 ; 15.776 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 16.110 ; 16.110 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 15.915 ; 15.915 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 16.051 ; 16.051 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 15.642 ; 15.642 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 15.809 ; 15.809 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 15.513 ; 15.513 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 15.986 ; 15.986 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 15.657 ; 15.657 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 15.540 ; 15.540 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 15.573 ; 15.573 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 15.528 ; 15.528 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 15.272 ; 15.272 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 15.840 ; 15.840 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 15.572 ; 15.572 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 15.533 ; 15.533 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 15.398 ; 15.398 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 15.725 ; 15.725 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 15.903 ; 15.903 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 15.894 ; 15.894 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 15.551 ; 15.551 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 15.913 ; 15.913 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 15.534 ; 15.534 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 15.703 ; 15.703 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 15.725 ; 15.725 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 6.578  ; 6.578  ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 6.457  ; 6.457  ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 6.342  ; 6.342  ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 6.222  ; 6.222  ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 6.578  ; 6.578  ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 6.294  ; 6.294  ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 6.389  ; 6.389  ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 6.920  ; 6.920  ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 6.920  ; 6.920  ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 6.761  ; 6.761  ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 6.383  ; 6.383  ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 6.466  ; 6.466  ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 6.857  ; 6.857  ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 6.957  ; 6.957  ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 6.680  ; 6.680  ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 6.408  ; 6.408  ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 6.957  ; 6.957  ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 6.317  ; 6.317  ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 6.438  ; 6.438  ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 6.786  ; 6.786  ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 6.355  ; 6.355  ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 6.780  ; 6.780  ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 6.124  ; 6.124  ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 6.786  ; 6.786  ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 6.361  ; 6.361  ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 7.022  ; 7.022  ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 6.419  ; 6.419  ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 6.787  ; 6.787  ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 6.586  ; 6.586  ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 7.022  ; 7.022  ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 6.371  ; 6.371  ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 2.468 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 4.009 ; 4.009 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 4.796 ; 4.796 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 5.328 ; 5.328 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 4.891 ; 4.891 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 5.013 ; 5.013 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 5.026 ; 5.026 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 5.043 ; 5.043 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 4.774 ; 4.774 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 5.878 ; 5.878 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 4.750 ; 4.750 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 4.501 ; 4.501 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 4.644 ; 4.644 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 5.546 ; 5.546 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 4.885 ; 4.885 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 4.684 ; 4.684 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 4.959 ; 4.959 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 4.672 ; 4.672 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 4.112 ; 4.112 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 4.009 ; 4.009 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 4.150 ; 4.150 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 4.511 ; 4.511 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 4.304 ; 4.304 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 4.315 ; 4.315 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 4.009 ; 4.009 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 4.161 ; 4.161 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 4.277 ; 4.277 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 4.158 ; 4.158 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 4.272 ; 4.272 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 4.135 ; 4.135 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 4.201 ; 4.201 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 4.137 ; 4.137 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 4.440 ; 4.440 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 4.279 ; 4.279 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 2.554 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 2.224 ;       ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 4.617 ; 4.617 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 4.652 ; 4.652 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 4.734 ; 4.734 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 4.968 ; 4.968 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 5.268 ; 5.268 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 5.596 ; 5.596 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 5.155 ; 5.155 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 4.976 ; 4.976 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 4.904 ; 4.904 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 5.509 ; 5.509 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 5.366 ; 5.366 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 5.041 ; 5.041 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 5.638 ; 5.638 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 5.018 ; 5.018 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 5.201 ; 5.201 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 5.154 ; 5.154 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 5.150 ; 5.150 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 4.690 ; 4.690 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 4.804 ; 4.804 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 4.700 ; 4.700 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 4.683 ; 4.683 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 4.949 ; 4.949 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 5.189 ; 5.189 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 5.333 ; 5.333 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 4.959 ; 4.959 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 4.920 ; 4.920 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 5.551 ; 5.551 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 5.478 ; 5.478 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 5.095 ; 5.095 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 5.118 ; 5.118 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 4.749 ; 4.749 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 4.617 ; 4.617 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 4.876 ; 4.876 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 2.468 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 2.554 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;       ; 2.224 ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 6.759 ; 6.759 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 6.759 ; 6.759 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 7.136 ; 7.136 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 6.559 ; 6.559 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 6.759 ; 6.759 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 6.144 ; 6.144 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 6.783 ; 6.783 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 6.410 ; 6.410 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 6.629 ; 6.629 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 6.581 ; 6.581 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 6.503 ; 6.503 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 6.642 ; 6.642 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 6.399 ; 6.399 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 6.805 ; 6.805 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 6.606 ; 6.606 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 6.783 ; 6.783 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 6.403 ; 6.403 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 6.999 ; 6.999 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 6.761 ; 6.761 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 6.373 ; 6.373 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 6.351 ; 6.351 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 6.867 ; 6.867 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 6.315 ; 6.315 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 6.780 ; 6.780 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 6.144 ; 6.144 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 6.694 ; 6.694 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 6.422 ; 6.422 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 6.710 ; 6.710 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 6.408 ; 6.408 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 6.967 ; 6.967 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 6.451 ; 6.451 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 6.680 ; 6.680 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 6.457 ; 6.457 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 6.352 ; 6.352 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 6.211 ; 6.211 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 6.528 ; 6.528 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 6.314 ; 6.314 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 6.389 ; 6.389 ; Fall       ; clock                         ;
; Jump             ; clock                         ; 7.179 ; 7.179 ; Fall       ; clock                         ;
; JumpReg          ; clock                         ; 6.739 ; 6.739 ; Fall       ; clock                         ;
; Link             ; clock                         ; 7.370 ; 7.370 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 6.930 ; 6.930 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 6.760 ; 6.760 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 6.574 ; 6.574 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 7.164 ; 7.164 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 6.574 ; 6.574 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 6.880 ; 6.880 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 7.146 ; 7.146 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 7.160 ; 7.160 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 6.450 ; 6.450 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 6.682 ; 6.682 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 6.450 ; 6.450 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 6.629 ; 6.629 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 6.581 ; 6.581 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 6.533 ; 6.533 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 6.551 ; 6.551 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 6.353 ; 6.353 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 6.682 ; 6.682 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 6.450 ; 6.450 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 6.609 ; 6.609 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 6.550 ; 6.550 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 6.513 ; 6.513 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 6.662 ; 6.662 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 6.409 ; 6.409 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 6.805 ; 6.805 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 6.606 ; 6.606 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 7.018 ; 7.018 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 6.353 ; 6.353 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 6.999 ; 6.999 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 6.660 ; 6.660 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 6.383 ; 6.383 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 6.361 ; 6.361 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 6.856 ; 6.856 ; Fall       ; clock                         ;
; imed26[*]        ; clock                         ; 6.144 ; 6.144 ; Fall       ; clock                         ;
;  imed26[0]       ; clock                         ; 6.783 ; 6.783 ; Fall       ; clock                         ;
;  imed26[1]       ; clock                         ; 6.440 ; 6.440 ; Fall       ; clock                         ;
;  imed26[2]       ; clock                         ; 6.471 ; 6.471 ; Fall       ; clock                         ;
;  imed26[3]       ; clock                         ; 6.560 ; 6.560 ; Fall       ; clock                         ;
;  imed26[4]       ; clock                         ; 6.503 ; 6.503 ; Fall       ; clock                         ;
;  imed26[5]       ; clock                         ; 6.521 ; 6.521 ; Fall       ; clock                         ;
;  imed26[6]       ; clock                         ; 6.409 ; 6.409 ; Fall       ; clock                         ;
;  imed26[7]       ; clock                         ; 6.787 ; 6.787 ; Fall       ; clock                         ;
;  imed26[8]       ; clock                         ; 6.481 ; 6.481 ; Fall       ; clock                         ;
;  imed26[9]       ; clock                         ; 7.022 ; 7.022 ; Fall       ; clock                         ;
;  imed26[10]      ; clock                         ; 6.363 ; 6.363 ; Fall       ; clock                         ;
;  imed26[11]      ; clock                         ; 6.989 ; 6.989 ; Fall       ; clock                         ;
;  imed26[12]      ; clock                         ; 6.751 ; 6.751 ; Fall       ; clock                         ;
;  imed26[13]      ; clock                         ; 6.647 ; 6.647 ; Fall       ; clock                         ;
;  imed26[14]      ; clock                         ; 6.361 ; 6.361 ; Fall       ; clock                         ;
;  imed26[15]      ; clock                         ; 6.856 ; 6.856 ; Fall       ; clock                         ;
;  imed26[16]      ; clock                         ; 6.528 ; 6.528 ; Fall       ; clock                         ;
;  imed26[17]      ; clock                         ; 6.760 ; 6.760 ; Fall       ; clock                         ;
;  imed26[18]      ; clock                         ; 6.144 ; 6.144 ; Fall       ; clock                         ;
;  imed26[19]      ; clock                         ; 6.674 ; 6.674 ; Fall       ; clock                         ;
;  imed26[20]      ; clock                         ; 6.402 ; 6.402 ; Fall       ; clock                         ;
;  imed26[21]      ; clock                         ; 6.710 ; 6.710 ; Fall       ; clock                         ;
;  imed26[22]      ; clock                         ; 6.588 ; 6.588 ; Fall       ; clock                         ;
;  imed26[23]      ; clock                         ; 6.677 ; 6.677 ; Fall       ; clock                         ;
;  imed26[24]      ; clock                         ; 6.317 ; 6.317 ; Fall       ; clock                         ;
;  imed26[25]      ; clock                         ; 6.670 ; 6.670 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 6.888 ; 6.888 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 7.657 ; 7.657 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 7.770 ; 7.770 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 6.975 ; 6.975 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 7.280 ; 7.280 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 7.629 ; 7.629 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 7.363 ; 7.363 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 7.257 ; 7.257 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 7.679 ; 7.679 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 6.897 ; 6.897 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 7.749 ; 7.749 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 7.760 ; 7.760 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 7.582 ; 7.582 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 7.520 ; 7.520 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 7.347 ; 7.347 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 7.550 ; 7.550 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 7.578 ; 7.578 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 7.058 ; 7.058 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 7.516 ; 7.516 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 6.888 ; 6.888 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 7.224 ; 7.224 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 7.376 ; 7.376 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 7.538 ; 7.538 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 7.333 ; 7.333 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 7.337 ; 7.337 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 7.309 ; 7.309 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 7.764 ; 7.764 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 7.324 ; 7.324 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 7.474 ; 7.474 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 7.787 ; 7.787 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 7.623 ; 7.623 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 7.966 ; 7.966 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 8.043 ; 8.043 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 6.222 ; 6.222 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 6.457 ; 6.457 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 6.342 ; 6.342 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 6.222 ; 6.222 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 6.578 ; 6.578 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 6.294 ; 6.294 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 6.389 ; 6.389 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 6.383 ; 6.383 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 6.920 ; 6.920 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 6.761 ; 6.761 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 6.383 ; 6.383 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 6.466 ; 6.466 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 6.857 ; 6.857 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 6.317 ; 6.317 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 6.680 ; 6.680 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 6.408 ; 6.408 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 6.957 ; 6.957 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 6.317 ; 6.317 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 6.438 ; 6.438 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 6.124 ; 6.124 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 6.355 ; 6.355 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 6.780 ; 6.780 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 6.124 ; 6.124 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 6.786 ; 6.786 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 6.361 ; 6.361 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 6.371 ; 6.371 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 6.419 ; 6.419 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 6.787 ; 6.787 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 6.586 ; 6.586 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 7.022 ; 7.022 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 6.371 ; 6.371 ; Fall       ; clock                         ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+--------------------------------+------------+--------+----------+---------+---------------------+
; Clock                          ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack               ; -26.172    ; -2.538 ; N/A      ; N/A     ; -2.000              ;
;  DivisorFrequencia:inst4|inst2 ; -26.172    ; -0.291 ; N/A      ; N/A     ; -0.500              ;
;  clock                         ; -13.239    ; -2.538 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS                ; -20704.817 ; -7.073 ; 0.0      ; 0.0     ; -1401.758           ;
;  DivisorFrequencia:inst4|inst2 ; -20146.065 ; -3.932 ; N/A      ; N/A     ; -1024.000           ;
;  clock                         ; -558.752   ; -3.840 ; N/A      ; N/A     ; -377.758            ;
+--------------------------------+------------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 4.892  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 11.056 ; 11.056 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 8.622  ; 8.622  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 9.607  ; 9.607  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 8.871  ; 8.871  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 9.162  ; 9.162  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 9.262  ; 9.262  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 9.276  ; 9.276  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 8.630  ; 8.630  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 11.056 ; 11.056 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 8.786  ; 8.786  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 8.109  ; 8.109  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 8.368  ; 8.368  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 10.481 ; 10.481 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 9.069  ; 9.069  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 8.606  ; 8.606  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 9.171  ; 9.171  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 8.365  ; 8.365  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 7.434  ; 7.434  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 7.227  ; 7.227  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 7.654  ; 7.654  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 8.276  ; 8.276  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 7.968  ; 7.968  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 7.927  ; 7.927  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 7.259  ; 7.259  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 7.685  ; 7.685  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 7.760  ; 7.760  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 7.526  ; 7.526  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 7.741  ; 7.741  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 7.480  ; 7.480  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 7.579  ; 7.579  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 7.482  ; 7.482  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 8.271  ; 8.271  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 7.766  ; 7.766  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.137  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 4.310  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 30.743 ; 30.743 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 29.447 ; 29.447 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 29.707 ; 29.707 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 30.532 ; 30.532 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 30.221 ; 30.221 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 30.743 ; 30.743 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 30.116 ; 30.116 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 30.014 ; 30.014 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 29.619 ; 29.619 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 30.453 ; 30.453 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 29.914 ; 29.914 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 30.355 ; 30.355 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 29.540 ; 29.540 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 29.929 ; 29.929 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 29.198 ; 29.198 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 30.139 ; 30.139 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 29.465 ; 29.465 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 29.332 ; 29.332 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 29.247 ; 29.247 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 29.317 ; 29.317 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 28.706 ; 28.706 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 30.055 ; 30.055 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 29.251 ; 29.251 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 29.214 ; 29.214 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 28.952 ; 28.952 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 29.639 ; 29.639 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 29.963 ; 29.963 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 30.012 ; 30.012 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 29.394 ; 29.394 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 30.159 ; 30.159 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 29.226 ; 29.226 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 29.592 ; 29.592 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 29.608 ; 29.608 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 4.892  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 5.137  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 4.310  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 14.042 ; 14.042 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 13.389 ; 13.389 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 14.042 ; 14.042 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 12.245 ; 12.245 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 13.389 ; 13.389 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 12.299 ; 12.299 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 11.954 ; 11.954 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 11.128 ; 11.128 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 11.560 ; 11.560 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 11.443 ; 11.443 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 11.501 ; 11.501 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 11.799 ; 11.799 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 10.995 ; 10.995 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 11.833 ; 11.833 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 11.443 ; 11.443 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 11.873 ; 11.873 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 10.954 ; 10.954 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 12.299 ; 12.299 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 11.689 ; 11.689 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 11.092 ; 11.092 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 10.833 ; 10.833 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 11.953 ; 11.953 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 10.980 ; 10.980 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 11.970 ; 11.970 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 10.594 ; 10.594 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 11.667 ; 11.667 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 11.019 ; 11.019 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 11.586 ; 11.586 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 11.093 ; 11.093 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 12.204 ; 12.204 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 11.194 ; 11.194 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 11.646 ; 11.646 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 11.162 ; 11.162 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 11.024 ; 11.024 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 10.738 ; 10.738 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 11.366 ; 11.366 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 11.028 ; 11.028 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 11.045 ; 11.045 ; Fall       ; clock                         ;
; Jump             ; clock                         ; 15.160 ; 15.160 ; Fall       ; clock                         ;
; JumpReg          ; clock                         ; 14.216 ; 14.216 ; Fall       ; clock                         ;
; Link             ; clock                         ; 17.612 ; 17.612 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 13.101 ; 13.101 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 13.895 ; 13.895 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 14.951 ; 14.951 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 14.951 ; 14.951 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 12.974 ; 12.974 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 13.157 ; 13.157 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 14.052 ; 14.052 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 17.888 ; 17.888 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 11.732 ; 11.732 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 11.732 ; 11.732 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 11.168 ; 11.168 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 11.593 ; 11.593 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 11.443 ; 11.443 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 11.531 ; 11.531 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 11.550 ; 11.550 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 12.377 ; 12.377 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 11.732 ; 11.732 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 11.168 ; 11.168 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 11.540 ; 11.540 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 11.409 ; 11.409 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 11.511 ; 11.511 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 11.819 ; 11.819 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 11.005 ; 11.005 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 11.833 ; 11.833 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 11.443 ; 11.443 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 12.377 ; 12.377 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 10.931 ; 10.931 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 12.299 ; 12.299 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 11.488 ; 11.488 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 11.102 ; 11.102 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 10.843 ; 10.843 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 11.937 ; 11.937 ; Fall       ; clock                         ;
; imed26[*]        ; clock                         ; 12.380 ; 12.380 ; Fall       ; clock                         ;
;  imed26[0]       ; clock                         ; 11.954 ; 11.954 ; Fall       ; clock                         ;
;  imed26[1]       ; clock                         ; 11.161 ; 11.161 ; Fall       ; clock                         ;
;  imed26[2]       ; clock                         ; 11.269 ; 11.269 ; Fall       ; clock                         ;
;  imed26[3]       ; clock                         ; 11.419 ; 11.419 ; Fall       ; clock                         ;
;  imed26[4]       ; clock                         ; 11.501 ; 11.501 ; Fall       ; clock                         ;
;  imed26[5]       ; clock                         ; 11.520 ; 11.520 ; Fall       ; clock                         ;
;  imed26[6]       ; clock                         ; 11.005 ; 11.005 ; Fall       ; clock                         ;
;  imed26[7]       ; clock                         ; 11.816 ; 11.816 ; Fall       ; clock                         ;
;  imed26[8]       ; clock                         ; 11.195 ; 11.195 ; Fall       ; clock                         ;
;  imed26[9]       ; clock                         ; 12.380 ; 12.380 ; Fall       ; clock                         ;
;  imed26[10]      ; clock                         ; 10.914 ; 10.914 ; Fall       ; clock                         ;
;  imed26[11]      ; clock                         ; 12.289 ; 12.289 ; Fall       ; clock                         ;
;  imed26[12]      ; clock                         ; 11.679 ; 11.679 ; Fall       ; clock                         ;
;  imed26[13]      ; clock                         ; 11.619 ; 11.619 ; Fall       ; clock                         ;
;  imed26[14]      ; clock                         ; 10.843 ; 10.843 ; Fall       ; clock                         ;
;  imed26[15]      ; clock                         ; 11.937 ; 11.937 ; Fall       ; clock                         ;
;  imed26[16]      ; clock                         ; 11.366 ; 11.366 ; Fall       ; clock                         ;
;  imed26[17]      ; clock                         ; 11.950 ; 11.950 ; Fall       ; clock                         ;
;  imed26[18]      ; clock                         ; 10.594 ; 10.594 ; Fall       ; clock                         ;
;  imed26[19]      ; clock                         ; 11.647 ; 11.647 ; Fall       ; clock                         ;
;  imed26[20]      ; clock                         ; 10.999 ; 10.999 ; Fall       ; clock                         ;
;  imed26[21]      ; clock                         ; 11.586 ; 11.586 ; Fall       ; clock                         ;
;  imed26[22]      ; clock                         ; 11.477 ; 11.477 ; Fall       ; clock                         ;
;  imed26[23]      ; clock                         ; 11.661 ; 11.661 ; Fall       ; clock                         ;
;  imed26[24]      ; clock                         ; 10.923 ; 10.923 ; Fall       ; clock                         ;
;  imed26[25]      ; clock                         ; 11.636 ; 11.636 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 33.836 ; 33.836 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 32.540 ; 32.540 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 32.800 ; 32.800 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 33.625 ; 33.625 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 33.314 ; 33.314 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 33.836 ; 33.836 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 33.209 ; 33.209 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 33.107 ; 33.107 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 32.712 ; 32.712 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 33.546 ; 33.546 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 33.007 ; 33.007 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 33.448 ; 33.448 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 32.633 ; 32.633 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 33.022 ; 33.022 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 32.291 ; 32.291 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 33.232 ; 33.232 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 32.558 ; 32.558 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 32.425 ; 32.425 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 32.340 ; 32.340 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 32.410 ; 32.410 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 31.799 ; 31.799 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 33.148 ; 33.148 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 32.344 ; 32.344 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 32.307 ; 32.307 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 32.045 ; 32.045 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 32.732 ; 32.732 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 33.056 ; 33.056 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 33.105 ; 33.105 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 32.487 ; 32.487 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 33.252 ; 33.252 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 32.319 ; 32.319 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 32.685 ; 32.685 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 32.701 ; 32.701 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 11.416 ; 11.416 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 11.162 ; 11.162 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 11.014 ; 11.014 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 10.754 ; 10.754 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 11.416 ; 11.416 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 11.008 ; 11.008 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 11.045 ; 11.045 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 12.174 ; 12.174 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 12.174 ; 12.174 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 11.689 ; 11.689 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 11.102 ; 11.102 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 11.080 ; 11.080 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 11.943 ; 11.943 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 12.194 ; 12.194 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 11.556 ; 11.556 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 11.093 ; 11.093 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 12.194 ; 12.194 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 10.923 ; 10.923 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 11.161 ; 11.161 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 11.970 ; 11.970 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 11.020 ; 11.020 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 11.970 ; 11.970 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 10.574 ; 10.574 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 11.883 ; 11.883 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 10.953 ; 10.953 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 12.380 ; 12.380 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 11.015 ; 11.015 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 11.816 ; 11.816 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 11.423 ; 11.423 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 12.380 ; 12.380 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 10.920 ; 10.920 ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 2.468 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 4.009 ; 4.009 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 4.796 ; 4.796 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 5.328 ; 5.328 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 4.891 ; 4.891 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 5.013 ; 5.013 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 5.026 ; 5.026 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 5.043 ; 5.043 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 4.774 ; 4.774 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 5.878 ; 5.878 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 4.750 ; 4.750 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 4.501 ; 4.501 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 4.644 ; 4.644 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 5.546 ; 5.546 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 4.885 ; 4.885 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 4.684 ; 4.684 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 4.959 ; 4.959 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 4.672 ; 4.672 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 4.112 ; 4.112 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 4.009 ; 4.009 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 4.150 ; 4.150 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 4.511 ; 4.511 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 4.304 ; 4.304 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 4.315 ; 4.315 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 4.009 ; 4.009 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 4.161 ; 4.161 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 4.277 ; 4.277 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 4.158 ; 4.158 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 4.272 ; 4.272 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 4.135 ; 4.135 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 4.201 ; 4.201 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 4.137 ; 4.137 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 4.440 ; 4.440 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 4.279 ; 4.279 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 2.554 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 2.224 ;       ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 4.617 ; 4.617 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 4.652 ; 4.652 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 4.734 ; 4.734 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 4.968 ; 4.968 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 5.268 ; 5.268 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 5.596 ; 5.596 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 5.155 ; 5.155 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 4.976 ; 4.976 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 4.904 ; 4.904 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 5.509 ; 5.509 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 5.366 ; 5.366 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 5.041 ; 5.041 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 5.638 ; 5.638 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 5.018 ; 5.018 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 5.201 ; 5.201 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 5.154 ; 5.154 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 5.150 ; 5.150 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 4.690 ; 4.690 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 4.804 ; 4.804 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 4.700 ; 4.700 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 4.683 ; 4.683 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 4.949 ; 4.949 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 5.189 ; 5.189 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 5.333 ; 5.333 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 4.959 ; 4.959 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 4.920 ; 4.920 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 5.551 ; 5.551 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 5.478 ; 5.478 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 5.095 ; 5.095 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 5.118 ; 5.118 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 4.749 ; 4.749 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 4.617 ; 4.617 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 4.876 ; 4.876 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 2.468 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 2.554 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;       ; 2.224 ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 6.759 ; 6.759 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 6.759 ; 6.759 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 7.136 ; 7.136 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 6.559 ; 6.559 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 6.759 ; 6.759 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 6.144 ; 6.144 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 6.783 ; 6.783 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 6.410 ; 6.410 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 6.629 ; 6.629 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 6.581 ; 6.581 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 6.503 ; 6.503 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 6.642 ; 6.642 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 6.399 ; 6.399 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 6.805 ; 6.805 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 6.606 ; 6.606 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 6.783 ; 6.783 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 6.403 ; 6.403 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 6.999 ; 6.999 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 6.761 ; 6.761 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 6.373 ; 6.373 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 6.351 ; 6.351 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 6.867 ; 6.867 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 6.315 ; 6.315 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 6.780 ; 6.780 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 6.144 ; 6.144 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 6.694 ; 6.694 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 6.422 ; 6.422 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 6.710 ; 6.710 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 6.408 ; 6.408 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 6.967 ; 6.967 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 6.451 ; 6.451 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 6.680 ; 6.680 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 6.457 ; 6.457 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 6.352 ; 6.352 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 6.211 ; 6.211 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 6.528 ; 6.528 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 6.314 ; 6.314 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 6.389 ; 6.389 ; Fall       ; clock                         ;
; Jump             ; clock                         ; 7.179 ; 7.179 ; Fall       ; clock                         ;
; JumpReg          ; clock                         ; 6.739 ; 6.739 ; Fall       ; clock                         ;
; Link             ; clock                         ; 7.370 ; 7.370 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 6.930 ; 6.930 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 6.760 ; 6.760 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 6.574 ; 6.574 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 7.164 ; 7.164 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 6.574 ; 6.574 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 6.880 ; 6.880 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 7.146 ; 7.146 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 7.160 ; 7.160 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 6.450 ; 6.450 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 6.682 ; 6.682 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 6.450 ; 6.450 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 6.629 ; 6.629 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 6.581 ; 6.581 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 6.533 ; 6.533 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 6.551 ; 6.551 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 6.353 ; 6.353 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 6.682 ; 6.682 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 6.450 ; 6.450 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 6.609 ; 6.609 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 6.550 ; 6.550 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 6.513 ; 6.513 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 6.662 ; 6.662 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 6.409 ; 6.409 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 6.805 ; 6.805 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 6.606 ; 6.606 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 7.018 ; 7.018 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 6.353 ; 6.353 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 6.999 ; 6.999 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 6.660 ; 6.660 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 6.383 ; 6.383 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 6.361 ; 6.361 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 6.856 ; 6.856 ; Fall       ; clock                         ;
; imed26[*]        ; clock                         ; 6.144 ; 6.144 ; Fall       ; clock                         ;
;  imed26[0]       ; clock                         ; 6.783 ; 6.783 ; Fall       ; clock                         ;
;  imed26[1]       ; clock                         ; 6.440 ; 6.440 ; Fall       ; clock                         ;
;  imed26[2]       ; clock                         ; 6.471 ; 6.471 ; Fall       ; clock                         ;
;  imed26[3]       ; clock                         ; 6.560 ; 6.560 ; Fall       ; clock                         ;
;  imed26[4]       ; clock                         ; 6.503 ; 6.503 ; Fall       ; clock                         ;
;  imed26[5]       ; clock                         ; 6.521 ; 6.521 ; Fall       ; clock                         ;
;  imed26[6]       ; clock                         ; 6.409 ; 6.409 ; Fall       ; clock                         ;
;  imed26[7]       ; clock                         ; 6.787 ; 6.787 ; Fall       ; clock                         ;
;  imed26[8]       ; clock                         ; 6.481 ; 6.481 ; Fall       ; clock                         ;
;  imed26[9]       ; clock                         ; 7.022 ; 7.022 ; Fall       ; clock                         ;
;  imed26[10]      ; clock                         ; 6.363 ; 6.363 ; Fall       ; clock                         ;
;  imed26[11]      ; clock                         ; 6.989 ; 6.989 ; Fall       ; clock                         ;
;  imed26[12]      ; clock                         ; 6.751 ; 6.751 ; Fall       ; clock                         ;
;  imed26[13]      ; clock                         ; 6.647 ; 6.647 ; Fall       ; clock                         ;
;  imed26[14]      ; clock                         ; 6.361 ; 6.361 ; Fall       ; clock                         ;
;  imed26[15]      ; clock                         ; 6.856 ; 6.856 ; Fall       ; clock                         ;
;  imed26[16]      ; clock                         ; 6.528 ; 6.528 ; Fall       ; clock                         ;
;  imed26[17]      ; clock                         ; 6.760 ; 6.760 ; Fall       ; clock                         ;
;  imed26[18]      ; clock                         ; 6.144 ; 6.144 ; Fall       ; clock                         ;
;  imed26[19]      ; clock                         ; 6.674 ; 6.674 ; Fall       ; clock                         ;
;  imed26[20]      ; clock                         ; 6.402 ; 6.402 ; Fall       ; clock                         ;
;  imed26[21]      ; clock                         ; 6.710 ; 6.710 ; Fall       ; clock                         ;
;  imed26[22]      ; clock                         ; 6.588 ; 6.588 ; Fall       ; clock                         ;
;  imed26[23]      ; clock                         ; 6.677 ; 6.677 ; Fall       ; clock                         ;
;  imed26[24]      ; clock                         ; 6.317 ; 6.317 ; Fall       ; clock                         ;
;  imed26[25]      ; clock                         ; 6.670 ; 6.670 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 6.888 ; 6.888 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 7.657 ; 7.657 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 7.770 ; 7.770 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 6.975 ; 6.975 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 7.280 ; 7.280 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 7.629 ; 7.629 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 7.363 ; 7.363 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 7.257 ; 7.257 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 7.679 ; 7.679 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 6.897 ; 6.897 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 7.749 ; 7.749 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 7.760 ; 7.760 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 7.582 ; 7.582 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 7.520 ; 7.520 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 7.347 ; 7.347 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 7.550 ; 7.550 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 7.578 ; 7.578 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 7.058 ; 7.058 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 7.516 ; 7.516 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 6.888 ; 6.888 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 7.224 ; 7.224 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 7.376 ; 7.376 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 7.538 ; 7.538 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 7.333 ; 7.333 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 7.337 ; 7.337 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 7.309 ; 7.309 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 7.764 ; 7.764 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 7.324 ; 7.324 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 7.474 ; 7.474 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 7.787 ; 7.787 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 7.623 ; 7.623 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 7.966 ; 7.966 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 8.043 ; 8.043 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 6.222 ; 6.222 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 6.457 ; 6.457 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 6.342 ; 6.342 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 6.222 ; 6.222 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 6.578 ; 6.578 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 6.294 ; 6.294 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 6.389 ; 6.389 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 6.383 ; 6.383 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 6.920 ; 6.920 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 6.761 ; 6.761 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 6.383 ; 6.383 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 6.466 ; 6.466 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 6.857 ; 6.857 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 6.317 ; 6.317 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 6.680 ; 6.680 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 6.408 ; 6.408 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 6.957 ; 6.957 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 6.317 ; 6.317 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 6.438 ; 6.438 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 6.124 ; 6.124 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 6.355 ; 6.355 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 6.780 ; 6.780 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 6.124 ; 6.124 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 6.786 ; 6.786 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 6.361 ; 6.361 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 6.371 ; 6.371 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 6.419 ; 6.419 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 6.787 ; 6.787 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 6.586 ; 6.586 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 7.022 ; 7.022 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 6.371 ; 6.371 ; Fall       ; clock                         ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                           ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; clock                         ; clock                         ; 0        ; 0        ; 0        ; 101300   ;
; DivisorFrequencia:inst4|inst2 ; clock                         ; 0        ; 0        ; 8451     ; 3        ;
; clock                         ; DivisorFrequencia:inst4|inst2 ; 0        ; 28971024 ; 0        ; 0        ;
; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 2370822  ; 992      ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                            ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; clock                         ; clock                         ; 0        ; 0        ; 0        ; 101300   ;
; DivisorFrequencia:inst4|inst2 ; clock                         ; 0        ; 0        ; 8451     ; 3        ;
; clock                         ; DivisorFrequencia:inst4|inst2 ; 0        ; 28971024 ; 0        ; 0        ;
; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 2370822  ; 992      ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 0     ; 0     ;
; Unconstrained Input Ports       ; 1     ; 1     ;
; Unconstrained Input Port Paths  ; 1024  ; 1024  ;
; Unconstrained Output Ports      ; 185   ; 185   ;
; Unconstrained Output Port Paths ; 33811 ; 33811 ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jun 14 02:47:37 2016
Info: Command: quartus_sta MIPS -c MIPS
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name DivisorFrequencia:inst4|inst2 DivisorFrequencia:inst4|inst2
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -26.172
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -26.172    -20146.065 DivisorFrequencia:inst4|inst2 
    Info (332119):   -13.239      -558.752 clock 
Info (332146): Worst-case hold slack is -2.538
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.538        -3.840 clock 
    Info (332119):     0.204         0.000 DivisorFrequencia:inst4|inst2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -377.758 clock 
    Info (332119):    -0.500     -1024.000 DivisorFrequencia:inst4|inst2 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -11.779
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.779     -9255.149 DivisorFrequencia:inst4|inst2 
    Info (332119):    -5.883      -266.464 clock 
Info (332146): Worst-case hold slack is -1.564
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.564        -3.141 clock 
    Info (332119):    -0.291        -3.932 DivisorFrequencia:inst4|inst2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -377.758 clock 
    Info (332119):    -0.500     -1024.000 DivisorFrequencia:inst4|inst2 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 493 megabytes
    Info: Processing ended: Tue Jun 14 02:47:41 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


