INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adam/Documents/Vivado_Projects/development20180819/development20180819.srcs/sources_1/imports/sources/data_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adam/Documents/Vivado_Projects/development20180819/development20180819.srcs/sources_1/imports/srcs20190817/data_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adam/Documents/Vivado_Projects/development20180819/development20180819.srcs/sources_1/imports/sources_1/imports/srcs20190817/data_interface_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_interface_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adam/Documents/Vivado_Projects/development20180819/development20180819.srcs/sources_1/imports/sources/fifo_double_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_double_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adam/Documents/Vivado_Projects/development20180819/development20180819.srcs/sources_1/imports/sources/fifo_line_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_line_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adam/Documents/Vivado_Projects/development20180819/development20180819.srcs/sources_1/imports/sources/grey2rgb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grey2rgb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adam/Documents/Vivado_Projects/development20180819/development20180819.srcs/sources_1/new/process_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_mod
INFO: [VRFC 10-2458] undeclared symbol HSync_in, assumed default net type wire [D:/Adam/Documents/Vivado_Projects/development20180819/development20180819.srcs/sources_1/new/process_mod.v:90]
INFO: [VRFC 10-2458] undeclared symbol VSync_in, assumed default net type wire [D:/Adam/Documents/Vivado_Projects/development20180819/development20180819.srcs/sources_1/new/process_mod.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adam/Documents/Vivado_Projects/development20180819/development20180819.srcs/sources_1/imports/sources/rgb2grey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2grey
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adam/Documents/Vivado_Projects/development20180819/development20180819.srcs/sources_1/imports/sources/sobel_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adam/Documents/Vivado_Projects/development20180819/development20180819.srcs/sources_1/imports/sources/sobel_data_modulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_data_modulate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adam/Documents/Vivado_Projects/development20180819/development20180819.srcs/sources_1/imports/sources/sobel_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adam/Documents/Vivado_Projects/development20180819/development20180819.srcs/sources_1/imports/sources/sobel_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Adam/Documents/Vivado_Projects/development20180819/development20180819.srcs/sim_1/new/process_mod_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_mod_tb
INFO: [VRFC 10-2458] undeclared symbol mod_VData_out, assumed default net type wire [D:/Adam/Documents/Vivado_Projects/development20180819/development20180819.srcs/sim_1/new/process_mod_tb.v:40]
INFO: [VRFC 10-2458] undeclared symbol mod_HSync_out, assumed default net type wire [D:/Adam/Documents/Vivado_Projects/development20180819/development20180819.srcs/sim_1/new/process_mod_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol mod_VSync_out, assumed default net type wire [D:/Adam/Documents/Vivado_Projects/development20180819/development20180819.srcs/sim_1/new/process_mod_tb.v:42]
INFO: [VRFC 10-2458] undeclared symbol mod_VDE_out, assumed default net type wire [D:/Adam/Documents/Vivado_Projects/development20180819/development20180819.srcs/sim_1/new/process_mod_tb.v:43]
