/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [21:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  reg [8:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [22:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire [9:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [16:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire [15:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [22:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [12:0] _00_;
  always_latch
    if (!clkin_data[64]) _00_ = 13'h0000;
    else if (!clkin_data[0]) _00_ = { in_data[133:124], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z };
  assign { celloutsig_1_7z[22:13], celloutsig_1_7z[2:0] } = _00_;
  assign celloutsig_0_12z = ~((celloutsig_0_7z | celloutsig_0_11z) & celloutsig_0_3z);
  assign celloutsig_0_30z = ~((celloutsig_0_25z | celloutsig_0_20z) & celloutsig_0_13z);
  assign celloutsig_0_3z = ~((celloutsig_0_1z | celloutsig_0_1z) & celloutsig_0_1z);
  assign celloutsig_0_24z = ~((celloutsig_0_17z | celloutsig_0_19z[0]) & (celloutsig_0_17z | celloutsig_0_17z));
  assign celloutsig_1_15z = 1'h0 | ~(celloutsig_1_8z);
  assign celloutsig_0_21z = celloutsig_0_19z[2] | ~(celloutsig_0_10z[2]);
  assign celloutsig_1_4z = celloutsig_1_1z ^ celloutsig_1_0z;
  assign celloutsig_1_13z = celloutsig_1_12z ^ in_data[110];
  assign celloutsig_0_28z = ~(celloutsig_0_21z ^ celloutsig_0_27z);
  assign celloutsig_1_6z = { celloutsig_1_2z[12:11], celloutsig_1_0z } & { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_2z[3:2], celloutsig_0_1z, celloutsig_0_8z } & { celloutsig_0_9z[3], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_2z = { in_data[186:175], celloutsig_1_1z } / { 1'h1, in_data[161:153], celloutsig_1_1z, celloutsig_1_1z, in_data[96] };
  assign celloutsig_1_1z = { in_data[191:179], celloutsig_1_0z } >= { in_data[155:143], celloutsig_1_0z };
  assign celloutsig_1_14z = celloutsig_1_10z[5:3] >= { celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_1z };
  assign celloutsig_0_20z = { celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_6z } >= { celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_1_16z = celloutsig_1_10z[12:0] <= { 8'h00, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_8z = { in_data[6:1], celloutsig_0_4z } <= { in_data[85:83], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_27z = { celloutsig_0_26z[2:0], celloutsig_0_6z, celloutsig_0_3z } <= celloutsig_0_26z[7:3];
  assign celloutsig_0_4z = ! { in_data[86:80], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_11z = ! { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_8z = { in_data[171:163], celloutsig_1_5z } < { 7'h00, celloutsig_1_6z };
  assign celloutsig_0_13z = { celloutsig_0_2z[2:0], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_4z } < { in_data[21:18], celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_16z = celloutsig_0_15z[17:6] < { celloutsig_0_15z[12:3], celloutsig_0_8z, celloutsig_0_13z };
  assign celloutsig_0_34z = { celloutsig_0_29z[2], celloutsig_0_14z, celloutsig_0_30z, celloutsig_0_4z, celloutsig_0_28z, celloutsig_0_2z, celloutsig_0_28z } % { 1'h1, celloutsig_0_10z[1], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_11z };
  assign celloutsig_0_15z = { celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_5z } % { 1'h1, in_data[26], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_0_19z = { celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_7z } % { 1'h1, celloutsig_0_2z[1], celloutsig_0_6z };
  assign celloutsig_0_2z = { in_data[48], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, in_data[52:50] };
  assign celloutsig_1_18z = celloutsig_1_15z ? { in_data[128:117], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_11z } : { celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_5z, 1'h0, celloutsig_1_12z, 10'h000, celloutsig_1_5z };
  assign celloutsig_0_29z = { in_data[66:47], celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_5z } | { in_data[94:73], celloutsig_0_17z };
  assign celloutsig_1_11z = | in_data[184:171];
  assign celloutsig_0_25z = | celloutsig_0_15z[4:1];
  assign celloutsig_0_0z = in_data[70] & in_data[86];
  assign celloutsig_1_5z = celloutsig_1_2z[12] & celloutsig_1_2z[3];
  assign celloutsig_0_14z = celloutsig_0_4z & in_data[81];
  assign celloutsig_0_5z = | in_data[86:62];
  assign celloutsig_0_1z = | in_data[78:76];
  assign celloutsig_1_0z = ^ in_data[178:175];
  assign celloutsig_1_12z = ^ { in_data[156:151], celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_1_19z = ^ { celloutsig_1_10z[6:5], celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_16z };
  assign celloutsig_0_6z = ^ celloutsig_0_2z[2:0];
  assign celloutsig_0_7z = ^ { celloutsig_0_2z[1:0], celloutsig_0_3z };
  assign celloutsig_0_18z = ^ in_data[71:61];
  assign celloutsig_1_10z = { celloutsig_1_7z[20:13], 9'h000 } >>> { in_data[151:136], celloutsig_1_8z };
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_2z } >>> { celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_1_17z = { celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_5z } ~^ { celloutsig_1_7z[21:20], celloutsig_1_1z };
  assign celloutsig_0_33z = ~((celloutsig_0_25z & celloutsig_0_12z) | celloutsig_0_2z[1]);
  assign celloutsig_0_17z = ~((celloutsig_0_15z[18] & celloutsig_0_13z) | celloutsig_0_5z);
  always_latch
    if (clkin_data[32]) celloutsig_0_26z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_26z = { celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_18z };
  assign celloutsig_1_7z[12:3] = 10'h000;
  assign { out_data[143:128], out_data[96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
