-- Testbench automatically generated online
-- at https://vhdl.lapinoo.net
-- Generation date : 20.6.2022 19:45:02 UTC

library ieee;
use ieee.std_logic_1164.all;

entity tb_generador_pulso is
end tb_generador_pulso;

architecture tb of tb_generador_pulso is

    component generador_pulso
        port (clk   : in std_logic;
              reset : in std_logic;
              sig   : out std_logic);
    end component;

    signal clk   : std_logic;
    signal reset : std_logic;
    signal sig   : std_logic;

    constant TbPeriod : time := 1000 ns; -- EDIT Put right period here
    signal TbClock : std_logic := '0';
    signal TbSimEnded : std_logic := '0';

begin

    dut : generador_pulso
    port map (clk   => clk,
              reset => reset,
              sig   => sig);

    -- Clock generation
    TbClock <= not TbClock after TbPeriod/2 when TbSimEnded /= '1' else '0';

    -- EDIT: Check that clk is really your main clock signal
    clk <= TbClock;

    stimuli : process
    begin
        -- EDIT Adapt initialization as needed

        -- Reset generation
        -- EDIT: Check that reset is really your reset signal
        reset <= '1';
        wait for 100 ns;
        reset <= '0';
        wait for 100 ns;

        -- EDIT Add stimuli here
        wait for 100 * TbPeriod;

        -- Stop the clock and hence terminate the simulation
        TbSimEnded <= '1';
        wait;
    end process;

end tb;

-- Configuration block below is required by some simulators. Usually no need to edit.

configuration cfg_tb_generador_pulso of tb_generador_pulso is
    for tb
    end for;
end cfg_tb_generador_pulso;