Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Nov 22 16:29:31 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.198ns  (required time - arrival time)
  Source:                 inst_mem/aluFunc_out_reg[3]_i_9_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            registers/registers_reg[9][22]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        12.097ns  (logic 3.241ns (26.792%)  route 8.856ns (73.208%))
  Logic Levels:           14  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1135, routed)        1.567     5.075    inst_mem/CLK
    SLICE_X8Y40          FDRE                                         r  inst_mem/aluFunc_out_reg[3]_i_9_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     5.593 r  inst_mem/aluFunc_out_reg[3]_i_9_psbram_1/Q
                         net (fo=10, routed)          0.552     6.145    inst_mem/inst_fetched[1]
    SLICE_X9Y40          LUT4 (Prop_lut4_I2_O)        0.124     6.269 f  inst_mem/iType_out_reg[1]_i_2/O
                         net (fo=9, routed)           0.500     6.769    inst_mem/iType_out_reg[1]_i_2_n_0
    SLICE_X10Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.893 r  inst_mem/BRAM_reg_1_i_72/O
                         net (fo=256, routed)         1.511     8.404    registers/rs2[1]
    SLICE_X15Y37         LUT6 (Prop_lut6_I2_O)        0.124     8.528 r  registers/registers[31][9]_i_20/O
                         net (fo=1, routed)           0.000     8.528    registers/registers[31][9]_i_20_n_0
    SLICE_X15Y37         MUXF7 (Prop_muxf7_I0_O)      0.238     8.766 r  registers/registers_reg[31][9]_i_14/O
                         net (fo=1, routed)           0.723     9.489    registers/registers_reg[31][9]_i_14_n_0
    SLICE_X15Y39         LUT6 (Prop_lut6_I1_O)        0.298     9.787 r  registers/registers[31][9]_i_8/O
                         net (fo=3, routed)           0.902    10.690    decoder/rval2[9]
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.124    10.814 r  decoder/bool_out0_carry__0_i_16/O
                         net (fo=12, routed)          1.146    11.960    decoder/alu_rval2[8]
    SLICE_X28Y50         LUT3 (Prop_lut3_I0_O)        0.124    12.084 r  decoder/p_2_out_carry__1_i_7/O
                         net (fo=1, routed)           0.000    12.084    execute_module/my_alu/registers[31][8]_i_12[1]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.634 r  execute_module/my_alu/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.634    execute_module/my_alu/p_2_out_carry__1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.748 r  execute_module/my_alu/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.748    execute_module/my_alu/p_2_out_carry__2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.862 r  execute_module/my_alu/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.862    execute_module/my_alu/p_2_out_carry__3_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.101 r  execute_module/my_alu/p_2_out_carry__4/O[2]
                         net (fo=2, routed)           0.747    13.847    decoder/data0[22]
    SLICE_X29Y46         LUT5 (Prop_lut5_I0_O)        0.302    14.149 r  decoder/registers[31][22]_i_8/O
                         net (fo=1, routed)           1.034    15.183    decoder/registers[31][22]_i_8_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.124    15.307 r  decoder/registers[31][22]_i_3/O
                         net (fo=1, routed)           0.572    15.879    decoder/registers[31][22]_i_3_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I2_O)        0.124    16.003 r  decoder/registers[31][22]_i_1/O
                         net (fo=32, routed)          1.169    17.172    registers/D[22]
    SLICE_X10Y40         FDRE                                         r  registers/registers_reg[9][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1135, routed)        1.449    14.779    registers/CLK
    SLICE_X10Y40         FDRE                                         r  registers/registers_reg[9][22]/C
                         clock pessimism              0.259    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X10Y40         FDRE (Setup_fdre_C_D)       -0.028    14.974    registers/registers_reg[9][22]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -17.172    
  -------------------------------------------------------------------
                         slack                                 -2.198    




