**ASIP Stepper motor controller:** Verilog FPGA stepper motor controller
[<img align="right" alt="Verilog" width="22px" src="https://cdn.icon-icons.com/icons2/2107/PNG/512/file_type_verilog_icon_130092.png" />][verilog] [<img align="right" alt="Quartus Prime" width="22px" src="https://www.jackenhack.com/wp-content/uploads/2020/01/Quartus_prime_icon.png" />][quartus]
  - Designed an ASIP using Verilog, including a 14-module datapath and control FSM on an Intel Cyclone V FPGA
  - Constructed a motor driver interface circuit using an SN754410 Half-H Driver chip
  - Utilized Intel Quartus Prime for simulation and testing of the ASIP and its modules. Additionally, wrote test programs in assembly to be run on ASIP.