{
  "design": {
    "design_info": {
      "boundary_crc": "0x23D608609763F8CF",
      "device": "xc7a15tcpg236-1",
      "gen_directory": "../../../../ipTesting2.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "blk_mem_gen_0": "",
      "xlslice_0": "",
      "xlslice_1": "",
      "xlslice_2": "",
      "xlslice_3": "",
      "util_vector_logic_0": "",
      "util_vector_logic_1": "",
      "util_vector_logic_2": "",
      "util_vector_logic_3": "",
      "pushData_0": ""
    },
    "ports": {
      "sysclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sysclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "12000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "button1": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "led1": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "led2": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "led3": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "busy": {
        "type": "data",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "led0": {
        "type": "data",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "ledForButton": {
        "type": "data",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_0",
        "xci_path": "ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_0",
        "xci_path": "ip/design_1_xlslice_0_0/design_1_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_1",
        "xci_path": "ip/design_1_xlslice_0_1/design_1_xlslice_0_1.xci",
        "inst_hier_path": "xlslice_1",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlslice_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_1_0",
        "xci_path": "ip/design_1_xlslice_1_0/design_1_xlslice_1_0.xci",
        "inst_hier_path": "xlslice_2",
        "parameters": {
          "DIN_FROM": {
            "value": "2"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlslice_3": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_1_1",
        "xci_path": "ip/design_1_xlslice_1_1/design_1_xlslice_1_1.xci",
        "inst_hier_path": "xlslice_3",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DIN_TO": {
            "value": "3"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_0",
        "xci_path": "ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_1_0",
        "xci_path": "ip/design_1_util_vector_logic_1_0/design_1_util_vector_logic_1_0.xci",
        "inst_hier_path": "util_vector_logic_1",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_2": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_1_1",
        "xci_path": "ip/design_1_util_vector_logic_1_1/design_1_util_vector_logic_1_1.xci",
        "inst_hier_path": "util_vector_logic_2",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_3": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_2_0",
        "xci_path": "ip/design_1_util_vector_logic_2_0/design_1_util_vector_logic_2_0.xci",
        "inst_hier_path": "util_vector_logic_3",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "pushData_0": {
        "vlnv": "xilinx.com:module_ref:pushData:1.0",
        "xci_name": "design_1_pushData_0_0",
        "xci_path": "ip/design_1_pushData_0_0/design_1_pushData_0_0.xci",
        "inst_hier_path": "pushData_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pushData",
          "boundary_crc": "0x0"
        },
        "ports": {
          "startImpuls": {
            "direction": "I",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "12000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_sysclk",
                "value_src": "default_prop"
              }
            }
          },
          "dataOut": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "adr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "EN": {
            "direction": "O"
          },
          "WE": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "xlslice_0/Din",
          "xlslice_1/Din",
          "xlslice_2/Din",
          "xlslice_3/Din"
        ]
      },
      "blk_mem_gen_0_rsta_busy": {
        "ports": [
          "blk_mem_gen_0/rsta_busy",
          "util_vector_logic_1/Op1"
        ]
      },
      "button1_1": {
        "ports": [
          "button1",
          "util_vector_logic_3/Op1",
          "pushData_0/startImpuls"
        ]
      },
      "pushData_0_EN": {
        "ports": [
          "pushData_0/EN",
          "blk_mem_gen_0/ena"
        ]
      },
      "pushData_0_WE": {
        "ports": [
          "pushData_0/WE",
          "blk_mem_gen_0/wea"
        ]
      },
      "pushData_0_adr": {
        "ports": [
          "pushData_0/adr",
          "blk_mem_gen_0/addra"
        ]
      },
      "pushData_0_dataOut": {
        "ports": [
          "pushData_0/dataOut",
          "blk_mem_gen_0/dina"
        ]
      },
      "sysclk_1": {
        "ports": [
          "sysclk",
          "blk_mem_gen_0/clka",
          "pushData_0/clk"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "led0"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "busy"
        ]
      },
      "util_vector_logic_2_Res": {
        "ports": [
          "util_vector_logic_2/Res",
          "ledForButton"
        ]
      },
      "util_vector_logic_3_Res": {
        "ports": [
          "util_vector_logic_3/Res",
          "util_vector_logic_2/Op1"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "util_vector_logic_0/Op1",
          "util_vector_logic_0/Op2"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "led1"
        ]
      },
      "xlslice_2_Dout": {
        "ports": [
          "xlslice_2/Dout",
          "led2"
        ]
      },
      "xlslice_3_Dout": {
        "ports": [
          "xlslice_3/Dout",
          "led3"
        ]
      }
    },
    "comments": {
      "/": {
        "comment_1": "when started by button1:\nkicks out a 32 bit word and 32 bit adress\nevery 3 clocks.\nfirst wait for 3 clocks then first word comes out\n\ndataIn is not used in this RTL"
      },
      "/blk_mem_gen_0": {
        "comment_0": "wea needs to be 1111 \naddra: current adress\nclka: clocka\ndina: data input\ndout: dataoutput\nena: ?? enable?\nrsta: reset a...\nwea: ???\n"
      }
    }
  }
}