#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Dec 21 11:09:56 2023
# Process ID: 15904
# Current directory: C:/Users/benfetima/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15268
# Log file: C:/Users/benfetima/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/benfetima/AppData/Roaming/Xilinx/Vivado\vivado.jou
# Running On: llr21010, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 8, Host memory: 68428 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project C:/Users/benfetima/Proj22_UPDATED/project_22_11/project_22_11.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
ipx::package_project -root_dir C:/Users/benfetima/My_IPs/Horloge_LCD_IP -vendor in2p3.fr -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [IP_Flow 19-4963] clk_wiz_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:kc705:part0:1.6'
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3920] Component Definition 'in2p3.fr:user:TEMPLATE_LCD:1.0 (TEMPLATE_LCD_v1_0)': Supported families of subcore 'xilinx.com:ip:clk_wiz:6.0' do not include parts or families which the parent core supports: 'versal:ALL:Production'.
WARNING: [IP_Flow 19-3920] Component Definition 'in2p3.fr:user:TEMPLATE_LCD:1.0 (TEMPLATE_LCD_v1_0)': Supported families of subcore 'xilinx.com:ip:clk_wiz:6.0' do not include parts or families which the parent core supports: 'versal:ALL:Production'.
WARNING: [IP_Flow 19-3920] Component Definition 'in2p3.fr:user:TEMPLATE_LCD:1.0 (TEMPLATE_LCD_v1_0)': Supported families of subcore 'xilinx.com:ip:clk_wiz:6.0' do not include parts or families which the parent core supports: 'versal:ALL:Production'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core c:/Users/benfetima/My_IPs/Horloge_LCD_IP/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/benfetima/My_IPs/Horloge_LCD_IP c:/Users/benfetima/My_IPs/Horloge_LCD_IP/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [IP_Flow 19-8049] The IP file 'c:/Users/benfetima/My_IPs/Horloge_LCD_IP/src/clk_wiz_0/clk_wiz_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/benfetima/project_22_11.gen/sources_1/ip/clk_wiz_0_5'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
current_project project_22_11
set_property display_name Horloge_LCD [ipx::current_core]
set_property description Horloge_LCD_v1_0 [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-3920] Component Definition 'in2p3.fr:user:TEMPLATE_LCD:1.0 (Horloge_LCD)': Supported families of subcore 'xilinx.com:ip:clk_wiz:6.0' do not include parts or families which the parent core supports: 'versal:ALL:Production'.
WARNING: [IP_Flow 19-3920] Component Definition 'in2p3.fr:user:TEMPLATE_LCD:1.0 (Horloge_LCD)': Supported families of subcore 'xilinx.com:ip:clk_wiz:6.0' do not include parts or families which the parent core supports: 'versal:ALL:Production'.
WARNING: [IP_Flow 19-3920] Component Definition 'in2p3.fr:user:TEMPLATE_LCD:1.0 (Horloge_LCD)': Supported families of subcore 'xilinx.com:ip:clk_wiz:6.0' do not include parts or families which the parent core supports: 'versal:ALL:Production'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
current_project tmp_edit_project
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  c:/Users/benfetima/My_IPs/Horloge_LCD_IP [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/benfetima/My_IPs/Horloge_LCD_IP'.
close_project
open_project C:/Users/benfetima/test_ip0/test_ip0.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/benfetima/test_ip0/test_ip0.gen/sources_1'.
INFO: [BD 41-2613] The output directory c:/Users/benfetima/test_ip0/test_ip0.gen/sources_1/bd/design_1 for design_1 cannot be found.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/benfetima/project_22_11/ip_test'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
create_bd_design "design_2"
Wrote  : <C:\Users\benfetima\test_ip0\test_ip0.srcs\sources_1\bd\design_2\design_2.bd> 
INFO: [BD 41-2613] The output directory c:/Users/benfetima/test_ip0/test_ip0.gen/sources_1/bd/design_2 for design_2 cannot be found.
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {c:/Users/benfetima/project_22_11/ip_test C:/Users/benfetima/My_IPs/Horloge_LCD_IP} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/benfetima/project_22_11/ip_test'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/benfetima/My_IPs/Horloge_LCD_IP'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'in2p3.fr:user:TEMPLATE_LCD:1.0'. The one found in IP location 'c:/Users/benfetima/project_22_11/ip_test' will take precedence over the same IP in location c:/Users/benfetima/My_IPs/Horloge_LCD_IP
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/benfetima/project_22_11/ip_test'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/benfetima/My_IPs/Horloge_LCD_IP'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'in2p3.fr:user:TEMPLATE_LCD:1.0'. The one found in IP location 'c:/Users/benfetima/project_22_11/ip_test' will take precedence over the same IP in location c:/Users/benfetima/My_IPs/Horloge_LCD_IP
set_property  ip_repo_paths  c:/Users/benfetima/project_22_11/ip_test [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/benfetima/project_22_11/ip_test'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/benfetima/project_22_11/ip_test'.
set_property  ip_repo_paths  {c:/Users/benfetima/project_22_11/ip_test C:/Users/benfetima/My_IPs/Horloge_LCD_IP} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/benfetima/project_22_11/ip_test'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/benfetima/My_IPs/Horloge_LCD_IP'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'in2p3.fr:user:TEMPLATE_LCD:1.0'. The one found in IP location 'c:/Users/benfetima/project_22_11/ip_test' will take precedence over the same IP in location c:/Users/benfetima/My_IPs/Horloge_LCD_IP
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/benfetima/project_22_11/ip_test'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/benfetima/My_IPs/Horloge_LCD_IP'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'in2p3.fr:user:TEMPLATE_LCD:1.0'. The one found in IP location 'c:/Users/benfetima/project_22_11/ip_test' will take precedence over the same IP in location c:/Users/benfetima/My_IPs/Horloge_LCD_IP
set_property  ip_repo_paths  c:/Users/benfetima/My_IPs/Horloge_LCD_IP [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/benfetima/My_IPs/Horloge_LCD_IP'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/benfetima/My_IPs/Horloge_LCD_IP [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/benfetima/My_IPs/Horloge_LCD_IP'.
startgroup
create_bd_cell -type ip -vlnv in2p3.fr:user:TEMPLATE_LCD:1.0 TEMPLATE_LCD_0
endgroup
close_project
open_project C:/Users/benfetima/Proj22_UPDATED/project_22_11/project_22_11.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/benfetima/My_IPs/Horloge_LCD_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
archive_project W:/Partage_LHCB/KCU_705/LCD/Horloge_LCD.xpr.zip -temp_dir C:/Users/benfetima/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-15904-llr21010 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/benfetima/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-15904-llr21010' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/benfetima/My_IPs/Horloge_LCD_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/benfetima/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-15904-llr21010/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'clk_wiz_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'clk_wiz_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'clk_wiz_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'clk_wiz_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
