#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ca117b4350 .scope module, "decode_stage" "decode_stage" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PCNEXT_FETCH";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /INPUT 5 "addrD";
    .port_info 5 /INPUT 32 "data_d";
    .port_info 6 /INPUT 1 "is_write";
    .port_info 7 /INPUT 1 "wrt_en";
    .port_info 8 /INPUT 1 "block_pipe_data_cache";
    .port_info 9 /INPUT 1 "block_pipe_instr_cache";
    .port_info 10 /OUTPUT 32 "data_a";
    .port_info 11 /OUTPUT 32 "data_b";
    .port_info 12 /OUTPUT 32 "lower_half_instruction";
    .port_info 13 /OUTPUT 32 "PCNEXT_ALU";
    .port_info 14 /OUTPUT 1 "WB_EN";
    .port_info 15 /OUTPUT 1 "MEM_R_EN";
    .port_info 16 /OUTPUT 1 "MEM_W_EN";
    .port_info 17 /OUTPUT 5 "regD";
    .port_info 18 /OUTPUT 5 "regD_imme";
    .port_info 19 /OUTPUT 1 "ALU_REG_DEST";
    .port_info 20 /OUTPUT 1 "is_branch";
    .port_info 21 /OUTPUT 5 "addrA";
    .port_info 22 /OUTPUT 5 "addrB";
    .port_info 23 /OUTPUT 1 "MEM_TO_REG";
    .port_info 24 /OUTPUT 2 "ALU_OP";
    .port_info 25 /OUTPUT 1 "EN_REG_FETCH";
    .port_info 26 /OUTPUT 1 "EN_REG_DECODE";
    .port_info 27 /OUTPUT 1 "EN_REG_ALU";
    .port_info 28 /OUTPUT 1 "EN_REG_MEM";
    .port_info 29 /OUTPUT 1 "is_immediate";
v000001ca11869140_0 .var "ALU_OP", 1 0;
v000001ca11869280_0 .net "ALU_OP_INT", 1 0, v000001ca1180bbf0_0;  1 drivers
v000001ca11869320_0 .var "ALU_REG_DEST", 0 0;
v000001ca1186b3d0_0 .net "ALU_REG_DEST_INT", 0 0, v000001ca11868ba0_0;  1 drivers
v000001ca1186a2f0_0 .var "EN_REG_ALU", 0 0;
v000001ca1186ae30_0 .net "EN_REG_ALU_INT", 0 0, v000001ca11868b00_0;  1 drivers
v000001ca1186b1f0_0 .var "EN_REG_DECODE", 0 0;
v000001ca1186aa70_0 .net "EN_REG_DECODE_INT", 0 0, v000001ca11868e20_0;  1 drivers
v000001ca1186b010_0 .var "EN_REG_FETCH", 0 0;
v000001ca1186b290_0 .net "EN_REG_FETCH_INT", 0 0, v000001ca11869500_0;  1 drivers
v000001ca1186ac50_0 .var "EN_REG_MEM", 0 0;
v000001ca1186b330_0 .net "EN_REG_MEM_INT", 0 0, v000001ca11868ce0_0;  1 drivers
v000001ca1186acf0_0 .var "MEM_R_EN", 0 0;
v000001ca1186bf10_0 .net "MEM_R_EN_INT", 0 0, v000001ca118684c0_0;  1 drivers
v000001ca1186a390_0 .var "MEM_TO_REG", 0 0;
v000001ca1186b970_0 .net "MEM_TO_REG_INT", 0 0, v000001ca118689c0_0;  1 drivers
v000001ca1186a610_0 .var "MEM_W_EN", 0 0;
v000001ca1186b830_0 .net "MEM_W_EN_INT", 0 0, v000001ca11868f60_0;  1 drivers
v000001ca1186a570_0 .var "PCNEXT_ALU", 31 0;
o000001ca118180c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ca1186a110_0 .net "PCNEXT_FETCH", 31 0, o000001ca118180c8;  0 drivers
v000001ca1186a430_0 .var "WB_EN", 0 0;
v000001ca1186b0b0_0 .net "WB_EN_INT", 0 0, v000001ca118690a0_0;  1 drivers
L_000001ca118e8938 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca1186ad90_0 .net/2u *"_ivl_0", 15 0, L_000001ca118e8938;  1 drivers
v000001ca1186b470_0 .net *"_ivl_3", 15 0, L_000001ca1186c800;  1 drivers
v000001ca1186b510_0 .var "addrA", 4 0;
v000001ca1186b5b0_0 .net "addrA_INT", 4 0, v000001ca11869960_0;  1 drivers
v000001ca1186a6b0_0 .var "addrB", 4 0;
v000001ca1186ab10_0 .net "addrB_INT", 4 0, v000001ca11869460_0;  1 drivers
o000001ca11817c18 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001ca1186aed0_0 .net "addrD", 4 0, o000001ca11817c18;  0 drivers
v000001ca1186a7f0_0 .net "addrD_INT", 4 0, v000001ca118696e0_0;  1 drivers
o000001ca118172e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ca1186a070_0 .net "block_pipe_data_cache", 0 0, o000001ca118172e8;  0 drivers
o000001ca11817318 .functor BUFZ 1, C4<z>; HiZ drive
v000001ca1186a4d0_0 .net "block_pipe_instr_cache", 0 0, o000001ca11817318;  0 drivers
o000001ca11817348 .functor BUFZ 1, C4<z>; HiZ drive
v000001ca1186bab0_0 .net "clk", 0 0, o000001ca11817348;  0 drivers
v000001ca1186a750_0 .var "data_a", 31 0;
v000001ca1186bbf0_0 .net "data_a_INT", 31 0, L_000001ca117e8100;  1 drivers
v000001ca1186be70_0 .var "data_b", 31 0;
v000001ca1186b8d0_0 .net "data_b_INT", 31 0, L_000001ca117e8170;  1 drivers
o000001ca11817c78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ca1186b150_0 .net "data_d", 31 0, o000001ca11817c78;  0 drivers
v000001ca1186a890_0 .net "inject_nop", 31 0, v000001ca11868c40_0;  1 drivers
v000001ca1186bc90_0 .net "injecting_nop", 0 0, v000001ca11868d80_0;  1 drivers
o000001ca11817408 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ca1186af70_0 .net "instruction", 31 0, o000001ca11817408;  0 drivers
v000001ca1186a930_0 .net "instruction_INT", 31 0, L_000001ca1186c080;  1 drivers
v000001ca1186b650_0 .var "is_branch", 0 0;
v000001ca1186b6f0_0 .net "is_branch_INT", 0 0, v000001ca118691e0_0;  1 drivers
v000001ca1186bb50_0 .var "is_immediate", 0 0;
v000001ca1186b790_0 .net "is_immediate_INT", 0 0, v000001ca118693c0_0;  1 drivers
o000001ca11817d38 .functor BUFZ 1, C4<z>; HiZ drive
v000001ca1186a1b0_0 .net "is_write", 0 0, o000001ca11817d38;  0 drivers
v000001ca1186ba10_0 .var "lower_half_instruction", 31 0;
v000001ca1186bd30_0 .net "lower_half_instruction_INT", 31 0, L_000001ca1186d980;  1 drivers
v000001ca1186bdd0_0 .var "regD", 4 0;
v000001ca1186abb0_0 .net "regD_INT", 4 0, L_000001ca1186db60;  1 drivers
v000001ca1186a250_0 .var "regD_imme", 4 0;
v000001ca1186a9d0_0 .net "regD_imme_INT", 4 0, L_000001ca1186dc00;  1 drivers
o000001ca11817558 .functor BUFZ 1, C4<z>; HiZ drive
v000001ca1186cf80_0 .net "reset", 0 0, o000001ca11817558;  0 drivers
o000001ca118183c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ca1186dd40_0 .net "wrt_en", 0 0, o000001ca118183c8;  0 drivers
L_000001ca1186c800 .part L_000001ca1186c080, 0, 16;
L_000001ca1186d980 .concat [ 16 16 0 0], L_000001ca1186c800, L_000001ca118e8938;
L_000001ca1186db60 .part L_000001ca1186c080, 16, 5;
L_000001ca1186dc00 .part L_000001ca1186c080, 11, 5;
S_000001ca117dfef0 .scope module, "control" "control" 2 48, 3 3 0, S_000001ca117b4350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 1 "block_pipe_data_cache";
    .port_info 4 /INPUT 1 "block_pipe_instr_cache";
    .port_info 5 /OUTPUT 1 "ALU_REG_DEST";
    .port_info 6 /OUTPUT 1 "is_branch";
    .port_info 7 /OUTPUT 1 "MEM_R_EN";
    .port_info 8 /OUTPUT 1 "MEM_W_EN";
    .port_info 9 /OUTPUT 1 "MEM_TO_REG";
    .port_info 10 /OUTPUT 1 "WB_EN";
    .port_info 11 /OUTPUT 2 "ALU_OP";
    .port_info 12 /OUTPUT 5 "regA";
    .port_info 13 /OUTPUT 5 "regB";
    .port_info 14 /OUTPUT 5 "regD";
    .port_info 15 /OUTPUT 1 "EN_REG_FETCH";
    .port_info 16 /OUTPUT 1 "EN_REG_DECODE";
    .port_info 17 /OUTPUT 1 "EN_REG_ALU";
    .port_info 18 /OUTPUT 1 "EN_REG_MEM";
    .port_info 19 /OUTPUT 1 "is_immediate";
    .port_info 20 /OUTPUT 32 "inject_nop";
    .port_info 21 /OUTPUT 1 "injecting_nop";
v000001ca1180bbf0_0 .var "ALU_OP", 1 0;
v000001ca11868ba0_0 .var "ALU_REG_DEST", 0 0;
v000001ca11868b00_0 .var "EN_REG_ALU", 0 0;
v000001ca11868e20_0 .var "EN_REG_DECODE", 0 0;
v000001ca11869500_0 .var "EN_REG_FETCH", 0 0;
v000001ca11868ce0_0 .var "EN_REG_MEM", 0 0;
v000001ca118684c0_0 .var "MEM_R_EN", 0 0;
v000001ca118689c0_0 .var "MEM_TO_REG", 0 0;
v000001ca11868f60_0 .var "MEM_W_EN", 0 0;
v000001ca118690a0_0 .var "WB_EN", 0 0;
v000001ca118681a0_0 .net *"_ivl_1", 6 0, L_000001ca1186d5c0;  1 drivers
v000001ca11869d20_0 .net "block_pipe_data_cache", 0 0, o000001ca118172e8;  alias, 0 drivers
v000001ca11869000_0 .net "block_pipe_instr_cache", 0 0, o000001ca11817318;  alias, 0 drivers
v000001ca118695a0_0 .net "clk", 0 0, o000001ca11817348;  alias, 0 drivers
v000001ca11869640_0 .var "default_alu_op", 5 0;
v000001ca11868c40_0 .var "inject_nop", 31 0;
v000001ca11868d80_0 .var "injecting_nop", 0 0;
v000001ca11869780_0 .net "instruction", 31 0, o000001ca11817408;  alias, 0 drivers
v000001ca118691e0_0 .var "is_branch", 0 0;
v000001ca118693c0_0 .var "is_immediate", 0 0;
v000001ca11868560_0 .net "operation", 5 0, L_000001ca1186d7a0;  1 drivers
v000001ca11869960_0 .var "regA", 4 0;
v000001ca11869460_0 .var "regB", 4 0;
v000001ca118696e0_0 .var "regD", 4 0;
v000001ca11869820_0 .net "reset", 0 0, o000001ca11817558;  alias, 0 drivers
E_000001ca11804230 .event anyedge, v000001ca11869820_0;
E_000001ca11804e30/0 .event anyedge, v000001ca11868560_0, v000001ca11869780_0, v000001ca11869640_0, v000001ca11869000_0;
E_000001ca11804e30/1 .event anyedge, v000001ca11869d20_0;
E_000001ca11804e30 .event/or E_000001ca11804e30/0, E_000001ca11804e30/1;
L_000001ca1186d5c0 .part o000001ca11817408, 25, 7;
L_000001ca1186d7a0 .part L_000001ca1186d5c0, 0, 6;
S_000001ca117e01f0 .scope module, "nop_bubble" "mux2Data" 2 91, 4 2 0, S_000001ca117b4350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "y";
v000001ca11869dc0_0 .net "a", 31 0, o000001ca11817408;  alias, 0 drivers
v000001ca11868100_0 .net "b", 31 0, v000001ca11868c40_0;  alias, 1 drivers
v000001ca11868ec0_0 .net "select", 0 0, v000001ca11868d80_0;  alias, 1 drivers
v000001ca11868380_0 .net "y", 31 0, L_000001ca1186c080;  alias, 1 drivers
L_000001ca1186c080 .functor MUXZ 32, o000001ca11817408, v000001ca11868c40_0, v000001ca11868d80_0, C4<>;
S_000001ca117db7d0 .scope module, "regfile" "regFile" 2 76, 5 6 0, S_000001ca117b4350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wrt_en";
    .port_info 2 /INPUT 5 "addrA";
    .port_info 3 /INPUT 5 "addrB";
    .port_info 4 /INPUT 5 "addrD";
    .port_info 5 /INPUT 32 "d";
    .port_info 6 /OUTPUT 32 "data_a";
    .port_info 7 /OUTPUT 32 "data_b";
L_000001ca117e8100 .functor BUFZ 32, L_000001ca1186c4e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ca117e8170 .functor BUFZ 32, L_000001ca1186d840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ca11868600_0 .net *"_ivl_0", 31 0, L_000001ca1186c4e0;  1 drivers
v000001ca118698c0_0 .net *"_ivl_10", 6 0, L_000001ca1186d8e0;  1 drivers
L_000001ca118e88f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ca11869a00_0 .net *"_ivl_13", 1 0, L_000001ca118e88f0;  1 drivers
v000001ca11869aa0_0 .net *"_ivl_2", 6 0, L_000001ca1186d660;  1 drivers
L_000001ca118e88a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ca11868880_0 .net *"_ivl_5", 1 0, L_000001ca118e88a8;  1 drivers
v000001ca11868060_0 .net *"_ivl_8", 31 0, L_000001ca1186d840;  1 drivers
v000001ca11869b40_0 .net "addrA", 4 0, v000001ca11869960_0;  alias, 1 drivers
v000001ca11868240_0 .var "addrA_reg", 4 0;
v000001ca11869be0_0 .net "addrB", 4 0, v000001ca11869460_0;  alias, 1 drivers
v000001ca118682e0_0 .var "addrB_reg", 4 0;
v000001ca11869c80_0 .net "addrD", 4 0, o000001ca11817c18;  alias, 0 drivers
v000001ca11869e60_0 .var "addrD_reg", 4 0;
v000001ca118686a0_0 .net "clk", 0 0, o000001ca11817348;  alias, 0 drivers
v000001ca11868420_0 .net "d", 31 0, o000001ca11817c78;  alias, 0 drivers
v000001ca11869f00_0 .net "data_a", 31 0, L_000001ca117e8100;  alias, 1 drivers
v000001ca11868740_0 .net "data_b", 31 0, L_000001ca117e8170;  alias, 1 drivers
v000001ca118687e0_0 .var/i "i", 31 0;
v000001ca11868920 .array "regFile", 0 31, 31 0;
v000001ca11868a60_0 .net "wrt_en", 0 0, o000001ca11817d38;  alias, 0 drivers
E_000001ca11804770 .event negedge, v000001ca118695a0_0;
E_000001ca118043b0 .event posedge, v000001ca118695a0_0;
L_000001ca1186c4e0 .array/port v000001ca11868920, L_000001ca1186d660;
L_000001ca1186d660 .concat [ 5 2 0 0], v000001ca11868240_0, L_000001ca118e88a8;
L_000001ca1186d840 .array/port v000001ca11868920, L_000001ca1186d8e0;
L_000001ca1186d8e0 .concat [ 5 2 0 0], v000001ca118682e0_0, L_000001ca118e88f0;
S_000001ca117d1ad0 .scope module, "mux2Logic" "mux2Logic" 4 25;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /OUTPUT 4 "y";
o000001ca11818998 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001ca1186c120_0 .net "a", 3 0, o000001ca11818998;  0 drivers
o000001ca118189c8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001ca1186d700_0 .net "b", 3 0, o000001ca118189c8;  0 drivers
o000001ca118189f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ca1186c9e0_0 .net "select", 0 0, o000001ca118189f8;  0 drivers
v000001ca1186c580_0 .net "y", 3 0, L_000001ca1186da20;  1 drivers
L_000001ca1186da20 .functor MUXZ 4, o000001ca11818998, o000001ca118189c8, o000001ca118189f8, C4<>;
S_000001ca117dc150 .scope module, "mux2RegD" "mux2RegD" 4 15;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 5 "a";
    .port_info 2 /INPUT 5 "b";
    .port_info 3 /OUTPUT 5 "y";
o000001ca11818b18 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001ca1186dde0_0 .net "a", 4 0, o000001ca11818b18;  0 drivers
o000001ca11818b48 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001ca1186c620_0 .net "b", 4 0, o000001ca11818b48;  0 drivers
o000001ca11818b78 .functor BUFZ 1, C4<z>; HiZ drive
v000001ca1186cc60_0 .net "select", 0 0, o000001ca11818b78;  0 drivers
v000001ca1186c940_0 .net "y", 4 0, L_000001ca1186ca80;  1 drivers
L_000001ca1186ca80 .functor MUXZ 5, o000001ca11818b18, o000001ca11818b48, o000001ca11818b78, C4<>;
S_000001ca117dc2e0 .scope module, "mux4Data" "mux4Data" 4 48;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 32 "c";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "y";
v000001ca1186cee0_0 .net *"_ivl_1", 0 0, L_000001ca1186c260;  1 drivers
v000001ca1186cbc0_0 .net *"_ivl_3", 0 0, L_000001ca1186c300;  1 drivers
v000001ca1186d020_0 .net *"_ivl_4", 31 0, L_000001ca1186c3a0;  1 drivers
v000001ca1186c1c0_0 .net *"_ivl_7", 0 0, L_000001ca1186c440;  1 drivers
v000001ca1186d0c0_0 .net *"_ivl_8", 31 0, L_000001ca1186cb20;  1 drivers
o000001ca11818d88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ca1186cd00_0 .net "a", 31 0, o000001ca11818d88;  0 drivers
o000001ca11818db8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ca1186d160_0 .net "b", 31 0, o000001ca11818db8;  0 drivers
o000001ca11818de8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ca1186dca0_0 .net "c", 31 0, o000001ca11818de8;  0 drivers
o000001ca11818e18 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ca1186d480_0 .net "d", 31 0, o000001ca11818e18;  0 drivers
o000001ca11818e48 .functor BUFZ 2, C4<zz>; HiZ drive
v000001ca1186dac0_0 .net "select", 1 0, o000001ca11818e48;  0 drivers
v000001ca1186c8a0_0 .net "y", 31 0, L_000001ca11941630;  1 drivers
L_000001ca1186c260 .part o000001ca11818e48, 1, 1;
L_000001ca1186c300 .part o000001ca11818e48, 0, 1;
L_000001ca1186c3a0 .functor MUXZ 32, o000001ca11818de8, o000001ca11818e18, L_000001ca1186c300, C4<>;
L_000001ca1186c440 .part o000001ca11818e48, 0, 1;
L_000001ca1186cb20 .functor MUXZ 32, o000001ca11818d88, o000001ca11818db8, L_000001ca1186c440, C4<>;
L_000001ca11941630 .functor MUXZ 32, L_000001ca1186cb20, L_000001ca1186c3a0, L_000001ca1186c260, C4<>;
S_000001ca117dc470 .scope module, "mux4Logic" "mux4Logic" 4 36;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 4 "c";
    .port_info 4 /INPUT 4 "d";
    .port_info 5 /OUTPUT 4 "y";
v000001ca1186de80_0 .net *"_ivl_1", 0 0, L_000001ca119418b0;  1 drivers
v000001ca1186c760_0 .net *"_ivl_3", 0 0, L_000001ca11942530;  1 drivers
v000001ca1186d200_0 .net *"_ivl_4", 3 0, L_000001ca11941ef0;  1 drivers
v000001ca1186ce40_0 .net *"_ivl_7", 0 0, L_000001ca11941270;  1 drivers
v000001ca1186df20_0 .net *"_ivl_8", 3 0, L_000001ca11942350;  1 drivers
o000001ca118190b8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001ca1186c6c0_0 .net "a", 3 0, o000001ca118190b8;  0 drivers
o000001ca118190e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001ca1186cda0_0 .net "b", 3 0, o000001ca118190e8;  0 drivers
o000001ca11819118 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001ca1186d520_0 .net "c", 3 0, o000001ca11819118;  0 drivers
o000001ca11819148 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001ca1186d2a0_0 .net "d", 3 0, o000001ca11819148;  0 drivers
o000001ca11819178 .functor BUFZ 2, C4<zz>; HiZ drive
v000001ca1186d340_0 .net "select", 1 0, o000001ca11819178;  0 drivers
v000001ca1186d3e0_0 .net "y", 3 0, L_000001ca11940a50;  1 drivers
L_000001ca119418b0 .part o000001ca11819178, 1, 1;
L_000001ca11942530 .part o000001ca11819178, 0, 1;
L_000001ca11941ef0 .functor MUXZ 4, o000001ca11819118, o000001ca11819148, L_000001ca11942530, C4<>;
L_000001ca11941270 .part o000001ca11819178, 0, 1;
L_000001ca11942350 .functor MUXZ 4, o000001ca118190b8, o000001ca118190e8, L_000001ca11941270, C4<>;
L_000001ca11940a50 .functor MUXZ 4, L_000001ca11942350, L_000001ca11941ef0, L_000001ca119418b0, C4<>;
    .scope S_000001ca117dfef0;
T_0 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001ca11869640_0, 0, 6;
    %end;
    .thread T_0;
    .scope S_000001ca117dfef0;
T_1 ;
    %wait E_000001ca11804e30;
    %load/vec4 v000001ca11868560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118690a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca11868ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118691e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118684c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca11868f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118689c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ca1180bbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118693c0_0, 0;
    %jmp T_1.11;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca118690a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca11868ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118691e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118684c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca11868f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118689c0_0, 0;
    %load/vec4 v000001ca11868560_0;
    %pad/u 2;
    %assign/vec4 v000001ca1180bbf0_0, 0;
    %load/vec4 v000001ca11869780_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v000001ca118696e0_0, 0;
    %load/vec4 v000001ca11869780_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v000001ca11869960_0, 0;
    %load/vec4 v000001ca11869780_0;
    %parti/s 5, 10, 5;
    %assign/vec4 v000001ca11869460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118693c0_0, 0;
    %jmp T_1.11;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca118690a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca11868ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118691e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118684c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca11868f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118689c0_0, 0;
    %load/vec4 v000001ca11868560_0;
    %pad/u 2;
    %assign/vec4 v000001ca1180bbf0_0, 0;
    %load/vec4 v000001ca11869780_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v000001ca118696e0_0, 0;
    %load/vec4 v000001ca11869780_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v000001ca11869960_0, 0;
    %load/vec4 v000001ca11869780_0;
    %parti/s 5, 10, 5;
    %assign/vec4 v000001ca11869460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118693c0_0, 0;
    %jmp T_1.11;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca118690a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca11868ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118691e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118684c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca11868f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118689c0_0, 0;
    %load/vec4 v000001ca11868560_0;
    %pad/u 2;
    %assign/vec4 v000001ca1180bbf0_0, 0;
    %load/vec4 v000001ca11869780_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v000001ca118696e0_0, 0;
    %load/vec4 v000001ca11869780_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v000001ca11869960_0, 0;
    %load/vec4 v000001ca11869780_0;
    %parti/s 5, 10, 5;
    %assign/vec4 v000001ca11869460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118693c0_0, 0;
    %jmp T_1.11;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca118690a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca11868ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118691e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca118684c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca11868f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca118689c0_0, 0;
    %load/vec4 v000001ca11869640_0;
    %pad/u 2;
    %assign/vec4 v000001ca1180bbf0_0, 0;
    %load/vec4 v000001ca11869780_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v000001ca11869960_0, 0;
    %load/vec4 v000001ca11869780_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v000001ca11869460_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ca11869460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca118693c0_0, 0;
    %jmp T_1.11;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca118690a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca11868ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118691e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca118684c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca11868f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca118689c0_0, 0;
    %load/vec4 v000001ca11869640_0;
    %pad/u 2;
    %assign/vec4 v000001ca1180bbf0_0, 0;
    %load/vec4 v000001ca11869780_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v000001ca11869960_0, 0;
    %load/vec4 v000001ca11869780_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v000001ca11869460_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ca11869460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca118693c0_0, 0;
    %jmp T_1.11;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118690a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca11868ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118691e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118684c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca11868f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118689c0_0, 0;
    %load/vec4 v000001ca11869640_0;
    %pad/u 2;
    %assign/vec4 v000001ca1180bbf0_0, 0;
    %load/vec4 v000001ca11869780_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v000001ca11869960_0, 0;
    %load/vec4 v000001ca11869780_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v000001ca11869460_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ca118696e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca118693c0_0, 0;
    %jmp T_1.11;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118690a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca11868ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118691e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118684c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca11868f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118689c0_0, 0;
    %load/vec4 v000001ca11869640_0;
    %pad/u 2;
    %assign/vec4 v000001ca1180bbf0_0, 0;
    %load/vec4 v000001ca11869780_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v000001ca11869960_0, 0;
    %load/vec4 v000001ca11869780_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v000001ca11869460_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ca118696e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca118693c0_0, 0;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca118690a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca11868ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118691e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118684c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca11868f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118689c0_0, 0;
    %load/vec4 v000001ca11869640_0;
    %pad/u 2;
    %assign/vec4 v000001ca1180bbf0_0, 0;
    %load/vec4 v000001ca11869780_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v000001ca11869960_0, 0;
    %load/vec4 v000001ca11869780_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v000001ca11869460_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ca118696e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118693c0_0, 0;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca118690a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca11868ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca118691e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118684c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca11868f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118689c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ca1180bbf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ca118696e0_0, 0;
    %load/vec4 v000001ca11869780_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001ca11869460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca118693c0_0, 0;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118690a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca11868ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca118691e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118684c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca11868f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118689c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ca1180bbf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ca118696e0_0, 0;
    %load/vec4 v000001ca11869780_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001ca11869460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca118693c0_0, 0;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %load/vec4 v000001ca11869000_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca11869500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca11868e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca11868b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca11868ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca11868d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca118690a0_0, 0, 1;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca11869500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca11868d80_0, 0, 1;
T_1.13 ;
    %load/vec4 v000001ca11869d20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca11869500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca11868e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca11868b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca11868ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca118690a0_0, 0, 1;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v000001ca11869d20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ca11869000_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca11869500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca11868e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca11868b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca11868ce0_0, 0, 1;
T_1.16 ;
T_1.15 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001ca117dfef0;
T_2 ;
    %wait E_000001ca11804230;
    %load/vec4 v000001ca11869820_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca11869500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca11868e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca11868b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca11868ce0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca11868c40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca11868d80_0, 0, 1;
T_2.0 ;
    %load/vec4 v000001ca11869000_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca11869500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca11868e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca11868b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca11868ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca11868d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca118690a0_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca11869500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca11868d80_0, 0, 1;
T_2.3 ;
    %load/vec4 v000001ca11869d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca11869500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca11868e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca11868b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca11868ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca118690a0_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000001ca11869d20_0;
    %nor/r;
    %load/vec4 v000001ca11869000_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca11869500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca11868e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca11868b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca11868ce0_0, 0, 1;
T_2.6 ;
T_2.5 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001ca117dfef0;
T_3 ;
    %wait E_000001ca11804230;
    %load/vec4 v000001ca11869820_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca11869500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca11868e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca11868b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca11868ce0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca11868c40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca11868d80_0, 0, 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ca117db7d0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca118687e0_0, 0, 32;
T_4.0 ;
    %load/vec4 v000001ca118687e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001ca118687e0_0;
    %store/vec4a v000001ca11868920, 4, 0;
    %load/vec4 v000001ca118687e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ca118687e0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_000001ca117db7d0;
T_5 ;
    %wait E_000001ca118043b0;
    %load/vec4 v000001ca11868a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001ca11868420_0;
    %load/vec4 v000001ca11869e60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca11868920, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ca117db7d0;
T_6 ;
    %wait E_000001ca11804770;
    %load/vec4 v000001ca11869b40_0;
    %assign/vec4 v000001ca11868240_0, 0;
    %load/vec4 v000001ca11869be0_0;
    %assign/vec4 v000001ca118682e0_0, 0;
    %load/vec4 v000001ca11869c80_0;
    %assign/vec4 v000001ca11869e60_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_000001ca117b4350;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ca1186a570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ca1186ba10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ca1186a750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ca1186be70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ca1186bdd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ca1186a250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca11869320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca1186b650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca1186acf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca1186a610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca1186a390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca1186a430_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ca11869140_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ca1186b510_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ca1186a6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca1186bb50_0, 0;
    %end;
    .thread T_7;
    .scope S_000001ca117b4350;
T_8 ;
    %wait E_000001ca118043b0;
    %load/vec4 v000001ca1186cf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ca1186a570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ca1186ba10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ca1186a750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ca1186be70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ca1186bdd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ca1186a250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca11869320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca1186b650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca1186acf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca1186a610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca1186a390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca1186a430_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ca11869140_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ca1186b510_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ca1186a6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca1186bb50_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001ca1186dd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001ca1186a110_0;
    %assign/vec4 v000001ca1186a570_0, 0;
    %load/vec4 v000001ca1186bd30_0;
    %assign/vec4 v000001ca1186ba10_0, 0;
    %load/vec4 v000001ca1186bbf0_0;
    %assign/vec4 v000001ca1186a750_0, 0;
    %load/vec4 v000001ca1186b8d0_0;
    %assign/vec4 v000001ca1186be70_0, 0;
    %load/vec4 v000001ca1186a7f0_0;
    %assign/vec4 v000001ca1186bdd0_0, 0;
    %load/vec4 v000001ca1186a9d0_0;
    %assign/vec4 v000001ca1186a250_0, 0;
    %load/vec4 v000001ca1186b3d0_0;
    %assign/vec4 v000001ca11869320_0, 0;
    %load/vec4 v000001ca1186b6f0_0;
    %assign/vec4 v000001ca1186b650_0, 0;
    %load/vec4 v000001ca1186bf10_0;
    %assign/vec4 v000001ca1186acf0_0, 0;
    %load/vec4 v000001ca1186b830_0;
    %assign/vec4 v000001ca1186a610_0, 0;
    %load/vec4 v000001ca1186b970_0;
    %assign/vec4 v000001ca1186a390_0, 0;
    %load/vec4 v000001ca1186b0b0_0;
    %assign/vec4 v000001ca1186a430_0, 0;
    %load/vec4 v000001ca11869280_0;
    %assign/vec4 v000001ca11869140_0, 0;
    %load/vec4 v000001ca1186b5b0_0;
    %assign/vec4 v000001ca1186b510_0, 0;
    %load/vec4 v000001ca1186ab10_0;
    %assign/vec4 v000001ca1186a6b0_0, 0;
    %load/vec4 v000001ca1186b790_0;
    %assign/vec4 v000001ca1186bb50_0, 0;
    %load/vec4 v000001ca1186b290_0;
    %store/vec4 v000001ca1186b010_0, 0, 1;
    %load/vec4 v000001ca1186aa70_0;
    %store/vec4 v000001ca1186b1f0_0, 0, 1;
    %load/vec4 v000001ca1186ae30_0;
    %store/vec4 v000001ca1186a2f0_0, 0, 1;
    %load/vec4 v000001ca1186b330_0;
    %store/vec4 v000001ca1186ac50_0, 0, 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "decode_stage.v";
    "./control.v";
    "./../Electric_Components/MUX_2_4_8.v";
    "./regFile.v";
