
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032561                       # Number of seconds simulated
sim_ticks                                 32560678137                       # Number of ticks simulated
final_tick                               604063601256                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  73533                       # Simulator instruction rate (inst/s)
host_op_rate                                    99208                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2176614                       # Simulator tick rate (ticks/s)
host_mem_usage                               16881668                       # Number of bytes of host memory used
host_seconds                                 14959.33                       # Real time elapsed on the host
sim_insts                                  1100000003                       # Number of instructions simulated
sim_ops                                    1484089553                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data      1847552                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1849600                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       291968                       # Number of bytes written to this memory
system.physmem.bytes_written::total            291968                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data        14434                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 14450                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2281                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2281                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        62898                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     56741816                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                56804714                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        62898                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              62898                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8966889                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8966889                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8966889                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        62898                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     56741816                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               65771603                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                 78083162                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         28437260                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     24863511                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      1802958                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      14185751                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         13683195                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          2044804                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        56845                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     33540810                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              158205783                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            28437260                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     15727999                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              32571532                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         8847019                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        3884715                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines          16535112                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        717542                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     77030884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.364064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.170588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         44459352     57.72%     57.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1613888      2.10%     59.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2956081      3.84%     63.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2768625      3.59%     67.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          4557861      5.92%     73.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          4748977      6.17%     79.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1131580      1.47%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           847939      1.10%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13946581     18.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     77030884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.364192                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.026119                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         34596921                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       3755436                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          31524131                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        125765                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        7028621                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      3097019                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          5204                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      177011818                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1367                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        7028621                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         36051650                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1328689                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       425793                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          30182529                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       2013593                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      172343530                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            20                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         690266                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        812428                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands    228852276                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     784410135                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    784410135                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     148896161                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         79956104                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        20336                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         9941                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           5382467                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     26500471                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      5754878                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        97091                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1783811                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          163105641                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        19863                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         137684618                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       180508                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     48926803                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    134252871                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     77030884                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.787395                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.841335                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     26667932     34.62%     34.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     14431225     18.73%     53.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     12453782     16.17%     69.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      7676056      9.96%     79.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8046047     10.45%     89.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      4723527      6.13%     96.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2093734      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       555214      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       383367      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     77030884                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          541620     66.25%     66.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         174518     21.35%     87.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        101420     12.41%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     107994468     78.44%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1085464      0.79%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     23692938     17.21%     96.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4901827      3.56%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      137684618                       # Type of FU issued
system.switch_cpus.iq.rate                   1.763307                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              817558                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.005938                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    353398186                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    212052719                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    133185701                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      138502176                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       338435                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      7570400                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          879                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          414                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      1401523                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        7028621                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          736969                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         58697                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    163125507                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       190089                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      26500471                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      5754878                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         9941                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          30444                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents           187                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          414                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       961373                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1061744                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2023117                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     135105136                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      22772503                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2579482                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     3                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             27554012                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         20416841                       # Number of branches executed
system.switch_cpus.iew.exec_stores            4781509                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.730272                       # Inst execution rate
system.switch_cpus.iew.wb_sent              133334957                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             133185701                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          81829208                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         199716240                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.705690                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.409727                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     49514495                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      1807715                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     70002263                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.622970                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.319497                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     32186393     45.98%     45.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     14851922     21.22%     67.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      8314105     11.88%     79.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2816243      4.02%     83.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      2691805      3.85%     86.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1115345      1.59%     88.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      2998738      4.28%     92.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       875345      1.25%     94.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4152367      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     70002263                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps      113611585                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               23283426                       # Number of memory references committed
system.switch_cpus.commit.loads              18930071                       # Number of loads committed
system.switch_cpus.commit.membars                9922                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17789105                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          99179496                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       4152367                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            228975976                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           333286549                       # The number of ROB writes
system.switch_cpus.timesIdled                   30102                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1052278                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps             113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000002                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.780832                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.780832                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.280686                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.280686                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        624968263                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       174580319                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       182445242                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          19844                       # number of misc regfile writes
system.l2.replacements                          14450                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           213310                       # Total number of references to valid blocks.
system.l2.sampled_refs                          22642                       # Sample count of references to valid blocks.
system.l2.avg_refs                           9.420988                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           185.253620                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst       7.179673                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    5149.100516                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            2850.466191                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.022614                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000876                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.628552                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.347957                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data        35201                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   35201                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             9351                       # number of Writeback hits
system.l2.Writeback_hits::total                  9351                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data         35201                       # number of demand (read+write) hits
system.l2.demand_hits::total                    35201                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data        35201                       # number of overall hits
system.l2.overall_hits::total                   35201                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        14434                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 14450                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        14434                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14450                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        14434                       # number of overall misses
system.l2.overall_misses::total                 14450                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      1024898                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    815545869                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       816570767                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      1024898                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    815545869                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        816570767                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      1024898                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    815545869                       # number of overall miss cycles
system.l2.overall_miss_latency::total       816570767                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        49635                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               49651                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         9351                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              9351                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        49635                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                49651                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        49635                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               49651                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.290803                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.291031                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.290803                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.291031                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.290803                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.291031                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 64056.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 56501.722946                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 56510.087682                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 64056.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 56501.722946                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 56510.087682                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 64056.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 56501.722946                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 56510.087682                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2281                       # number of writebacks
system.l2.writebacks::total                      2281                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        14434                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            14450                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        14434                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14450                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        14434                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            14450                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       931442                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    729043367                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    729974809                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       931442                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    729043367                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    729974809                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       931442                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    729043367                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    729974809                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.290803                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.291031                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.290803                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.291031                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.290803                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.291031                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 58215.125000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 50508.754815                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 50517.287820                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 58215.125000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 50508.754815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 50517.287820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 58215.125000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 50508.754815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 50517.287820                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                542.818272                       # Cycle average of tags in use
system.cpu.icache.total_refs               1016567207                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    543                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1872131.136280                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    15.818272                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            527                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.025350                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.844551                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.869901                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     16535093                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16535093                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     16535093                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16535093                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     16535093                       # number of overall hits
system.cpu.icache.overall_hits::total        16535093                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           19                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            19                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           19                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             19                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           19                       # number of overall misses
system.cpu.icache.overall_misses::total            19                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      1288200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1288200                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      1288200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1288200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      1288200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1288200                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     16535112                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16535112                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     16535112                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16535112                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     16535112                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16535112                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst        67800                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        67800                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst        67800                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        67800                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst        67800                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        67800                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           16                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           16                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           16                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      1054515                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1054515                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      1054515                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1054515                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      1054515                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1054515                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 65907.187500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65907.187500                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 65907.187500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65907.187500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 65907.187500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65907.187500                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  49635                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                246454952                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  49891                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                4939.867952                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   211.823487                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      44.176513                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.827435                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.172565                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     20672182                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20672182                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      4333492                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4333492                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         9940                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         9940                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         9922                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     25005674                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         25005674                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     25005674                       # number of overall hits
system.cpu.dcache.overall_hits::total        25005674                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       157990                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        157990                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       157990                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         157990                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       157990                       # number of overall misses
system.cpu.dcache.overall_misses::total        157990                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   6625881363                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6625881363                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   6625881363                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6625881363                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   6625881363                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6625881363                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     20830172                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20830172                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     25163664                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     25163664                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     25163664                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     25163664                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.007585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007585                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.006278                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006278                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.006278                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006278                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 41938.612336                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41938.612336                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 41938.612336                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41938.612336                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 41938.612336                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41938.612336                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         9351                       # number of writebacks
system.cpu.dcache.writebacks::total              9351                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       108355                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       108355                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       108355                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       108355                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       108355                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       108355                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        49635                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        49635                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        49635                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        49635                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        49635                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        49635                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   1074143013                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1074143013                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1074143013                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1074143013                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1074143013                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1074143013                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002383                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002383                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.001972                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001972                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.001972                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001972                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 21640.838380                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21640.838380                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 21640.838380                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21640.838380                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 21640.838380                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21640.838380                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
