

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_70_3'
================================================================
* Date:           Sun Sep 15 03:51:48 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_unsw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.570 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  0.700 us|  0.700 us|   70|   70|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_70_3  |       68|       68|        60|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 60


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 60
* Pipeline : 1
  Pipeline-0 : II = 1, D = 60, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.38>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 63 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%layer2_output = alloca i32 1"   --->   Operation 64 'alloca' 'layer2_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%layer2_output_1 = alloca i32 1"   --->   Operation 65 'alloca' 'layer2_output_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%layer2_output_2 = alloca i32 1"   --->   Operation 66 'alloca' 'layer2_output_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%layer2_output_3 = alloca i32 1"   --->   Operation 67 'alloca' 'layer2_output_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%layer2_output_4 = alloca i32 1"   --->   Operation 68 'alloca' 'layer2_output_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%layer2_output_5 = alloca i32 1"   --->   Operation 69 'alloca' 'layer2_output_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%layer2_output_6 = alloca i32 1"   --->   Operation 70 'alloca' 'layer2_output_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%layer2_output_7 = alloca i32 1"   --->   Operation 71 'alloca' 'layer2_output_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%layer2_output_8 = alloca i32 1"   --->   Operation 72 'alloca' 'layer2_output_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%layer2_output_9 = alloca i32 1"   --->   Operation 73 'alloca' 'layer2_output_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln75_43_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_43"   --->   Operation 74 'read' 'sext_ln75_43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%layer1_output_55_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer1_output_55_cast"   --->   Operation 75 'read' 'layer1_output_55_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln75_42_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_42"   --->   Operation 76 'read' 'sext_ln75_42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%layer1_output_53_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer1_output_53_cast"   --->   Operation 77 'read' 'layer1_output_53_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln75_41_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_41"   --->   Operation 78 'read' 'sext_ln75_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln75_40_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_40"   --->   Operation 79 'read' 'sext_ln75_40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln75_39_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_39"   --->   Operation 80 'read' 'sext_ln75_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%layer1_output_49_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer1_output_49_cast"   --->   Operation 81 'read' 'layer1_output_49_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%layer1_output_48_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer1_output_48_cast"   --->   Operation 82 'read' 'layer1_output_48_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln75_38_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_38"   --->   Operation 83 'read' 'sext_ln75_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln75_37_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_37"   --->   Operation 84 'read' 'sext_ln75_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln75_36_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_36"   --->   Operation 85 'read' 'sext_ln75_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%layer1_output_44_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer1_output_44_cast"   --->   Operation 86 'read' 'layer1_output_44_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%layer1_output_43_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer1_output_43_cast"   --->   Operation 87 'read' 'layer1_output_43_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln75_35_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_35"   --->   Operation 88 'read' 'sext_ln75_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln75_34_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_34"   --->   Operation 89 'read' 'sext_ln75_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln75_33_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_33"   --->   Operation 90 'read' 'sext_ln75_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln75_32_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_32"   --->   Operation 91 'read' 'sext_ln75_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln75_31_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_31"   --->   Operation 92 'read' 'sext_ln75_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln75_30_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_30"   --->   Operation 93 'read' 'sext_ln75_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln75_29_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_29"   --->   Operation 94 'read' 'sext_ln75_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln75_28_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_28"   --->   Operation 95 'read' 'sext_ln75_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln75_27_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_27"   --->   Operation 96 'read' 'sext_ln75_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%layer1_output_33_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer1_output_33_cast"   --->   Operation 97 'read' 'layer1_output_33_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln75_26_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_26"   --->   Operation 98 'read' 'sext_ln75_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln75_25_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_25"   --->   Operation 99 'read' 'sext_ln75_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln75_24_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_24"   --->   Operation 100 'read' 'sext_ln75_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln75_23_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_23"   --->   Operation 101 'read' 'sext_ln75_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln75_22_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_22"   --->   Operation 102 'read' 'sext_ln75_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln75_21_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_21"   --->   Operation 103 'read' 'sext_ln75_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%layer1_output_26_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer1_output_26_cast"   --->   Operation 104 'read' 'layer1_output_26_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln75_20_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_20"   --->   Operation 105 'read' 'sext_ln75_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln75_19_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_19"   --->   Operation 106 'read' 'sext_ln75_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%layer1_output_23_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer1_output_23_cast"   --->   Operation 107 'read' 'layer1_output_23_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%layer1_output_22_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer1_output_22_cast"   --->   Operation 108 'read' 'layer1_output_22_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln75_18_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_18"   --->   Operation 109 'read' 'sext_ln75_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln75_17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_17"   --->   Operation 110 'read' 'sext_ln75_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln75_16_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_16"   --->   Operation 111 'read' 'sext_ln75_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%layer1_output_18_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer1_output_18_cast"   --->   Operation 112 'read' 'layer1_output_18_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln75_15_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_15"   --->   Operation 113 'read' 'sext_ln75_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln75_14_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_14"   --->   Operation 114 'read' 'sext_ln75_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln75_13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_13"   --->   Operation 115 'read' 'sext_ln75_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln75_12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_12"   --->   Operation 116 'read' 'sext_ln75_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln75_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_11"   --->   Operation 117 'read' 'sext_ln75_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln75_10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_10"   --->   Operation 118 'read' 'sext_ln75_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln75_9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_9"   --->   Operation 119 'read' 'sext_ln75_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln75_8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_8"   --->   Operation 120 'read' 'sext_ln75_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln75_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_7"   --->   Operation 121 'read' 'sext_ln75_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln75_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_6"   --->   Operation 122 'read' 'sext_ln75_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln75_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_5"   --->   Operation 123 'read' 'sext_ln75_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln75_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_4"   --->   Operation 124 'read' 'sext_ln75_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%layer1_output_5_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer1_output_5_cast"   --->   Operation 125 'read' 'layer1_output_5_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln75_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_3"   --->   Operation 126 'read' 'sext_ln75_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln75_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_2"   --->   Operation 127 'read' 'sext_ln75_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln75_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75_1"   --->   Operation 128 'read' 'sext_ln75_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%layer1_output_1_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer1_output_1_cast"   --->   Operation 129 'read' 'layer1_output_1_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln75_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln75"   --->   Operation 130 'read' 'sext_ln75_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln75_43_cast = sext i16 %sext_ln75_43_read"   --->   Operation 131 'sext' 'sext_ln75_43_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%layer1_output_55_cast_cast = sext i16 %layer1_output_55_cast_read"   --->   Operation 132 'sext' 'layer1_output_55_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln75_42_cast = sext i16 %sext_ln75_42_read"   --->   Operation 133 'sext' 'sext_ln75_42_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%layer1_output_53_cast_cast = sext i16 %layer1_output_53_cast_read"   --->   Operation 134 'sext' 'layer1_output_53_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln75_41_cast = sext i16 %sext_ln75_41_read"   --->   Operation 135 'sext' 'sext_ln75_41_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln75_40_cast = sext i16 %sext_ln75_40_read"   --->   Operation 136 'sext' 'sext_ln75_40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln75_39_cast = sext i16 %sext_ln75_39_read"   --->   Operation 137 'sext' 'sext_ln75_39_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%layer1_output_49_cast_cast = sext i16 %layer1_output_49_cast_read"   --->   Operation 138 'sext' 'layer1_output_49_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%layer1_output_48_cast_cast = sext i16 %layer1_output_48_cast_read"   --->   Operation 139 'sext' 'layer1_output_48_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln75_38_cast = sext i16 %sext_ln75_38_read"   --->   Operation 140 'sext' 'sext_ln75_38_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln75_37_cast = sext i16 %sext_ln75_37_read"   --->   Operation 141 'sext' 'sext_ln75_37_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln75_36_cast = sext i16 %sext_ln75_36_read"   --->   Operation 142 'sext' 'sext_ln75_36_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%layer1_output_44_cast_cast = sext i16 %layer1_output_44_cast_read"   --->   Operation 143 'sext' 'layer1_output_44_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%layer1_output_43_cast_cast = sext i16 %layer1_output_43_cast_read"   --->   Operation 144 'sext' 'layer1_output_43_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln75_35_cast = sext i16 %sext_ln75_35_read"   --->   Operation 145 'sext' 'sext_ln75_35_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln75_34_cast = sext i16 %sext_ln75_34_read"   --->   Operation 146 'sext' 'sext_ln75_34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln75_33_cast = sext i16 %sext_ln75_33_read"   --->   Operation 147 'sext' 'sext_ln75_33_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln75_32_cast = sext i16 %sext_ln75_32_read"   --->   Operation 148 'sext' 'sext_ln75_32_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln75_31_cast = sext i16 %sext_ln75_31_read"   --->   Operation 149 'sext' 'sext_ln75_31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln75_30_cast = sext i16 %sext_ln75_30_read"   --->   Operation 150 'sext' 'sext_ln75_30_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln75_29_cast = sext i16 %sext_ln75_29_read"   --->   Operation 151 'sext' 'sext_ln75_29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln75_28_cast = sext i16 %sext_ln75_28_read"   --->   Operation 152 'sext' 'sext_ln75_28_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln75_27_cast = sext i16 %sext_ln75_27_read"   --->   Operation 153 'sext' 'sext_ln75_27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%layer1_output_33_cast_cast = sext i16 %layer1_output_33_cast_read"   --->   Operation 154 'sext' 'layer1_output_33_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln75_26_cast = sext i16 %sext_ln75_26_read"   --->   Operation 155 'sext' 'sext_ln75_26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln75_25_cast = sext i16 %sext_ln75_25_read"   --->   Operation 156 'sext' 'sext_ln75_25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln75_24_cast = sext i16 %sext_ln75_24_read"   --->   Operation 157 'sext' 'sext_ln75_24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln75_23_cast = sext i16 %sext_ln75_23_read"   --->   Operation 158 'sext' 'sext_ln75_23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln75_22_cast = sext i16 %sext_ln75_22_read"   --->   Operation 159 'sext' 'sext_ln75_22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln75_21_cast = sext i16 %sext_ln75_21_read"   --->   Operation 160 'sext' 'sext_ln75_21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%layer1_output_26_cast_cast = sext i16 %layer1_output_26_cast_read"   --->   Operation 161 'sext' 'layer1_output_26_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln75_20_cast = sext i16 %sext_ln75_20_read"   --->   Operation 162 'sext' 'sext_ln75_20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln75_19_cast = sext i16 %sext_ln75_19_read"   --->   Operation 163 'sext' 'sext_ln75_19_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%layer1_output_23_cast_cast = sext i16 %layer1_output_23_cast_read"   --->   Operation 164 'sext' 'layer1_output_23_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%layer1_output_22_cast_cast = sext i16 %layer1_output_22_cast_read"   --->   Operation 165 'sext' 'layer1_output_22_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln75_18_cast = sext i16 %sext_ln75_18_read"   --->   Operation 166 'sext' 'sext_ln75_18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln75_17_cast = sext i16 %sext_ln75_17_read"   --->   Operation 167 'sext' 'sext_ln75_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln75_16_cast = sext i16 %sext_ln75_16_read"   --->   Operation 168 'sext' 'sext_ln75_16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%layer1_output_18_cast_cast = sext i16 %layer1_output_18_cast_read"   --->   Operation 169 'sext' 'layer1_output_18_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln75_15_cast = sext i16 %sext_ln75_15_read"   --->   Operation 170 'sext' 'sext_ln75_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln75_14_cast = sext i16 %sext_ln75_14_read"   --->   Operation 171 'sext' 'sext_ln75_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln75_13_cast = sext i16 %sext_ln75_13_read"   --->   Operation 172 'sext' 'sext_ln75_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln75_12_cast = sext i16 %sext_ln75_12_read"   --->   Operation 173 'sext' 'sext_ln75_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln75_11_cast = sext i16 %sext_ln75_11_read"   --->   Operation 174 'sext' 'sext_ln75_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln75_10_cast = sext i16 %sext_ln75_10_read"   --->   Operation 175 'sext' 'sext_ln75_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln75_9_cast = sext i16 %sext_ln75_9_read"   --->   Operation 176 'sext' 'sext_ln75_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln75_8_cast = sext i16 %sext_ln75_8_read"   --->   Operation 177 'sext' 'sext_ln75_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln75_7_cast = sext i16 %sext_ln75_7_read"   --->   Operation 178 'sext' 'sext_ln75_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln75_6_cast = sext i16 %sext_ln75_6_read"   --->   Operation 179 'sext' 'sext_ln75_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln75_5_cast = sext i16 %sext_ln75_5_read"   --->   Operation 180 'sext' 'sext_ln75_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln75_4_cast = sext i16 %sext_ln75_4_read"   --->   Operation 181 'sext' 'sext_ln75_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%layer1_output_5_cast_cast = sext i16 %layer1_output_5_cast_read"   --->   Operation 182 'sext' 'layer1_output_5_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln75_3_cast = sext i16 %sext_ln75_3_read"   --->   Operation 183 'sext' 'sext_ln75_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln75_2_cast = sext i16 %sext_ln75_2_read"   --->   Operation 184 'sext' 'sext_ln75_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln75_1_cast = sext i16 %sext_ln75_1_read"   --->   Operation 185 'sext' 'sext_ln75_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%layer1_output_1_cast_cast = sext i16 %layer1_output_1_cast_read"   --->   Operation 186 'sext' 'layer1_output_1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln75_cast = sext i16 %sext_ln75_read"   --->   Operation 187 'sext' 'sext_ln75_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 188 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body31"   --->   Operation 189 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [nn.cpp:70]   --->   Operation 190 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (1.77ns)   --->   "%icmp_ln70 = icmp_eq  i4 %i_1, i4 10" [nn.cpp:70]   --->   Operation 191 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (1.77ns)   --->   "%add_ln70 = add i4 %i_1, i4 1" [nn.cpp:70]   --->   Operation 192 'add' 'add_ln70' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %for.body31.split, void %for.body.i.preheader.exitStub" [nn.cpp:70]   --->   Operation 193 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i4 %i_1" [nn.cpp:70]   --->   Operation 194 'zext' 'zext_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%layer2_weights_0_addr = getelementptr i11 %layer2_weights_0, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 195 'getelementptr' 'layer2_weights_0_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 196 [2/2] (2.15ns)   --->   "%layer2_weights_0_load = load i4 %layer2_weights_0_addr" [nn.cpp:75]   --->   Operation 196 'load' 'layer2_weights_0_load' <Predicate = (!icmp_ln70)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%layer2_weights_1_addr = getelementptr i7 %layer2_weights_1, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 197 'getelementptr' 'layer2_weights_1_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 198 [2/2] (2.15ns)   --->   "%layer2_weights_1_load = load i4 %layer2_weights_1_addr" [nn.cpp:75]   --->   Operation 198 'load' 'layer2_weights_1_load' <Predicate = (!icmp_ln70)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>
ST_1 : Operation 199 [1/1] (1.86ns)   --->   "%switch_ln78 = switch i4 %i_1, void %arrayidx53.case.9, i4 0, void %for.body31.split.arrayidx53.exit_crit_edge115, i4 1, void %arrayidx53.case.1, i4 2, void %arrayidx53.case.2, i4 3, void %arrayidx53.case.3, i4 4, void %arrayidx53.case.4, i4 5, void %arrayidx53.case.5, i4 6, void %arrayidx53.case.6, i4 7, void %arrayidx53.case.7, i4 8, void %for.body31.split.arrayidx53.exit_crit_edge" [nn.cpp:78]   --->   Operation 199 'switch' 'switch_ln78' <Predicate = (!icmp_ln70)> <Delay = 1.86>
ST_1 : Operation 200 [1/1] (1.61ns)   --->   "%store_ln70 = store i4 %add_ln70, i4 %i" [nn.cpp:70]   --->   Operation 200 'store' 'store_ln70' <Predicate = (!icmp_ln70)> <Delay = 1.61>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.body31" [nn.cpp:70]   --->   Operation 201 'br' 'br_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.60>
ST_2 : Operation 202 [1/2] (2.15ns)   --->   "%layer2_weights_0_load = load i4 %layer2_weights_0_addr" [nn.cpp:75]   --->   Operation 202 'load' 'layer2_weights_0_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_2 : Operation 203 [1/2] (2.15ns)   --->   "%layer2_weights_1_load = load i4 %layer2_weights_1_addr" [nn.cpp:75]   --->   Operation 203 'load' 'layer2_weights_1_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln75_45 = sext i7 %layer2_weights_1_load" [nn.cpp:75]   --->   Operation 204 'sext' 'sext_ln75_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [3/3] (1.45ns) (grouped into DSP with root node add_ln75)   --->   "%mul_ln75_1 = mul i23 %sext_ln75_45, i23 %layer1_output_1_cast_cast" [nn.cpp:75]   --->   Operation 205 'mul' 'mul_ln75_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%layer2_weights_2_addr = getelementptr i10 %layer2_weights_2, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 206 'getelementptr' 'layer2_weights_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [2/2] (2.15ns)   --->   "%layer2_weights_2_load = load i4 %layer2_weights_2_addr" [nn.cpp:75]   --->   Operation 207 'load' 'layer2_weights_2_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln75_44 = sext i11 %layer2_weights_0_load" [nn.cpp:75]   --->   Operation 208 'sext' 'sext_ln75_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (5.57ns)   --->   "%mul_ln75 = mul i24 %sext_ln75_44, i24 %sext_ln75_cast" [nn.cpp:75]   --->   Operation 209 'mul' 'mul_ln75' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [2/3] (1.45ns) (grouped into DSP with root node add_ln75)   --->   "%mul_ln75_1 = mul i23 %sext_ln75_45, i23 %layer1_output_1_cast_cast" [nn.cpp:75]   --->   Operation 210 'mul' 'mul_ln75_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln75, i32 8, i32 23" [nn.cpp:75]   --->   Operation 211 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/2] (2.15ns)   --->   "%layer2_weights_2_load = load i4 %layer2_weights_2_addr" [nn.cpp:75]   --->   Operation 212 'load' 'layer2_weights_2_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln75_47 = sext i10 %layer2_weights_2_load" [nn.cpp:75]   --->   Operation 213 'sext' 'sext_ln75_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_1)   --->   "%mul_ln75_2 = mul i24 %sext_ln75_47, i24 %sext_ln75_1_cast" [nn.cpp:75]   --->   Operation 214 'mul' 'mul_ln75_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%layer2_weights_3_addr = getelementptr i11 %layer2_weights_3, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 215 'getelementptr' 'layer2_weights_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [2/2] (2.15ns)   --->   "%layer2_weights_3_load = load i4 %layer2_weights_3_addr" [nn.cpp:75]   --->   Operation 216 'load' 'layer2_weights_3_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 4 <SV = 3> <Delay = 3.60>
ST_4 : Operation 217 [1/3] (0.00ns) (grouped into DSP with root node add_ln75)   --->   "%mul_ln75_1 = mul i23 %sext_ln75_45, i23 %layer1_output_1_cast_cast" [nn.cpp:75]   --->   Operation 217 'mul' 'mul_ln75_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0" [nn.cpp:75]   --->   Operation 218 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns) (grouped into DSP with root node add_ln75)   --->   "%sext_ln75_46 = sext i23 %mul_ln75_1" [nn.cpp:75]   --->   Operation 219 'sext' 'sext_ln75_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75 = add i24 %shl_ln1, i24 %sext_ln75_46" [nn.cpp:75]   --->   Operation 220 'add' 'add_ln75' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 221 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_1)   --->   "%mul_ln75_2 = mul i24 %sext_ln75_47, i24 %sext_ln75_1_cast" [nn.cpp:75]   --->   Operation 221 'mul' 'mul_ln75_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 222 [1/2] (2.15ns)   --->   "%layer2_weights_3_load = load i4 %layer2_weights_3_addr" [nn.cpp:75]   --->   Operation 222 'load' 'layer2_weights_3_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln75_48 = sext i11 %layer2_weights_3_load" [nn.cpp:75]   --->   Operation 223 'sext' 'sext_ln75_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_2)   --->   "%mul_ln75_3 = mul i24 %sext_ln75_48, i24 %sext_ln75_2_cast" [nn.cpp:75]   --->   Operation 224 'mul' 'mul_ln75_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%layer2_weights_4_addr = getelementptr i10 %layer2_weights_4, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 225 'getelementptr' 'layer2_weights_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [2/2] (2.15ns)   --->   "%layer2_weights_4_load = load i4 %layer2_weights_4_addr" [nn.cpp:75]   --->   Operation 226 'load' 'layer2_weights_4_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 227 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75 = add i24 %shl_ln1, i24 %sext_ln75_46" [nn.cpp:75]   --->   Operation 227 'add' 'add_ln75' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 228 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_1)   --->   "%mul_ln75_2 = mul i24 %sext_ln75_47, i24 %sext_ln75_1_cast" [nn.cpp:75]   --->   Operation 228 'mul' 'mul_ln75_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75, i32 8, i32 23" [nn.cpp:75]   --->   Operation 229 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%shl_ln75_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_1, i8 0" [nn.cpp:75]   --->   Operation 230 'bitconcatenate' 'shl_ln75_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 231 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_1 = add i24 %shl_ln75_1, i24 %mul_ln75_2" [nn.cpp:75]   --->   Operation 231 'add' 'add_ln75_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 232 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_2)   --->   "%mul_ln75_3 = mul i24 %sext_ln75_48, i24 %sext_ln75_2_cast" [nn.cpp:75]   --->   Operation 232 'mul' 'mul_ln75_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 233 [1/2] (2.15ns)   --->   "%layer2_weights_4_load = load i4 %layer2_weights_4_addr" [nn.cpp:75]   --->   Operation 233 'load' 'layer2_weights_4_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln75_49 = sext i10 %layer2_weights_4_load" [nn.cpp:75]   --->   Operation 234 'sext' 'sext_ln75_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 235 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_3)   --->   "%mul_ln75_4 = mul i24 %sext_ln75_49, i24 %sext_ln75_3_cast" [nn.cpp:75]   --->   Operation 235 'mul' 'mul_ln75_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%layer2_weights_5_addr = getelementptr i8 %layer2_weights_5, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 236 'getelementptr' 'layer2_weights_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 237 [2/2] (2.15ns)   --->   "%layer2_weights_5_load = load i4 %layer2_weights_5_addr" [nn.cpp:75]   --->   Operation 237 'load' 'layer2_weights_5_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 238 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_1 = add i24 %shl_ln75_1, i24 %mul_ln75_2" [nn.cpp:75]   --->   Operation 238 'add' 'add_ln75_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 239 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_2)   --->   "%mul_ln75_3 = mul i24 %sext_ln75_48, i24 %sext_ln75_2_cast" [nn.cpp:75]   --->   Operation 239 'mul' 'mul_ln75_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_1, i32 8, i32 23" [nn.cpp:75]   --->   Operation 240 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%shl_ln75_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_2, i8 0" [nn.cpp:75]   --->   Operation 241 'bitconcatenate' 'shl_ln75_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 242 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_2 = add i24 %shl_ln75_2, i24 %mul_ln75_3" [nn.cpp:75]   --->   Operation 242 'add' 'add_ln75_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 243 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_3)   --->   "%mul_ln75_4 = mul i24 %sext_ln75_49, i24 %sext_ln75_3_cast" [nn.cpp:75]   --->   Operation 243 'mul' 'mul_ln75_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 244 [1/2] (2.15ns)   --->   "%layer2_weights_5_load = load i4 %layer2_weights_5_addr" [nn.cpp:75]   --->   Operation 244 'load' 'layer2_weights_5_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln75_50 = sext i8 %layer2_weights_5_load" [nn.cpp:75]   --->   Operation 245 'sext' 'sext_ln75_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 246 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_4)   --->   "%mul_ln75_5 = mul i24 %sext_ln75_50, i24 %layer1_output_5_cast_cast" [nn.cpp:75]   --->   Operation 246 'mul' 'mul_ln75_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%layer2_weights_6_addr = getelementptr i9 %layer2_weights_6, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 247 'getelementptr' 'layer2_weights_6_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [2/2] (2.15ns)   --->   "%layer2_weights_6_load = load i4 %layer2_weights_6_addr" [nn.cpp:75]   --->   Operation 248 'load' 'layer2_weights_6_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 10> <ROM>

State 7 <SV = 6> <Delay = 4.20>
ST_7 : Operation 249 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_2 = add i24 %shl_ln75_2, i24 %mul_ln75_3" [nn.cpp:75]   --->   Operation 249 'add' 'add_ln75_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 250 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_3)   --->   "%mul_ln75_4 = mul i24 %sext_ln75_49, i24 %sext_ln75_3_cast" [nn.cpp:75]   --->   Operation 250 'mul' 'mul_ln75_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_2, i32 8, i32 23" [nn.cpp:75]   --->   Operation 251 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%shl_ln75_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_3, i8 0" [nn.cpp:75]   --->   Operation 252 'bitconcatenate' 'shl_ln75_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 253 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_3 = add i24 %shl_ln75_3, i24 %mul_ln75_4" [nn.cpp:75]   --->   Operation 253 'add' 'add_ln75_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 254 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_4)   --->   "%mul_ln75_5 = mul i24 %sext_ln75_50, i24 %layer1_output_5_cast_cast" [nn.cpp:75]   --->   Operation 254 'mul' 'mul_ln75_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 255 [1/2] (2.15ns)   --->   "%layer2_weights_6_load = load i4 %layer2_weights_6_addr" [nn.cpp:75]   --->   Operation 255 'load' 'layer2_weights_6_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 10> <ROM>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln75_51 = sext i9 %layer2_weights_6_load" [nn.cpp:75]   --->   Operation 256 'sext' 'sext_ln75_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 257 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_5)   --->   "%mul_ln75_6 = mul i24 %sext_ln75_51, i24 %sext_ln75_4_cast" [nn.cpp:75]   --->   Operation 257 'mul' 'mul_ln75_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%layer2_weights_7_addr = getelementptr i11 %layer2_weights_7, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 258 'getelementptr' 'layer2_weights_7_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 259 [2/2] (2.15ns)   --->   "%layer2_weights_7_load = load i4 %layer2_weights_7_addr" [nn.cpp:75]   --->   Operation 259 'load' 'layer2_weights_7_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 8 <SV = 7> <Delay = 4.20>
ST_8 : Operation 260 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_3 = add i24 %shl_ln75_3, i24 %mul_ln75_4" [nn.cpp:75]   --->   Operation 260 'add' 'add_ln75_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 261 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_4)   --->   "%mul_ln75_5 = mul i24 %sext_ln75_50, i24 %layer1_output_5_cast_cast" [nn.cpp:75]   --->   Operation 261 'mul' 'mul_ln75_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_3, i32 8, i32 23" [nn.cpp:75]   --->   Operation 262 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 263 [1/1] (0.00ns)   --->   "%shl_ln75_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_4, i8 0" [nn.cpp:75]   --->   Operation 263 'bitconcatenate' 'shl_ln75_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 264 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_4 = add i24 %shl_ln75_4, i24 %mul_ln75_5" [nn.cpp:75]   --->   Operation 264 'add' 'add_ln75_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 265 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_5)   --->   "%mul_ln75_6 = mul i24 %sext_ln75_51, i24 %sext_ln75_4_cast" [nn.cpp:75]   --->   Operation 265 'mul' 'mul_ln75_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 266 [1/2] (2.15ns)   --->   "%layer2_weights_7_load = load i4 %layer2_weights_7_addr" [nn.cpp:75]   --->   Operation 266 'load' 'layer2_weights_7_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln75_52 = sext i11 %layer2_weights_7_load" [nn.cpp:75]   --->   Operation 267 'sext' 'sext_ln75_52' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 268 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_6)   --->   "%mul_ln75_7 = mul i24 %sext_ln75_52, i24 %sext_ln75_5_cast" [nn.cpp:75]   --->   Operation 268 'mul' 'mul_ln75_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%layer2_weights_8_addr = getelementptr i11 %layer2_weights_8, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 269 'getelementptr' 'layer2_weights_8_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 270 [2/2] (2.15ns)   --->   "%layer2_weights_8_load = load i4 %layer2_weights_8_addr" [nn.cpp:75]   --->   Operation 270 'load' 'layer2_weights_8_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 9 <SV = 8> <Delay = 4.20>
ST_9 : Operation 271 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_4 = add i24 %shl_ln75_4, i24 %mul_ln75_5" [nn.cpp:75]   --->   Operation 271 'add' 'add_ln75_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 272 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_5)   --->   "%mul_ln75_6 = mul i24 %sext_ln75_51, i24 %sext_ln75_4_cast" [nn.cpp:75]   --->   Operation 272 'mul' 'mul_ln75_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_4, i32 8, i32 23" [nn.cpp:75]   --->   Operation 273 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 274 [1/1] (0.00ns)   --->   "%shl_ln75_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_5, i8 0" [nn.cpp:75]   --->   Operation 274 'bitconcatenate' 'shl_ln75_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 275 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_5 = add i24 %shl_ln75_5, i24 %mul_ln75_6" [nn.cpp:75]   --->   Operation 275 'add' 'add_ln75_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 276 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_6)   --->   "%mul_ln75_7 = mul i24 %sext_ln75_52, i24 %sext_ln75_5_cast" [nn.cpp:75]   --->   Operation 276 'mul' 'mul_ln75_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 277 [1/2] (2.15ns)   --->   "%layer2_weights_8_load = load i4 %layer2_weights_8_addr" [nn.cpp:75]   --->   Operation 277 'load' 'layer2_weights_8_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i11 %layer2_weights_8_load" [nn.cpp:75]   --->   Operation 278 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 279 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_7)   --->   "%mul_ln75_8 = mul i24 %zext_ln75, i24 %sext_ln75_6_cast" [nn.cpp:75]   --->   Operation 279 'mul' 'mul_ln75_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 280 [1/1] (0.00ns)   --->   "%layer2_weights_9_addr = getelementptr i11 %layer2_weights_9, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 280 'getelementptr' 'layer2_weights_9_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 281 [2/2] (2.15ns)   --->   "%layer2_weights_9_load = load i4 %layer2_weights_9_addr" [nn.cpp:75]   --->   Operation 281 'load' 'layer2_weights_9_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 10 <SV = 9> <Delay = 4.20>
ST_10 : Operation 282 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_5 = add i24 %shl_ln75_5, i24 %mul_ln75_6" [nn.cpp:75]   --->   Operation 282 'add' 'add_ln75_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 283 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_6)   --->   "%mul_ln75_7 = mul i24 %sext_ln75_52, i24 %sext_ln75_5_cast" [nn.cpp:75]   --->   Operation 283 'mul' 'mul_ln75_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_5, i32 8, i32 23" [nn.cpp:75]   --->   Operation 284 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 285 [1/1] (0.00ns)   --->   "%shl_ln75_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_6, i8 0" [nn.cpp:75]   --->   Operation 285 'bitconcatenate' 'shl_ln75_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 286 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_6 = add i24 %shl_ln75_6, i24 %mul_ln75_7" [nn.cpp:75]   --->   Operation 286 'add' 'add_ln75_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 287 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_7)   --->   "%mul_ln75_8 = mul i24 %zext_ln75, i24 %sext_ln75_6_cast" [nn.cpp:75]   --->   Operation 287 'mul' 'mul_ln75_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 288 [1/2] (2.15ns)   --->   "%layer2_weights_9_load = load i4 %layer2_weights_9_addr" [nn.cpp:75]   --->   Operation 288 'load' 'layer2_weights_9_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_10 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln75_53 = sext i11 %layer2_weights_9_load" [nn.cpp:75]   --->   Operation 289 'sext' 'sext_ln75_53' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 290 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_8)   --->   "%mul_ln75_9 = mul i24 %sext_ln75_53, i24 %sext_ln75_7_cast" [nn.cpp:75]   --->   Operation 290 'mul' 'mul_ln75_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 291 [1/1] (0.00ns)   --->   "%layer2_weights_12_addr = getelementptr i12 %layer2_weights_12, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 291 'getelementptr' 'layer2_weights_12_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 292 [2/2] (2.15ns)   --->   "%layer2_weights_12_load = load i4 %layer2_weights_12_addr" [nn.cpp:75]   --->   Operation 292 'load' 'layer2_weights_12_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>

State 11 <SV = 10> <Delay = 4.20>
ST_11 : Operation 293 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_6 = add i24 %shl_ln75_6, i24 %mul_ln75_7" [nn.cpp:75]   --->   Operation 293 'add' 'add_ln75_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 294 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_7)   --->   "%mul_ln75_8 = mul i24 %zext_ln75, i24 %sext_ln75_6_cast" [nn.cpp:75]   --->   Operation 294 'mul' 'mul_ln75_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_6, i32 8, i32 23" [nn.cpp:75]   --->   Operation 295 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 296 [1/1] (0.00ns)   --->   "%shl_ln75_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_7, i8 0" [nn.cpp:75]   --->   Operation 296 'bitconcatenate' 'shl_ln75_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 297 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_7 = add i24 %shl_ln75_7, i24 %mul_ln75_8" [nn.cpp:75]   --->   Operation 297 'add' 'add_ln75_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 298 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_8)   --->   "%mul_ln75_9 = mul i24 %sext_ln75_53, i24 %sext_ln75_7_cast" [nn.cpp:75]   --->   Operation 298 'mul' 'mul_ln75_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 299 [1/2] (2.15ns)   --->   "%layer2_weights_12_load = load i4 %layer2_weights_12_addr" [nn.cpp:75]   --->   Operation 299 'load' 'layer2_weights_12_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>
ST_11 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln75_54 = sext i12 %layer2_weights_12_load" [nn.cpp:75]   --->   Operation 300 'sext' 'sext_ln75_54' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 301 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_9)   --->   "%mul_ln75_10 = mul i24 %sext_ln75_54, i24 %sext_ln75_8_cast" [nn.cpp:75]   --->   Operation 301 'mul' 'mul_ln75_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 302 [1/1] (0.00ns)   --->   "%layer2_weights_13_addr = getelementptr i10 %layer2_weights_13, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 302 'getelementptr' 'layer2_weights_13_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 303 [2/2] (2.15ns)   --->   "%layer2_weights_13_load = load i4 %layer2_weights_13_addr" [nn.cpp:75]   --->   Operation 303 'load' 'layer2_weights_13_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>

State 12 <SV = 11> <Delay = 4.20>
ST_12 : Operation 304 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_7 = add i24 %shl_ln75_7, i24 %mul_ln75_8" [nn.cpp:75]   --->   Operation 304 'add' 'add_ln75_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 305 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_8)   --->   "%mul_ln75_9 = mul i24 %sext_ln75_53, i24 %sext_ln75_7_cast" [nn.cpp:75]   --->   Operation 305 'mul' 'mul_ln75_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_7, i32 8, i32 23" [nn.cpp:75]   --->   Operation 306 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "%shl_ln75_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0" [nn.cpp:75]   --->   Operation 307 'bitconcatenate' 'shl_ln75_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 308 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_8 = add i24 %shl_ln75_8, i24 %mul_ln75_9" [nn.cpp:75]   --->   Operation 308 'add' 'add_ln75_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 309 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_9)   --->   "%mul_ln75_10 = mul i24 %sext_ln75_54, i24 %sext_ln75_8_cast" [nn.cpp:75]   --->   Operation 309 'mul' 'mul_ln75_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 310 [1/2] (2.15ns)   --->   "%layer2_weights_13_load = load i4 %layer2_weights_13_addr" [nn.cpp:75]   --->   Operation 310 'load' 'layer2_weights_13_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_12 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln75_55 = sext i10 %layer2_weights_13_load" [nn.cpp:75]   --->   Operation 311 'sext' 'sext_ln75_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 312 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_10)   --->   "%mul_ln75_11 = mul i24 %sext_ln75_55, i24 %sext_ln75_9_cast" [nn.cpp:75]   --->   Operation 312 'mul' 'mul_ln75_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 313 [1/1] (0.00ns)   --->   "%layer2_weights_14_addr = getelementptr i11 %layer2_weights_14, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 313 'getelementptr' 'layer2_weights_14_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 314 [2/2] (2.15ns)   --->   "%layer2_weights_14_load = load i4 %layer2_weights_14_addr" [nn.cpp:75]   --->   Operation 314 'load' 'layer2_weights_14_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 13 <SV = 12> <Delay = 4.20>
ST_13 : Operation 315 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_8 = add i24 %shl_ln75_8, i24 %mul_ln75_9" [nn.cpp:75]   --->   Operation 315 'add' 'add_ln75_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 316 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_9)   --->   "%mul_ln75_10 = mul i24 %sext_ln75_54, i24 %sext_ln75_8_cast" [nn.cpp:75]   --->   Operation 316 'mul' 'mul_ln75_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_8, i32 8, i32 23" [nn.cpp:75]   --->   Operation 317 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 318 [1/1] (0.00ns)   --->   "%shl_ln75_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0" [nn.cpp:75]   --->   Operation 318 'bitconcatenate' 'shl_ln75_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 319 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_9 = add i24 %shl_ln75_9, i24 %mul_ln75_10" [nn.cpp:75]   --->   Operation 319 'add' 'add_ln75_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 320 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_10)   --->   "%mul_ln75_11 = mul i24 %sext_ln75_55, i24 %sext_ln75_9_cast" [nn.cpp:75]   --->   Operation 320 'mul' 'mul_ln75_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 321 [1/2] (2.15ns)   --->   "%layer2_weights_14_load = load i4 %layer2_weights_14_addr" [nn.cpp:75]   --->   Operation 321 'load' 'layer2_weights_14_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_13 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln75_56 = sext i11 %layer2_weights_14_load" [nn.cpp:75]   --->   Operation 322 'sext' 'sext_ln75_56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 323 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_11)   --->   "%mul_ln75_12 = mul i24 %sext_ln75_56, i24 %sext_ln75_10_cast" [nn.cpp:75]   --->   Operation 323 'mul' 'mul_ln75_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 324 [1/1] (0.00ns)   --->   "%layer2_weights_15_addr = getelementptr i11 %layer2_weights_15, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 324 'getelementptr' 'layer2_weights_15_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 325 [2/2] (2.15ns)   --->   "%layer2_weights_15_load = load i4 %layer2_weights_15_addr" [nn.cpp:75]   --->   Operation 325 'load' 'layer2_weights_15_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 14 <SV = 13> <Delay = 4.20>
ST_14 : Operation 326 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_9 = add i24 %shl_ln75_9, i24 %mul_ln75_10" [nn.cpp:75]   --->   Operation 326 'add' 'add_ln75_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 327 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_10)   --->   "%mul_ln75_11 = mul i24 %sext_ln75_55, i24 %sext_ln75_9_cast" [nn.cpp:75]   --->   Operation 327 'mul' 'mul_ln75_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_9, i32 8, i32 23" [nn.cpp:75]   --->   Operation 328 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 329 [1/1] (0.00ns)   --->   "%shl_ln75_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_10, i8 0" [nn.cpp:75]   --->   Operation 329 'bitconcatenate' 'shl_ln75_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 330 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_10 = add i24 %shl_ln75_s, i24 %mul_ln75_11" [nn.cpp:75]   --->   Operation 330 'add' 'add_ln75_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 331 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_11)   --->   "%mul_ln75_12 = mul i24 %sext_ln75_56, i24 %sext_ln75_10_cast" [nn.cpp:75]   --->   Operation 331 'mul' 'mul_ln75_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 332 [1/2] (2.15ns)   --->   "%layer2_weights_15_load = load i4 %layer2_weights_15_addr" [nn.cpp:75]   --->   Operation 332 'load' 'layer2_weights_15_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_14 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln75_57 = sext i11 %layer2_weights_15_load" [nn.cpp:75]   --->   Operation 333 'sext' 'sext_ln75_57' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 334 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_12)   --->   "%mul_ln75_13 = mul i24 %sext_ln75_57, i24 %sext_ln75_11_cast" [nn.cpp:75]   --->   Operation 334 'mul' 'mul_ln75_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 335 [1/1] (0.00ns)   --->   "%layer2_weights_16_addr = getelementptr i11 %layer2_weights_16, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 335 'getelementptr' 'layer2_weights_16_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 336 [2/2] (2.15ns)   --->   "%layer2_weights_16_load = load i4 %layer2_weights_16_addr" [nn.cpp:75]   --->   Operation 336 'load' 'layer2_weights_16_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 15 <SV = 14> <Delay = 4.20>
ST_15 : Operation 337 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_10 = add i24 %shl_ln75_s, i24 %mul_ln75_11" [nn.cpp:75]   --->   Operation 337 'add' 'add_ln75_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 338 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_11)   --->   "%mul_ln75_12 = mul i24 %sext_ln75_56, i24 %sext_ln75_10_cast" [nn.cpp:75]   --->   Operation 338 'mul' 'mul_ln75_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_10, i32 8, i32 23" [nn.cpp:75]   --->   Operation 339 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 340 [1/1] (0.00ns)   --->   "%shl_ln75_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_11, i8 0" [nn.cpp:75]   --->   Operation 340 'bitconcatenate' 'shl_ln75_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 341 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_11 = add i24 %shl_ln75_10, i24 %mul_ln75_12" [nn.cpp:75]   --->   Operation 341 'add' 'add_ln75_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 342 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_12)   --->   "%mul_ln75_13 = mul i24 %sext_ln75_57, i24 %sext_ln75_11_cast" [nn.cpp:75]   --->   Operation 342 'mul' 'mul_ln75_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 343 [1/2] (2.15ns)   --->   "%layer2_weights_16_load = load i4 %layer2_weights_16_addr" [nn.cpp:75]   --->   Operation 343 'load' 'layer2_weights_16_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_15 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln75_58 = sext i11 %layer2_weights_16_load" [nn.cpp:75]   --->   Operation 344 'sext' 'sext_ln75_58' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 345 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_13)   --->   "%mul_ln75_14 = mul i24 %sext_ln75_58, i24 %sext_ln75_12_cast" [nn.cpp:75]   --->   Operation 345 'mul' 'mul_ln75_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 346 [1/1] (0.00ns)   --->   "%layer2_weights_18_addr = getelementptr i12 %layer2_weights_18, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 346 'getelementptr' 'layer2_weights_18_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 347 [2/2] (2.15ns)   --->   "%layer2_weights_18_load = load i4 %layer2_weights_18_addr" [nn.cpp:75]   --->   Operation 347 'load' 'layer2_weights_18_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>

State 16 <SV = 15> <Delay = 4.20>
ST_16 : Operation 348 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_11 = add i24 %shl_ln75_10, i24 %mul_ln75_12" [nn.cpp:75]   --->   Operation 348 'add' 'add_ln75_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 349 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_12)   --->   "%mul_ln75_13 = mul i24 %sext_ln75_57, i24 %sext_ln75_11_cast" [nn.cpp:75]   --->   Operation 349 'mul' 'mul_ln75_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_11, i32 8, i32 23" [nn.cpp:75]   --->   Operation 350 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 351 [1/1] (0.00ns)   --->   "%shl_ln75_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0" [nn.cpp:75]   --->   Operation 351 'bitconcatenate' 'shl_ln75_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 352 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_12 = add i24 %shl_ln75_11, i24 %mul_ln75_13" [nn.cpp:75]   --->   Operation 352 'add' 'add_ln75_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 353 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_13)   --->   "%mul_ln75_14 = mul i24 %sext_ln75_58, i24 %sext_ln75_12_cast" [nn.cpp:75]   --->   Operation 353 'mul' 'mul_ln75_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 354 [1/2] (2.15ns)   --->   "%layer2_weights_18_load = load i4 %layer2_weights_18_addr" [nn.cpp:75]   --->   Operation 354 'load' 'layer2_weights_18_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>
ST_16 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln75_59 = sext i12 %layer2_weights_18_load" [nn.cpp:75]   --->   Operation 355 'sext' 'sext_ln75_59' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 356 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_14)   --->   "%mul_ln75_15 = mul i24 %sext_ln75_59, i24 %sext_ln75_13_cast" [nn.cpp:75]   --->   Operation 356 'mul' 'mul_ln75_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 357 [1/1] (0.00ns)   --->   "%layer2_weights_20_addr = getelementptr i10 %layer2_weights_20, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 357 'getelementptr' 'layer2_weights_20_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 358 [2/2] (2.15ns)   --->   "%layer2_weights_20_load = load i4 %layer2_weights_20_addr" [nn.cpp:75]   --->   Operation 358 'load' 'layer2_weights_20_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>

State 17 <SV = 16> <Delay = 4.20>
ST_17 : Operation 359 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_12 = add i24 %shl_ln75_11, i24 %mul_ln75_13" [nn.cpp:75]   --->   Operation 359 'add' 'add_ln75_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 360 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_13)   --->   "%mul_ln75_14 = mul i24 %sext_ln75_58, i24 %sext_ln75_12_cast" [nn.cpp:75]   --->   Operation 360 'mul' 'mul_ln75_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_12, i32 8, i32 23" [nn.cpp:75]   --->   Operation 361 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 362 [1/1] (0.00ns)   --->   "%shl_ln75_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_13, i8 0" [nn.cpp:75]   --->   Operation 362 'bitconcatenate' 'shl_ln75_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 363 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_13 = add i24 %shl_ln75_12, i24 %mul_ln75_14" [nn.cpp:75]   --->   Operation 363 'add' 'add_ln75_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 364 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_14)   --->   "%mul_ln75_15 = mul i24 %sext_ln75_59, i24 %sext_ln75_13_cast" [nn.cpp:75]   --->   Operation 364 'mul' 'mul_ln75_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 365 [1/2] (2.15ns)   --->   "%layer2_weights_20_load = load i4 %layer2_weights_20_addr" [nn.cpp:75]   --->   Operation 365 'load' 'layer2_weights_20_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_17 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln75_60 = sext i10 %layer2_weights_20_load" [nn.cpp:75]   --->   Operation 366 'sext' 'sext_ln75_60' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 367 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_15)   --->   "%mul_ln75_16 = mul i24 %sext_ln75_60, i24 %sext_ln75_14_cast" [nn.cpp:75]   --->   Operation 367 'mul' 'mul_ln75_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 368 [1/1] (0.00ns)   --->   "%layer2_weights_21_addr = getelementptr i10 %layer2_weights_21, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 368 'getelementptr' 'layer2_weights_21_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 369 [2/2] (2.15ns)   --->   "%layer2_weights_21_load = load i4 %layer2_weights_21_addr" [nn.cpp:75]   --->   Operation 369 'load' 'layer2_weights_21_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>

State 18 <SV = 17> <Delay = 4.20>
ST_18 : Operation 370 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_13 = add i24 %shl_ln75_12, i24 %mul_ln75_14" [nn.cpp:75]   --->   Operation 370 'add' 'add_ln75_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 371 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_14)   --->   "%mul_ln75_15 = mul i24 %sext_ln75_59, i24 %sext_ln75_13_cast" [nn.cpp:75]   --->   Operation 371 'mul' 'mul_ln75_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_13, i32 8, i32 23" [nn.cpp:75]   --->   Operation 372 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 373 [1/1] (0.00ns)   --->   "%shl_ln75_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_14, i8 0" [nn.cpp:75]   --->   Operation 373 'bitconcatenate' 'shl_ln75_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 374 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_14 = add i24 %shl_ln75_13, i24 %mul_ln75_15" [nn.cpp:75]   --->   Operation 374 'add' 'add_ln75_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 375 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_15)   --->   "%mul_ln75_16 = mul i24 %sext_ln75_60, i24 %sext_ln75_14_cast" [nn.cpp:75]   --->   Operation 375 'mul' 'mul_ln75_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 376 [1/2] (2.15ns)   --->   "%layer2_weights_21_load = load i4 %layer2_weights_21_addr" [nn.cpp:75]   --->   Operation 376 'load' 'layer2_weights_21_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_18 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i10 %layer2_weights_21_load" [nn.cpp:75]   --->   Operation 377 'zext' 'zext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 378 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_16)   --->   "%mul_ln75_17 = mul i24 %zext_ln75_1, i24 %sext_ln75_15_cast" [nn.cpp:75]   --->   Operation 378 'mul' 'mul_ln75_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 379 [1/1] (0.00ns)   --->   "%layer2_weights_22_addr = getelementptr i6 %layer2_weights_22, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 379 'getelementptr' 'layer2_weights_22_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 380 [2/2] (2.15ns)   --->   "%layer2_weights_22_load = load i4 %layer2_weights_22_addr" [nn.cpp:75]   --->   Operation 380 'load' 'layer2_weights_22_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 10> <ROM>

State 19 <SV = 18> <Delay = 4.20>
ST_19 : Operation 381 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_14 = add i24 %shl_ln75_13, i24 %mul_ln75_15" [nn.cpp:75]   --->   Operation 381 'add' 'add_ln75_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 382 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_15)   --->   "%mul_ln75_16 = mul i24 %sext_ln75_60, i24 %sext_ln75_14_cast" [nn.cpp:75]   --->   Operation 382 'mul' 'mul_ln75_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_14, i32 8, i32 23" [nn.cpp:75]   --->   Operation 383 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 384 [1/1] (0.00ns)   --->   "%shl_ln75_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_15, i8 0" [nn.cpp:75]   --->   Operation 384 'bitconcatenate' 'shl_ln75_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 385 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_15 = add i24 %shl_ln75_14, i24 %mul_ln75_16" [nn.cpp:75]   --->   Operation 385 'add' 'add_ln75_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 386 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_16)   --->   "%mul_ln75_17 = mul i24 %zext_ln75_1, i24 %sext_ln75_15_cast" [nn.cpp:75]   --->   Operation 386 'mul' 'mul_ln75_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 387 [1/2] (2.15ns)   --->   "%layer2_weights_22_load = load i4 %layer2_weights_22_addr" [nn.cpp:75]   --->   Operation 387 'load' 'layer2_weights_22_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 10> <ROM>
ST_19 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln75_61 = sext i6 %layer2_weights_22_load" [nn.cpp:75]   --->   Operation 388 'sext' 'sext_ln75_61' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 389 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_17)   --->   "%mul_ln75_18 = mul i22 %sext_ln75_61, i22 %layer1_output_18_cast_cast" [nn.cpp:75]   --->   Operation 389 'mul' 'mul_ln75_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 390 [1/1] (0.00ns)   --->   "%layer2_weights_23_addr = getelementptr i11 %layer2_weights_23, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 390 'getelementptr' 'layer2_weights_23_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 391 [2/2] (2.15ns)   --->   "%layer2_weights_23_load = load i4 %layer2_weights_23_addr" [nn.cpp:75]   --->   Operation 391 'load' 'layer2_weights_23_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 20 <SV = 19> <Delay = 4.20>
ST_20 : Operation 392 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_15 = add i24 %shl_ln75_14, i24 %mul_ln75_16" [nn.cpp:75]   --->   Operation 392 'add' 'add_ln75_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 393 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_16)   --->   "%mul_ln75_17 = mul i24 %zext_ln75_1, i24 %sext_ln75_15_cast" [nn.cpp:75]   --->   Operation 393 'mul' 'mul_ln75_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_15, i32 8, i32 23" [nn.cpp:75]   --->   Operation 394 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 395 [1/1] (0.00ns)   --->   "%shl_ln75_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_16, i8 0" [nn.cpp:75]   --->   Operation 395 'bitconcatenate' 'shl_ln75_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 396 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_16 = add i24 %shl_ln75_15, i24 %mul_ln75_17" [nn.cpp:75]   --->   Operation 396 'add' 'add_ln75_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 397 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_17)   --->   "%mul_ln75_18 = mul i22 %sext_ln75_61, i22 %layer1_output_18_cast_cast" [nn.cpp:75]   --->   Operation 397 'mul' 'mul_ln75_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 398 [1/2] (2.15ns)   --->   "%layer2_weights_23_load = load i4 %layer2_weights_23_addr" [nn.cpp:75]   --->   Operation 398 'load' 'layer2_weights_23_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_20 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i11 %layer2_weights_23_load" [nn.cpp:75]   --->   Operation 399 'zext' 'zext_ln75_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 400 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_18)   --->   "%mul_ln75_19 = mul i24 %zext_ln75_2, i24 %sext_ln75_16_cast" [nn.cpp:75]   --->   Operation 400 'mul' 'mul_ln75_19' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 401 [1/1] (0.00ns)   --->   "%layer2_weights_25_addr = getelementptr i11 %layer2_weights_25, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 401 'getelementptr' 'layer2_weights_25_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 402 [2/2] (2.15ns)   --->   "%layer2_weights_25_load = load i4 %layer2_weights_25_addr" [nn.cpp:75]   --->   Operation 402 'load' 'layer2_weights_25_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 21 <SV = 20> <Delay = 4.20>
ST_21 : Operation 403 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_16 = add i24 %shl_ln75_15, i24 %mul_ln75_17" [nn.cpp:75]   --->   Operation 403 'add' 'add_ln75_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 404 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_17)   --->   "%mul_ln75_18 = mul i22 %sext_ln75_61, i22 %layer1_output_18_cast_cast" [nn.cpp:75]   --->   Operation 404 'mul' 'mul_ln75_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_16, i32 8, i32 23" [nn.cpp:75]   --->   Operation 405 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 406 [1/1] (0.00ns)   --->   "%shl_ln75_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_17, i8 0" [nn.cpp:75]   --->   Operation 406 'bitconcatenate' 'shl_ln75_16' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 407 [1/1] (0.00ns) (grouped into DSP with root node add_ln75_17)   --->   "%sext_ln75_62 = sext i22 %mul_ln75_18" [nn.cpp:75]   --->   Operation 407 'sext' 'sext_ln75_62' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 408 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_17 = add i24 %shl_ln75_16, i24 %sext_ln75_62" [nn.cpp:75]   --->   Operation 408 'add' 'add_ln75_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 409 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_18)   --->   "%mul_ln75_19 = mul i24 %zext_ln75_2, i24 %sext_ln75_16_cast" [nn.cpp:75]   --->   Operation 409 'mul' 'mul_ln75_19' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 410 [1/2] (2.15ns)   --->   "%layer2_weights_25_load = load i4 %layer2_weights_25_addr" [nn.cpp:75]   --->   Operation 410 'load' 'layer2_weights_25_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_21 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln75_63 = sext i11 %layer2_weights_25_load" [nn.cpp:75]   --->   Operation 411 'sext' 'sext_ln75_63' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 412 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_19)   --->   "%mul_ln75_20 = mul i24 %sext_ln75_63, i24 %sext_ln75_17_cast" [nn.cpp:75]   --->   Operation 412 'mul' 'mul_ln75_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 413 [1/1] (0.00ns)   --->   "%layer2_weights_26_addr = getelementptr i11 %layer2_weights_26, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 413 'getelementptr' 'layer2_weights_26_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 414 [2/2] (2.15ns)   --->   "%layer2_weights_26_load = load i4 %layer2_weights_26_addr" [nn.cpp:75]   --->   Operation 414 'load' 'layer2_weights_26_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 22 <SV = 21> <Delay = 4.20>
ST_22 : Operation 415 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_17 = add i24 %shl_ln75_16, i24 %sext_ln75_62" [nn.cpp:75]   --->   Operation 415 'add' 'add_ln75_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 416 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_18)   --->   "%mul_ln75_19 = mul i24 %zext_ln75_2, i24 %sext_ln75_16_cast" [nn.cpp:75]   --->   Operation 416 'mul' 'mul_ln75_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_17, i32 8, i32 23" [nn.cpp:75]   --->   Operation 417 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 418 [1/1] (0.00ns)   --->   "%shl_ln75_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_18, i8 0" [nn.cpp:75]   --->   Operation 418 'bitconcatenate' 'shl_ln75_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 419 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_18 = add i24 %shl_ln75_17, i24 %mul_ln75_19" [nn.cpp:75]   --->   Operation 419 'add' 'add_ln75_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 420 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_19)   --->   "%mul_ln75_20 = mul i24 %sext_ln75_63, i24 %sext_ln75_17_cast" [nn.cpp:75]   --->   Operation 420 'mul' 'mul_ln75_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 421 [1/2] (2.15ns)   --->   "%layer2_weights_26_load = load i4 %layer2_weights_26_addr" [nn.cpp:75]   --->   Operation 421 'load' 'layer2_weights_26_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_22 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln75_64 = sext i11 %layer2_weights_26_load" [nn.cpp:75]   --->   Operation 422 'sext' 'sext_ln75_64' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 423 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_20)   --->   "%mul_ln75_21 = mul i24 %sext_ln75_64, i24 %sext_ln75_18_cast" [nn.cpp:75]   --->   Operation 423 'mul' 'mul_ln75_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 424 [1/1] (0.00ns)   --->   "%layer2_weights_27_addr = getelementptr i8 %layer2_weights_27, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 424 'getelementptr' 'layer2_weights_27_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 425 [2/2] (2.15ns)   --->   "%layer2_weights_27_load = load i4 %layer2_weights_27_addr" [nn.cpp:75]   --->   Operation 425 'load' 'layer2_weights_27_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 23 <SV = 22> <Delay = 4.20>
ST_23 : Operation 426 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_18 = add i24 %shl_ln75_17, i24 %mul_ln75_19" [nn.cpp:75]   --->   Operation 426 'add' 'add_ln75_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 427 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_19)   --->   "%mul_ln75_20 = mul i24 %sext_ln75_63, i24 %sext_ln75_17_cast" [nn.cpp:75]   --->   Operation 427 'mul' 'mul_ln75_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_18, i32 8, i32 23" [nn.cpp:75]   --->   Operation 428 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 429 [1/1] (0.00ns)   --->   "%shl_ln75_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_19, i8 0" [nn.cpp:75]   --->   Operation 429 'bitconcatenate' 'shl_ln75_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 430 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_19 = add i24 %shl_ln75_18, i24 %mul_ln75_20" [nn.cpp:75]   --->   Operation 430 'add' 'add_ln75_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 431 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_20)   --->   "%mul_ln75_21 = mul i24 %sext_ln75_64, i24 %sext_ln75_18_cast" [nn.cpp:75]   --->   Operation 431 'mul' 'mul_ln75_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 432 [1/2] (2.15ns)   --->   "%layer2_weights_27_load = load i4 %layer2_weights_27_addr" [nn.cpp:75]   --->   Operation 432 'load' 'layer2_weights_27_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_23 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln75_65 = sext i8 %layer2_weights_27_load" [nn.cpp:75]   --->   Operation 433 'sext' 'sext_ln75_65' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 434 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_21)   --->   "%mul_ln75_22 = mul i24 %sext_ln75_65, i24 %layer1_output_22_cast_cast" [nn.cpp:75]   --->   Operation 434 'mul' 'mul_ln75_22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 435 [1/1] (0.00ns)   --->   "%layer2_weights_28_addr = getelementptr i7 %layer2_weights_28, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 435 'getelementptr' 'layer2_weights_28_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 436 [2/2] (2.15ns)   --->   "%layer2_weights_28_load = load i4 %layer2_weights_28_addr" [nn.cpp:75]   --->   Operation 436 'load' 'layer2_weights_28_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>

State 24 <SV = 23> <Delay = 4.20>
ST_24 : Operation 437 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_19 = add i24 %shl_ln75_18, i24 %mul_ln75_20" [nn.cpp:75]   --->   Operation 437 'add' 'add_ln75_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 438 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_20)   --->   "%mul_ln75_21 = mul i24 %sext_ln75_64, i24 %sext_ln75_18_cast" [nn.cpp:75]   --->   Operation 438 'mul' 'mul_ln75_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_19, i32 8, i32 23" [nn.cpp:75]   --->   Operation 439 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 440 [1/1] (0.00ns)   --->   "%shl_ln75_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_20, i8 0" [nn.cpp:75]   --->   Operation 440 'bitconcatenate' 'shl_ln75_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 441 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_20 = add i24 %shl_ln75_19, i24 %mul_ln75_21" [nn.cpp:75]   --->   Operation 441 'add' 'add_ln75_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 442 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_21)   --->   "%mul_ln75_22 = mul i24 %sext_ln75_65, i24 %layer1_output_22_cast_cast" [nn.cpp:75]   --->   Operation 442 'mul' 'mul_ln75_22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 443 [1/2] (2.15ns)   --->   "%layer2_weights_28_load = load i4 %layer2_weights_28_addr" [nn.cpp:75]   --->   Operation 443 'load' 'layer2_weights_28_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>
ST_24 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln75_66 = sext i7 %layer2_weights_28_load" [nn.cpp:75]   --->   Operation 444 'sext' 'sext_ln75_66' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 445 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_22)   --->   "%mul_ln75_23 = mul i23 %sext_ln75_66, i23 %layer1_output_23_cast_cast" [nn.cpp:75]   --->   Operation 445 'mul' 'mul_ln75_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 446 [1/1] (0.00ns)   --->   "%layer2_weights_29_addr = getelementptr i11 %layer2_weights_29, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 446 'getelementptr' 'layer2_weights_29_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 447 [2/2] (2.15ns)   --->   "%layer2_weights_29_load = load i4 %layer2_weights_29_addr" [nn.cpp:75]   --->   Operation 447 'load' 'layer2_weights_29_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 25 <SV = 24> <Delay = 4.20>
ST_25 : Operation 448 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_20 = add i24 %shl_ln75_19, i24 %mul_ln75_21" [nn.cpp:75]   --->   Operation 448 'add' 'add_ln75_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 449 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_21)   --->   "%mul_ln75_22 = mul i24 %sext_ln75_65, i24 %layer1_output_22_cast_cast" [nn.cpp:75]   --->   Operation 449 'mul' 'mul_ln75_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_20, i32 8, i32 23" [nn.cpp:75]   --->   Operation 450 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 451 [1/1] (0.00ns)   --->   "%shl_ln75_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_21, i8 0" [nn.cpp:75]   --->   Operation 451 'bitconcatenate' 'shl_ln75_20' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 452 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_21 = add i24 %shl_ln75_20, i24 %mul_ln75_22" [nn.cpp:75]   --->   Operation 452 'add' 'add_ln75_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 453 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_22)   --->   "%mul_ln75_23 = mul i23 %sext_ln75_66, i23 %layer1_output_23_cast_cast" [nn.cpp:75]   --->   Operation 453 'mul' 'mul_ln75_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 454 [1/2] (2.15ns)   --->   "%layer2_weights_29_load = load i4 %layer2_weights_29_addr" [nn.cpp:75]   --->   Operation 454 'load' 'layer2_weights_29_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_25 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln75_68 = sext i11 %layer2_weights_29_load" [nn.cpp:75]   --->   Operation 455 'sext' 'sext_ln75_68' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 456 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_23)   --->   "%mul_ln75_24 = mul i24 %sext_ln75_68, i24 %sext_ln75_19_cast" [nn.cpp:75]   --->   Operation 456 'mul' 'mul_ln75_24' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 457 [1/1] (0.00ns)   --->   "%layer2_weights_30_addr = getelementptr i12 %layer2_weights_30, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 457 'getelementptr' 'layer2_weights_30_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 458 [2/2] (2.15ns)   --->   "%layer2_weights_30_load = load i4 %layer2_weights_30_addr" [nn.cpp:75]   --->   Operation 458 'load' 'layer2_weights_30_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>

State 26 <SV = 25> <Delay = 4.20>
ST_26 : Operation 459 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_21 = add i24 %shl_ln75_20, i24 %mul_ln75_22" [nn.cpp:75]   --->   Operation 459 'add' 'add_ln75_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 460 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_22)   --->   "%mul_ln75_23 = mul i23 %sext_ln75_66, i23 %layer1_output_23_cast_cast" [nn.cpp:75]   --->   Operation 460 'mul' 'mul_ln75_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_21, i32 8, i32 23" [nn.cpp:75]   --->   Operation 461 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 462 [1/1] (0.00ns)   --->   "%shl_ln75_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_22, i8 0" [nn.cpp:75]   --->   Operation 462 'bitconcatenate' 'shl_ln75_21' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 463 [1/1] (0.00ns) (grouped into DSP with root node add_ln75_22)   --->   "%sext_ln75_67 = sext i23 %mul_ln75_23" [nn.cpp:75]   --->   Operation 463 'sext' 'sext_ln75_67' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 464 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_22 = add i24 %shl_ln75_21, i24 %sext_ln75_67" [nn.cpp:75]   --->   Operation 464 'add' 'add_ln75_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 465 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_23)   --->   "%mul_ln75_24 = mul i24 %sext_ln75_68, i24 %sext_ln75_19_cast" [nn.cpp:75]   --->   Operation 465 'mul' 'mul_ln75_24' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 466 [1/2] (2.15ns)   --->   "%layer2_weights_30_load = load i4 %layer2_weights_30_addr" [nn.cpp:75]   --->   Operation 466 'load' 'layer2_weights_30_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>
ST_26 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln75_69 = sext i12 %layer2_weights_30_load" [nn.cpp:75]   --->   Operation 467 'sext' 'sext_ln75_69' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 468 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_24)   --->   "%mul_ln75_25 = mul i24 %sext_ln75_69, i24 %sext_ln75_20_cast" [nn.cpp:75]   --->   Operation 468 'mul' 'mul_ln75_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 469 [1/1] (0.00ns)   --->   "%layer2_weights_31_addr = getelementptr i8 %layer2_weights_31, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 469 'getelementptr' 'layer2_weights_31_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 470 [2/2] (2.15ns)   --->   "%layer2_weights_31_load = load i4 %layer2_weights_31_addr" [nn.cpp:75]   --->   Operation 470 'load' 'layer2_weights_31_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 27 <SV = 26> <Delay = 4.20>
ST_27 : Operation 471 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_22 = add i24 %shl_ln75_21, i24 %sext_ln75_67" [nn.cpp:75]   --->   Operation 471 'add' 'add_ln75_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 472 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_23)   --->   "%mul_ln75_24 = mul i24 %sext_ln75_68, i24 %sext_ln75_19_cast" [nn.cpp:75]   --->   Operation 472 'mul' 'mul_ln75_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_22, i32 8, i32 23" [nn.cpp:75]   --->   Operation 473 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 474 [1/1] (0.00ns)   --->   "%shl_ln75_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_23, i8 0" [nn.cpp:75]   --->   Operation 474 'bitconcatenate' 'shl_ln75_22' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 475 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_23 = add i24 %shl_ln75_22, i24 %mul_ln75_24" [nn.cpp:75]   --->   Operation 475 'add' 'add_ln75_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 476 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_24)   --->   "%mul_ln75_25 = mul i24 %sext_ln75_69, i24 %sext_ln75_20_cast" [nn.cpp:75]   --->   Operation 476 'mul' 'mul_ln75_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 477 [1/2] (2.15ns)   --->   "%layer2_weights_31_load = load i4 %layer2_weights_31_addr" [nn.cpp:75]   --->   Operation 477 'load' 'layer2_weights_31_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln75_70 = sext i8 %layer2_weights_31_load" [nn.cpp:75]   --->   Operation 478 'sext' 'sext_ln75_70' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 479 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_25)   --->   "%mul_ln75_26 = mul i24 %sext_ln75_70, i24 %layer1_output_26_cast_cast" [nn.cpp:75]   --->   Operation 479 'mul' 'mul_ln75_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 480 [1/1] (0.00ns)   --->   "%layer2_weights_32_addr = getelementptr i11 %layer2_weights_32, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 480 'getelementptr' 'layer2_weights_32_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 481 [2/2] (2.15ns)   --->   "%layer2_weights_32_load = load i4 %layer2_weights_32_addr" [nn.cpp:75]   --->   Operation 481 'load' 'layer2_weights_32_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 28 <SV = 27> <Delay = 4.20>
ST_28 : Operation 482 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_23 = add i24 %shl_ln75_22, i24 %mul_ln75_24" [nn.cpp:75]   --->   Operation 482 'add' 'add_ln75_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 483 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_24)   --->   "%mul_ln75_25 = mul i24 %sext_ln75_69, i24 %sext_ln75_20_cast" [nn.cpp:75]   --->   Operation 483 'mul' 'mul_ln75_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_23, i32 8, i32 23" [nn.cpp:75]   --->   Operation 484 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 485 [1/1] (0.00ns)   --->   "%shl_ln75_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_24, i8 0" [nn.cpp:75]   --->   Operation 485 'bitconcatenate' 'shl_ln75_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 486 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_24 = add i24 %shl_ln75_23, i24 %mul_ln75_25" [nn.cpp:75]   --->   Operation 486 'add' 'add_ln75_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 487 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_25)   --->   "%mul_ln75_26 = mul i24 %sext_ln75_70, i24 %layer1_output_26_cast_cast" [nn.cpp:75]   --->   Operation 487 'mul' 'mul_ln75_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 488 [1/2] (2.15ns)   --->   "%layer2_weights_32_load = load i4 %layer2_weights_32_addr" [nn.cpp:75]   --->   Operation 488 'load' 'layer2_weights_32_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_28 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln75_71 = sext i11 %layer2_weights_32_load" [nn.cpp:75]   --->   Operation 489 'sext' 'sext_ln75_71' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 490 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_26)   --->   "%mul_ln75_27 = mul i24 %sext_ln75_71, i24 %sext_ln75_21_cast" [nn.cpp:75]   --->   Operation 490 'mul' 'mul_ln75_27' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 491 [1/1] (0.00ns)   --->   "%layer2_weights_33_addr = getelementptr i12 %layer2_weights_33, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 491 'getelementptr' 'layer2_weights_33_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 492 [2/2] (2.15ns)   --->   "%layer2_weights_33_load = load i4 %layer2_weights_33_addr" [nn.cpp:75]   --->   Operation 492 'load' 'layer2_weights_33_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>

State 29 <SV = 28> <Delay = 4.20>
ST_29 : Operation 493 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_24 = add i24 %shl_ln75_23, i24 %mul_ln75_25" [nn.cpp:75]   --->   Operation 493 'add' 'add_ln75_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 494 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_25)   --->   "%mul_ln75_26 = mul i24 %sext_ln75_70, i24 %layer1_output_26_cast_cast" [nn.cpp:75]   --->   Operation 494 'mul' 'mul_ln75_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_24, i32 8, i32 23" [nn.cpp:75]   --->   Operation 495 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 496 [1/1] (0.00ns)   --->   "%shl_ln75_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_25, i8 0" [nn.cpp:75]   --->   Operation 496 'bitconcatenate' 'shl_ln75_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 497 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_25 = add i24 %shl_ln75_24, i24 %mul_ln75_26" [nn.cpp:75]   --->   Operation 497 'add' 'add_ln75_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 498 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_26)   --->   "%mul_ln75_27 = mul i24 %sext_ln75_71, i24 %sext_ln75_21_cast" [nn.cpp:75]   --->   Operation 498 'mul' 'mul_ln75_27' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 499 [1/2] (2.15ns)   --->   "%layer2_weights_33_load = load i4 %layer2_weights_33_addr" [nn.cpp:75]   --->   Operation 499 'load' 'layer2_weights_33_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>
ST_29 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln75_72 = sext i12 %layer2_weights_33_load" [nn.cpp:75]   --->   Operation 500 'sext' 'sext_ln75_72' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 501 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_27)   --->   "%mul_ln75_28 = mul i24 %sext_ln75_72, i24 %sext_ln75_22_cast" [nn.cpp:75]   --->   Operation 501 'mul' 'mul_ln75_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 502 [1/1] (0.00ns)   --->   "%layer2_weights_34_addr = getelementptr i10 %layer2_weights_34, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 502 'getelementptr' 'layer2_weights_34_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 503 [2/2] (2.15ns)   --->   "%layer2_weights_34_load = load i4 %layer2_weights_34_addr" [nn.cpp:75]   --->   Operation 503 'load' 'layer2_weights_34_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>

State 30 <SV = 29> <Delay = 4.20>
ST_30 : Operation 504 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_25 = add i24 %shl_ln75_24, i24 %mul_ln75_26" [nn.cpp:75]   --->   Operation 504 'add' 'add_ln75_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 505 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_26)   --->   "%mul_ln75_27 = mul i24 %sext_ln75_71, i24 %sext_ln75_21_cast" [nn.cpp:75]   --->   Operation 505 'mul' 'mul_ln75_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_25, i32 8, i32 23" [nn.cpp:75]   --->   Operation 506 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 507 [1/1] (0.00ns)   --->   "%shl_ln75_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_26, i8 0" [nn.cpp:75]   --->   Operation 507 'bitconcatenate' 'shl_ln75_25' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 508 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_26 = add i24 %shl_ln75_25, i24 %mul_ln75_27" [nn.cpp:75]   --->   Operation 508 'add' 'add_ln75_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 509 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_27)   --->   "%mul_ln75_28 = mul i24 %sext_ln75_72, i24 %sext_ln75_22_cast" [nn.cpp:75]   --->   Operation 509 'mul' 'mul_ln75_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 510 [1/2] (2.15ns)   --->   "%layer2_weights_34_load = load i4 %layer2_weights_34_addr" [nn.cpp:75]   --->   Operation 510 'load' 'layer2_weights_34_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_30 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln75_73 = sext i10 %layer2_weights_34_load" [nn.cpp:75]   --->   Operation 511 'sext' 'sext_ln75_73' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 512 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_28)   --->   "%mul_ln75_29 = mul i24 %sext_ln75_73, i24 %sext_ln75_23_cast" [nn.cpp:75]   --->   Operation 512 'mul' 'mul_ln75_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 513 [1/1] (0.00ns)   --->   "%layer2_weights_35_addr = getelementptr i9 %layer2_weights_35, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 513 'getelementptr' 'layer2_weights_35_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 514 [2/2] (2.15ns)   --->   "%layer2_weights_35_load = load i4 %layer2_weights_35_addr" [nn.cpp:75]   --->   Operation 514 'load' 'layer2_weights_35_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 10> <ROM>

State 31 <SV = 30> <Delay = 4.20>
ST_31 : Operation 515 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_26 = add i24 %shl_ln75_25, i24 %mul_ln75_27" [nn.cpp:75]   --->   Operation 515 'add' 'add_ln75_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 516 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_27)   --->   "%mul_ln75_28 = mul i24 %sext_ln75_72, i24 %sext_ln75_22_cast" [nn.cpp:75]   --->   Operation 516 'mul' 'mul_ln75_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_26, i32 8, i32 23" [nn.cpp:75]   --->   Operation 517 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 518 [1/1] (0.00ns)   --->   "%shl_ln75_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_27, i8 0" [nn.cpp:75]   --->   Operation 518 'bitconcatenate' 'shl_ln75_26' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 519 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_27 = add i24 %shl_ln75_26, i24 %mul_ln75_28" [nn.cpp:75]   --->   Operation 519 'add' 'add_ln75_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 520 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_28)   --->   "%mul_ln75_29 = mul i24 %sext_ln75_73, i24 %sext_ln75_23_cast" [nn.cpp:75]   --->   Operation 520 'mul' 'mul_ln75_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 521 [1/2] (2.15ns)   --->   "%layer2_weights_35_load = load i4 %layer2_weights_35_addr" [nn.cpp:75]   --->   Operation 521 'load' 'layer2_weights_35_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 10> <ROM>
ST_31 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln75_74 = sext i9 %layer2_weights_35_load" [nn.cpp:75]   --->   Operation 522 'sext' 'sext_ln75_74' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln75_3 = zext i10 %sext_ln75_74" [nn.cpp:75]   --->   Operation 523 'zext' 'zext_ln75_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 524 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_29)   --->   "%mul_ln75_30 = mul i24 %zext_ln75_3, i24 %sext_ln75_24_cast" [nn.cpp:75]   --->   Operation 524 'mul' 'mul_ln75_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 525 [1/1] (0.00ns)   --->   "%layer2_weights_36_addr = getelementptr i12 %layer2_weights_36, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 525 'getelementptr' 'layer2_weights_36_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 526 [2/2] (2.15ns)   --->   "%layer2_weights_36_load = load i4 %layer2_weights_36_addr" [nn.cpp:75]   --->   Operation 526 'load' 'layer2_weights_36_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>

State 32 <SV = 31> <Delay = 4.20>
ST_32 : Operation 527 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_27 = add i24 %shl_ln75_26, i24 %mul_ln75_28" [nn.cpp:75]   --->   Operation 527 'add' 'add_ln75_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 528 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_28)   --->   "%mul_ln75_29 = mul i24 %sext_ln75_73, i24 %sext_ln75_23_cast" [nn.cpp:75]   --->   Operation 528 'mul' 'mul_ln75_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_27, i32 8, i32 23" [nn.cpp:75]   --->   Operation 529 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 530 [1/1] (0.00ns)   --->   "%shl_ln75_27 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_28, i8 0" [nn.cpp:75]   --->   Operation 530 'bitconcatenate' 'shl_ln75_27' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 531 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_28 = add i24 %shl_ln75_27, i24 %mul_ln75_29" [nn.cpp:75]   --->   Operation 531 'add' 'add_ln75_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 532 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_29)   --->   "%mul_ln75_30 = mul i24 %zext_ln75_3, i24 %sext_ln75_24_cast" [nn.cpp:75]   --->   Operation 532 'mul' 'mul_ln75_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 533 [1/2] (2.15ns)   --->   "%layer2_weights_36_load = load i4 %layer2_weights_36_addr" [nn.cpp:75]   --->   Operation 533 'load' 'layer2_weights_36_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>
ST_32 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln75_75 = sext i12 %layer2_weights_36_load" [nn.cpp:75]   --->   Operation 534 'sext' 'sext_ln75_75' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 535 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_30)   --->   "%mul_ln75_31 = mul i24 %sext_ln75_75, i24 %sext_ln75_25_cast" [nn.cpp:75]   --->   Operation 535 'mul' 'mul_ln75_31' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 536 [1/1] (0.00ns)   --->   "%layer2_weights_37_addr = getelementptr i13 %layer2_weights_37, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 536 'getelementptr' 'layer2_weights_37_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 537 [2/2] (2.15ns)   --->   "%layer2_weights_37_load = load i4 %layer2_weights_37_addr" [nn.cpp:75]   --->   Operation 537 'load' 'layer2_weights_37_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 10> <ROM>

State 33 <SV = 32> <Delay = 4.20>
ST_33 : Operation 538 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_28 = add i24 %shl_ln75_27, i24 %mul_ln75_29" [nn.cpp:75]   --->   Operation 538 'add' 'add_ln75_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 539 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_29)   --->   "%mul_ln75_30 = mul i24 %zext_ln75_3, i24 %sext_ln75_24_cast" [nn.cpp:75]   --->   Operation 539 'mul' 'mul_ln75_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_28, i32 8, i32 23" [nn.cpp:75]   --->   Operation 540 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 541 [1/1] (0.00ns)   --->   "%shl_ln75_28 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_29, i8 0" [nn.cpp:75]   --->   Operation 541 'bitconcatenate' 'shl_ln75_28' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 542 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_29 = add i24 %shl_ln75_28, i24 %mul_ln75_30" [nn.cpp:75]   --->   Operation 542 'add' 'add_ln75_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 543 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_30)   --->   "%mul_ln75_31 = mul i24 %sext_ln75_75, i24 %sext_ln75_25_cast" [nn.cpp:75]   --->   Operation 543 'mul' 'mul_ln75_31' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 544 [1/2] (2.15ns)   --->   "%layer2_weights_37_load = load i4 %layer2_weights_37_addr" [nn.cpp:75]   --->   Operation 544 'load' 'layer2_weights_37_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 10> <ROM>
ST_33 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln75_76 = sext i13 %layer2_weights_37_load" [nn.cpp:75]   --->   Operation 545 'sext' 'sext_ln75_76' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 546 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_31)   --->   "%mul_ln75_32 = mul i24 %sext_ln75_76, i24 %sext_ln75_26_cast" [nn.cpp:75]   --->   Operation 546 'mul' 'mul_ln75_32' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 547 [1/1] (0.00ns)   --->   "%layer2_weights_38_addr = getelementptr i5 %layer2_weights_38, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 547 'getelementptr' 'layer2_weights_38_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 548 [2/2] (2.15ns)   --->   "%layer2_weights_38_load = load i4 %layer2_weights_38_addr" [nn.cpp:75]   --->   Operation 548 'load' 'layer2_weights_38_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 10> <ROM>

State 34 <SV = 33> <Delay = 4.20>
ST_34 : Operation 549 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_29 = add i24 %shl_ln75_28, i24 %mul_ln75_30" [nn.cpp:75]   --->   Operation 549 'add' 'add_ln75_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 550 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_30)   --->   "%mul_ln75_31 = mul i24 %sext_ln75_75, i24 %sext_ln75_25_cast" [nn.cpp:75]   --->   Operation 550 'mul' 'mul_ln75_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_29, i32 8, i32 23" [nn.cpp:75]   --->   Operation 551 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 552 [1/1] (0.00ns)   --->   "%shl_ln75_29 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_30, i8 0" [nn.cpp:75]   --->   Operation 552 'bitconcatenate' 'shl_ln75_29' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 553 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_30 = add i24 %shl_ln75_29, i24 %mul_ln75_31" [nn.cpp:75]   --->   Operation 553 'add' 'add_ln75_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 554 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_31)   --->   "%mul_ln75_32 = mul i24 %sext_ln75_76, i24 %sext_ln75_26_cast" [nn.cpp:75]   --->   Operation 554 'mul' 'mul_ln75_32' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 555 [1/2] (2.15ns)   --->   "%layer2_weights_38_load = load i4 %layer2_weights_38_addr" [nn.cpp:75]   --->   Operation 555 'load' 'layer2_weights_38_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 10> <ROM>
ST_34 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln75_77 = sext i5 %layer2_weights_38_load" [nn.cpp:75]   --->   Operation 556 'sext' 'sext_ln75_77' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 557 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_32)   --->   "%mul_ln75_33 = mul i21 %sext_ln75_77, i21 %layer1_output_33_cast_cast" [nn.cpp:75]   --->   Operation 557 'mul' 'mul_ln75_33' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 558 [1/1] (0.00ns)   --->   "%layer2_weights_39_addr = getelementptr i11 %layer2_weights_39, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 558 'getelementptr' 'layer2_weights_39_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 559 [2/2] (2.15ns)   --->   "%layer2_weights_39_load = load i4 %layer2_weights_39_addr" [nn.cpp:75]   --->   Operation 559 'load' 'layer2_weights_39_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 35 <SV = 34> <Delay = 4.20>
ST_35 : Operation 560 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_30 = add i24 %shl_ln75_29, i24 %mul_ln75_31" [nn.cpp:75]   --->   Operation 560 'add' 'add_ln75_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 561 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_31)   --->   "%mul_ln75_32 = mul i24 %sext_ln75_76, i24 %sext_ln75_26_cast" [nn.cpp:75]   --->   Operation 561 'mul' 'mul_ln75_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_30, i32 8, i32 23" [nn.cpp:75]   --->   Operation 562 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 563 [1/1] (0.00ns)   --->   "%shl_ln75_30 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_31, i8 0" [nn.cpp:75]   --->   Operation 563 'bitconcatenate' 'shl_ln75_30' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 564 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_31 = add i24 %shl_ln75_30, i24 %mul_ln75_32" [nn.cpp:75]   --->   Operation 564 'add' 'add_ln75_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 565 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_32)   --->   "%mul_ln75_33 = mul i21 %sext_ln75_77, i21 %layer1_output_33_cast_cast" [nn.cpp:75]   --->   Operation 565 'mul' 'mul_ln75_33' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 566 [1/2] (2.15ns)   --->   "%layer2_weights_39_load = load i4 %layer2_weights_39_addr" [nn.cpp:75]   --->   Operation 566 'load' 'layer2_weights_39_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_35 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln75_79 = sext i11 %layer2_weights_39_load" [nn.cpp:75]   --->   Operation 567 'sext' 'sext_ln75_79' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 568 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_33)   --->   "%mul_ln75_34 = mul i24 %sext_ln75_79, i24 %sext_ln75_27_cast" [nn.cpp:75]   --->   Operation 568 'mul' 'mul_ln75_34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 569 [1/1] (0.00ns)   --->   "%layer2_weights_40_addr = getelementptr i11 %layer2_weights_40, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 569 'getelementptr' 'layer2_weights_40_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 570 [2/2] (2.15ns)   --->   "%layer2_weights_40_load = load i4 %layer2_weights_40_addr" [nn.cpp:75]   --->   Operation 570 'load' 'layer2_weights_40_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 36 <SV = 35> <Delay = 4.20>
ST_36 : Operation 571 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_31 = add i24 %shl_ln75_30, i24 %mul_ln75_32" [nn.cpp:75]   --->   Operation 571 'add' 'add_ln75_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 572 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_32)   --->   "%mul_ln75_33 = mul i21 %sext_ln75_77, i21 %layer1_output_33_cast_cast" [nn.cpp:75]   --->   Operation 572 'mul' 'mul_ln75_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_31, i32 8, i32 23" [nn.cpp:75]   --->   Operation 573 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 574 [1/1] (0.00ns)   --->   "%shl_ln75_31 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_32, i8 0" [nn.cpp:75]   --->   Operation 574 'bitconcatenate' 'shl_ln75_31' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 575 [1/1] (0.00ns) (grouped into DSP with root node add_ln75_32)   --->   "%sext_ln75_78 = sext i21 %mul_ln75_33" [nn.cpp:75]   --->   Operation 575 'sext' 'sext_ln75_78' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 576 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_32 = add i24 %shl_ln75_31, i24 %sext_ln75_78" [nn.cpp:75]   --->   Operation 576 'add' 'add_ln75_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 577 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_33)   --->   "%mul_ln75_34 = mul i24 %sext_ln75_79, i24 %sext_ln75_27_cast" [nn.cpp:75]   --->   Operation 577 'mul' 'mul_ln75_34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 578 [1/2] (2.15ns)   --->   "%layer2_weights_40_load = load i4 %layer2_weights_40_addr" [nn.cpp:75]   --->   Operation 578 'load' 'layer2_weights_40_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_36 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln75_80 = sext i11 %layer2_weights_40_load" [nn.cpp:75]   --->   Operation 579 'sext' 'sext_ln75_80' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 580 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_34)   --->   "%mul_ln75_35 = mul i24 %sext_ln75_80, i24 %sext_ln75_28_cast" [nn.cpp:75]   --->   Operation 580 'mul' 'mul_ln75_35' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 581 [1/1] (0.00ns)   --->   "%layer2_weights_41_addr = getelementptr i11 %layer2_weights_41, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 581 'getelementptr' 'layer2_weights_41_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 582 [2/2] (2.15ns)   --->   "%layer2_weights_41_load = load i4 %layer2_weights_41_addr" [nn.cpp:75]   --->   Operation 582 'load' 'layer2_weights_41_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 37 <SV = 36> <Delay = 4.20>
ST_37 : Operation 583 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_32 = add i24 %shl_ln75_31, i24 %sext_ln75_78" [nn.cpp:75]   --->   Operation 583 'add' 'add_ln75_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 584 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_33)   --->   "%mul_ln75_34 = mul i24 %sext_ln75_79, i24 %sext_ln75_27_cast" [nn.cpp:75]   --->   Operation 584 'mul' 'mul_ln75_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_32, i32 8, i32 23" [nn.cpp:75]   --->   Operation 585 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 586 [1/1] (0.00ns)   --->   "%shl_ln75_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_33, i8 0" [nn.cpp:75]   --->   Operation 586 'bitconcatenate' 'shl_ln75_32' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 587 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_33 = add i24 %shl_ln75_32, i24 %mul_ln75_34" [nn.cpp:75]   --->   Operation 587 'add' 'add_ln75_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 588 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_34)   --->   "%mul_ln75_35 = mul i24 %sext_ln75_80, i24 %sext_ln75_28_cast" [nn.cpp:75]   --->   Operation 588 'mul' 'mul_ln75_35' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 589 [1/2] (2.15ns)   --->   "%layer2_weights_41_load = load i4 %layer2_weights_41_addr" [nn.cpp:75]   --->   Operation 589 'load' 'layer2_weights_41_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_37 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln75_81 = sext i11 %layer2_weights_41_load" [nn.cpp:75]   --->   Operation 590 'sext' 'sext_ln75_81' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 591 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_35)   --->   "%mul_ln75_36 = mul i24 %sext_ln75_81, i24 %sext_ln75_29_cast" [nn.cpp:75]   --->   Operation 591 'mul' 'mul_ln75_36' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 592 [1/1] (0.00ns)   --->   "%layer2_weights_42_addr = getelementptr i11 %layer2_weights_42, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 592 'getelementptr' 'layer2_weights_42_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 593 [2/2] (2.15ns)   --->   "%layer2_weights_42_load = load i4 %layer2_weights_42_addr" [nn.cpp:75]   --->   Operation 593 'load' 'layer2_weights_42_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 38 <SV = 37> <Delay = 4.20>
ST_38 : Operation 594 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_33 = add i24 %shl_ln75_32, i24 %mul_ln75_34" [nn.cpp:75]   --->   Operation 594 'add' 'add_ln75_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 595 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_34)   --->   "%mul_ln75_35 = mul i24 %sext_ln75_80, i24 %sext_ln75_28_cast" [nn.cpp:75]   --->   Operation 595 'mul' 'mul_ln75_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_33, i32 8, i32 23" [nn.cpp:75]   --->   Operation 596 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 597 [1/1] (0.00ns)   --->   "%shl_ln75_33 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_34, i8 0" [nn.cpp:75]   --->   Operation 597 'bitconcatenate' 'shl_ln75_33' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 598 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_34 = add i24 %shl_ln75_33, i24 %mul_ln75_35" [nn.cpp:75]   --->   Operation 598 'add' 'add_ln75_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 599 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_35)   --->   "%mul_ln75_36 = mul i24 %sext_ln75_81, i24 %sext_ln75_29_cast" [nn.cpp:75]   --->   Operation 599 'mul' 'mul_ln75_36' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 600 [1/2] (2.15ns)   --->   "%layer2_weights_42_load = load i4 %layer2_weights_42_addr" [nn.cpp:75]   --->   Operation 600 'load' 'layer2_weights_42_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_38 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln75_82 = sext i11 %layer2_weights_42_load" [nn.cpp:75]   --->   Operation 601 'sext' 'sext_ln75_82' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 602 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_36)   --->   "%mul_ln75_37 = mul i24 %sext_ln75_82, i24 %sext_ln75_30_cast" [nn.cpp:75]   --->   Operation 602 'mul' 'mul_ln75_37' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 603 [1/1] (0.00ns)   --->   "%layer2_weights_43_addr = getelementptr i12 %layer2_weights_43, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 603 'getelementptr' 'layer2_weights_43_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 604 [2/2] (2.15ns)   --->   "%layer2_weights_43_load = load i4 %layer2_weights_43_addr" [nn.cpp:75]   --->   Operation 604 'load' 'layer2_weights_43_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>

State 39 <SV = 38> <Delay = 4.20>
ST_39 : Operation 605 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_34 = add i24 %shl_ln75_33, i24 %mul_ln75_35" [nn.cpp:75]   --->   Operation 605 'add' 'add_ln75_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 606 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_35)   --->   "%mul_ln75_36 = mul i24 %sext_ln75_81, i24 %sext_ln75_29_cast" [nn.cpp:75]   --->   Operation 606 'mul' 'mul_ln75_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_34, i32 8, i32 23" [nn.cpp:75]   --->   Operation 607 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 608 [1/1] (0.00ns)   --->   "%shl_ln75_34 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_35, i8 0" [nn.cpp:75]   --->   Operation 608 'bitconcatenate' 'shl_ln75_34' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 609 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_35 = add i24 %shl_ln75_34, i24 %mul_ln75_36" [nn.cpp:75]   --->   Operation 609 'add' 'add_ln75_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 610 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_36)   --->   "%mul_ln75_37 = mul i24 %sext_ln75_82, i24 %sext_ln75_30_cast" [nn.cpp:75]   --->   Operation 610 'mul' 'mul_ln75_37' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 611 [1/2] (2.15ns)   --->   "%layer2_weights_43_load = load i4 %layer2_weights_43_addr" [nn.cpp:75]   --->   Operation 611 'load' 'layer2_weights_43_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>
ST_39 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln75_83 = sext i12 %layer2_weights_43_load" [nn.cpp:75]   --->   Operation 612 'sext' 'sext_ln75_83' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 613 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_37)   --->   "%mul_ln75_38 = mul i24 %sext_ln75_83, i24 %sext_ln75_31_cast" [nn.cpp:75]   --->   Operation 613 'mul' 'mul_ln75_38' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 614 [1/1] (0.00ns)   --->   "%layer2_weights_44_addr = getelementptr i11 %layer2_weights_44, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 614 'getelementptr' 'layer2_weights_44_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 615 [2/2] (2.15ns)   --->   "%layer2_weights_44_load = load i4 %layer2_weights_44_addr" [nn.cpp:75]   --->   Operation 615 'load' 'layer2_weights_44_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 40 <SV = 39> <Delay = 4.20>
ST_40 : Operation 616 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_35 = add i24 %shl_ln75_34, i24 %mul_ln75_36" [nn.cpp:75]   --->   Operation 616 'add' 'add_ln75_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 617 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_36)   --->   "%mul_ln75_37 = mul i24 %sext_ln75_82, i24 %sext_ln75_30_cast" [nn.cpp:75]   --->   Operation 617 'mul' 'mul_ln75_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_35, i32 8, i32 23" [nn.cpp:75]   --->   Operation 618 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 619 [1/1] (0.00ns)   --->   "%shl_ln75_35 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_36, i8 0" [nn.cpp:75]   --->   Operation 619 'bitconcatenate' 'shl_ln75_35' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 620 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_36 = add i24 %shl_ln75_35, i24 %mul_ln75_37" [nn.cpp:75]   --->   Operation 620 'add' 'add_ln75_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 621 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_37)   --->   "%mul_ln75_38 = mul i24 %sext_ln75_83, i24 %sext_ln75_31_cast" [nn.cpp:75]   --->   Operation 621 'mul' 'mul_ln75_38' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 622 [1/2] (2.15ns)   --->   "%layer2_weights_44_load = load i4 %layer2_weights_44_addr" [nn.cpp:75]   --->   Operation 622 'load' 'layer2_weights_44_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_40 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln75_84 = sext i11 %layer2_weights_44_load" [nn.cpp:75]   --->   Operation 623 'sext' 'sext_ln75_84' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 624 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_38)   --->   "%mul_ln75_39 = mul i24 %sext_ln75_84, i24 %sext_ln75_32_cast" [nn.cpp:75]   --->   Operation 624 'mul' 'mul_ln75_39' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 625 [1/1] (0.00ns)   --->   "%layer2_weights_45_addr = getelementptr i12 %layer2_weights_45, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 625 'getelementptr' 'layer2_weights_45_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 626 [2/2] (2.15ns)   --->   "%layer2_weights_45_load = load i4 %layer2_weights_45_addr" [nn.cpp:75]   --->   Operation 626 'load' 'layer2_weights_45_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>

State 41 <SV = 40> <Delay = 4.20>
ST_41 : Operation 627 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_36 = add i24 %shl_ln75_35, i24 %mul_ln75_37" [nn.cpp:75]   --->   Operation 627 'add' 'add_ln75_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 628 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_37)   --->   "%mul_ln75_38 = mul i24 %sext_ln75_83, i24 %sext_ln75_31_cast" [nn.cpp:75]   --->   Operation 628 'mul' 'mul_ln75_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_36, i32 8, i32 23" [nn.cpp:75]   --->   Operation 629 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 630 [1/1] (0.00ns)   --->   "%shl_ln75_36 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_37, i8 0" [nn.cpp:75]   --->   Operation 630 'bitconcatenate' 'shl_ln75_36' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 631 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_37 = add i24 %shl_ln75_36, i24 %mul_ln75_38" [nn.cpp:75]   --->   Operation 631 'add' 'add_ln75_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 632 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_38)   --->   "%mul_ln75_39 = mul i24 %sext_ln75_84, i24 %sext_ln75_32_cast" [nn.cpp:75]   --->   Operation 632 'mul' 'mul_ln75_39' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 633 [1/2] (2.15ns)   --->   "%layer2_weights_45_load = load i4 %layer2_weights_45_addr" [nn.cpp:75]   --->   Operation 633 'load' 'layer2_weights_45_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>
ST_41 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln75_85 = sext i12 %layer2_weights_45_load" [nn.cpp:75]   --->   Operation 634 'sext' 'sext_ln75_85' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 635 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_39)   --->   "%mul_ln75_40 = mul i24 %sext_ln75_85, i24 %sext_ln75_33_cast" [nn.cpp:75]   --->   Operation 635 'mul' 'mul_ln75_40' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 636 [1/1] (0.00ns)   --->   "%layer2_weights_46_addr = getelementptr i8 %layer2_weights_46, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 636 'getelementptr' 'layer2_weights_46_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 637 [2/2] (2.15ns)   --->   "%layer2_weights_46_load = load i4 %layer2_weights_46_addr" [nn.cpp:75]   --->   Operation 637 'load' 'layer2_weights_46_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 42 <SV = 41> <Delay = 4.20>
ST_42 : Operation 638 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_37 = add i24 %shl_ln75_36, i24 %mul_ln75_38" [nn.cpp:75]   --->   Operation 638 'add' 'add_ln75_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 639 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_38)   --->   "%mul_ln75_39 = mul i24 %sext_ln75_84, i24 %sext_ln75_32_cast" [nn.cpp:75]   --->   Operation 639 'mul' 'mul_ln75_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_37, i32 8, i32 23" [nn.cpp:75]   --->   Operation 640 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 641 [1/1] (0.00ns)   --->   "%shl_ln75_37 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_38, i8 0" [nn.cpp:75]   --->   Operation 641 'bitconcatenate' 'shl_ln75_37' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 642 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_38 = add i24 %shl_ln75_37, i24 %mul_ln75_39" [nn.cpp:75]   --->   Operation 642 'add' 'add_ln75_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 643 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_39)   --->   "%mul_ln75_40 = mul i24 %sext_ln75_85, i24 %sext_ln75_33_cast" [nn.cpp:75]   --->   Operation 643 'mul' 'mul_ln75_40' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 644 [1/2] (2.15ns)   --->   "%layer2_weights_46_load = load i4 %layer2_weights_46_addr" [nn.cpp:75]   --->   Operation 644 'load' 'layer2_weights_46_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_42 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln75_86 = sext i8 %layer2_weights_46_load" [nn.cpp:75]   --->   Operation 645 'sext' 'sext_ln75_86' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln75_4 = zext i9 %sext_ln75_86" [nn.cpp:75]   --->   Operation 646 'zext' 'zext_ln75_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 647 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_40)   --->   "%mul_ln75_41 = mul i24 %zext_ln75_4, i24 %sext_ln75_34_cast" [nn.cpp:75]   --->   Operation 647 'mul' 'mul_ln75_41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 648 [1/1] (0.00ns)   --->   "%layer2_weights_48_addr = getelementptr i8 %layer2_weights_48, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 648 'getelementptr' 'layer2_weights_48_addr' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 649 [2/2] (2.15ns)   --->   "%layer2_weights_48_load = load i4 %layer2_weights_48_addr" [nn.cpp:75]   --->   Operation 649 'load' 'layer2_weights_48_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 43 <SV = 42> <Delay = 4.20>
ST_43 : Operation 650 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_38 = add i24 %shl_ln75_37, i24 %mul_ln75_39" [nn.cpp:75]   --->   Operation 650 'add' 'add_ln75_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 651 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_39)   --->   "%mul_ln75_40 = mul i24 %sext_ln75_85, i24 %sext_ln75_33_cast" [nn.cpp:75]   --->   Operation 651 'mul' 'mul_ln75_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_38, i32 8, i32 23" [nn.cpp:75]   --->   Operation 652 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 653 [1/1] (0.00ns)   --->   "%shl_ln75_38 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_39, i8 0" [nn.cpp:75]   --->   Operation 653 'bitconcatenate' 'shl_ln75_38' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 654 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_39 = add i24 %shl_ln75_38, i24 %mul_ln75_40" [nn.cpp:75]   --->   Operation 654 'add' 'add_ln75_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 655 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_40)   --->   "%mul_ln75_41 = mul i24 %zext_ln75_4, i24 %sext_ln75_34_cast" [nn.cpp:75]   --->   Operation 655 'mul' 'mul_ln75_41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 656 [1/2] (2.15ns)   --->   "%layer2_weights_48_load = load i4 %layer2_weights_48_addr" [nn.cpp:75]   --->   Operation 656 'load' 'layer2_weights_48_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_43 : Operation 657 [1/1] (0.00ns)   --->   "%sext_ln75_87 = sext i8 %layer2_weights_48_load" [nn.cpp:75]   --->   Operation 657 'sext' 'sext_ln75_87' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln75_5 = zext i9 %sext_ln75_87" [nn.cpp:75]   --->   Operation 658 'zext' 'zext_ln75_5' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 659 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_41)   --->   "%mul_ln75_42 = mul i24 %zext_ln75_5, i24 %sext_ln75_35_cast" [nn.cpp:75]   --->   Operation 659 'mul' 'mul_ln75_42' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 660 [1/1] (0.00ns)   --->   "%layer2_weights_49_addr = getelementptr i8 %layer2_weights_49, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 660 'getelementptr' 'layer2_weights_49_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 661 [2/2] (2.15ns)   --->   "%layer2_weights_49_load = load i4 %layer2_weights_49_addr" [nn.cpp:75]   --->   Operation 661 'load' 'layer2_weights_49_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 44 <SV = 43> <Delay = 4.20>
ST_44 : Operation 662 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_39 = add i24 %shl_ln75_38, i24 %mul_ln75_40" [nn.cpp:75]   --->   Operation 662 'add' 'add_ln75_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 663 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_40)   --->   "%mul_ln75_41 = mul i24 %zext_ln75_4, i24 %sext_ln75_34_cast" [nn.cpp:75]   --->   Operation 663 'mul' 'mul_ln75_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_39, i32 8, i32 23" [nn.cpp:75]   --->   Operation 664 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 665 [1/1] (0.00ns)   --->   "%shl_ln75_39 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_40, i8 0" [nn.cpp:75]   --->   Operation 665 'bitconcatenate' 'shl_ln75_39' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 666 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_40 = add i24 %shl_ln75_39, i24 %mul_ln75_41" [nn.cpp:75]   --->   Operation 666 'add' 'add_ln75_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 667 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_41)   --->   "%mul_ln75_42 = mul i24 %zext_ln75_5, i24 %sext_ln75_35_cast" [nn.cpp:75]   --->   Operation 667 'mul' 'mul_ln75_42' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 668 [1/2] (2.15ns)   --->   "%layer2_weights_49_load = load i4 %layer2_weights_49_addr" [nn.cpp:75]   --->   Operation 668 'load' 'layer2_weights_49_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_44 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln75_88 = sext i8 %layer2_weights_49_load" [nn.cpp:75]   --->   Operation 669 'sext' 'sext_ln75_88' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 670 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_42)   --->   "%mul_ln75_43 = mul i24 %sext_ln75_88, i24 %layer1_output_43_cast_cast" [nn.cpp:75]   --->   Operation 670 'mul' 'mul_ln75_43' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 671 [1/1] (0.00ns)   --->   "%layer2_weights_50_addr = getelementptr i7 %layer2_weights_50, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 671 'getelementptr' 'layer2_weights_50_addr' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 672 [2/2] (2.15ns)   --->   "%layer2_weights_50_load = load i4 %layer2_weights_50_addr" [nn.cpp:75]   --->   Operation 672 'load' 'layer2_weights_50_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>

State 45 <SV = 44> <Delay = 4.20>
ST_45 : Operation 673 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_40 = add i24 %shl_ln75_39, i24 %mul_ln75_41" [nn.cpp:75]   --->   Operation 673 'add' 'add_ln75_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 674 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_41)   --->   "%mul_ln75_42 = mul i24 %zext_ln75_5, i24 %sext_ln75_35_cast" [nn.cpp:75]   --->   Operation 674 'mul' 'mul_ln75_42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_40, i32 8, i32 23" [nn.cpp:75]   --->   Operation 675 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 676 [1/1] (0.00ns)   --->   "%shl_ln75_40 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_41, i8 0" [nn.cpp:75]   --->   Operation 676 'bitconcatenate' 'shl_ln75_40' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 677 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_41 = add i24 %shl_ln75_40, i24 %mul_ln75_42" [nn.cpp:75]   --->   Operation 677 'add' 'add_ln75_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 678 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_42)   --->   "%mul_ln75_43 = mul i24 %sext_ln75_88, i24 %layer1_output_43_cast_cast" [nn.cpp:75]   --->   Operation 678 'mul' 'mul_ln75_43' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 679 [1/2] (2.15ns)   --->   "%layer2_weights_50_load = load i4 %layer2_weights_50_addr" [nn.cpp:75]   --->   Operation 679 'load' 'layer2_weights_50_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>
ST_45 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln75_6 = zext i7 %layer2_weights_50_load" [nn.cpp:75]   --->   Operation 680 'zext' 'zext_ln75_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 681 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_43)   --->   "%mul_ln75_44 = mul i23 %zext_ln75_6, i23 %layer1_output_44_cast_cast" [nn.cpp:75]   --->   Operation 681 'mul' 'mul_ln75_44' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 682 [1/1] (0.00ns)   --->   "%layer2_weights_51_addr = getelementptr i11 %layer2_weights_51, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 682 'getelementptr' 'layer2_weights_51_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 683 [2/2] (2.15ns)   --->   "%layer2_weights_51_load = load i4 %layer2_weights_51_addr" [nn.cpp:75]   --->   Operation 683 'load' 'layer2_weights_51_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 46 <SV = 45> <Delay = 4.20>
ST_46 : Operation 684 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_41 = add i24 %shl_ln75_40, i24 %mul_ln75_42" [nn.cpp:75]   --->   Operation 684 'add' 'add_ln75_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 685 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_42)   --->   "%mul_ln75_43 = mul i24 %sext_ln75_88, i24 %layer1_output_43_cast_cast" [nn.cpp:75]   --->   Operation 685 'mul' 'mul_ln75_43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_41, i32 8, i32 23" [nn.cpp:75]   --->   Operation 686 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 687 [1/1] (0.00ns)   --->   "%shl_ln75_41 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_42, i8 0" [nn.cpp:75]   --->   Operation 687 'bitconcatenate' 'shl_ln75_41' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 688 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_42 = add i24 %shl_ln75_41, i24 %mul_ln75_43" [nn.cpp:75]   --->   Operation 688 'add' 'add_ln75_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 689 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_43)   --->   "%mul_ln75_44 = mul i23 %zext_ln75_6, i23 %layer1_output_44_cast_cast" [nn.cpp:75]   --->   Operation 689 'mul' 'mul_ln75_44' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 690 [1/2] (2.15ns)   --->   "%layer2_weights_51_load = load i4 %layer2_weights_51_addr" [nn.cpp:75]   --->   Operation 690 'load' 'layer2_weights_51_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_46 : Operation 691 [1/1] (0.00ns)   --->   "%sext_ln75_90 = sext i11 %layer2_weights_51_load" [nn.cpp:75]   --->   Operation 691 'sext' 'sext_ln75_90' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 692 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_44)   --->   "%mul_ln75_45 = mul i24 %sext_ln75_90, i24 %sext_ln75_36_cast" [nn.cpp:75]   --->   Operation 692 'mul' 'mul_ln75_45' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 693 [1/1] (0.00ns)   --->   "%layer2_weights_52_addr = getelementptr i10 %layer2_weights_52, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 693 'getelementptr' 'layer2_weights_52_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 694 [2/2] (2.15ns)   --->   "%layer2_weights_52_load = load i4 %layer2_weights_52_addr" [nn.cpp:75]   --->   Operation 694 'load' 'layer2_weights_52_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>

State 47 <SV = 46> <Delay = 4.20>
ST_47 : Operation 695 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_42 = add i24 %shl_ln75_41, i24 %mul_ln75_43" [nn.cpp:75]   --->   Operation 695 'add' 'add_ln75_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 696 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_43)   --->   "%mul_ln75_44 = mul i23 %zext_ln75_6, i23 %layer1_output_44_cast_cast" [nn.cpp:75]   --->   Operation 696 'mul' 'mul_ln75_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_42, i32 8, i32 23" [nn.cpp:75]   --->   Operation 697 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 698 [1/1] (0.00ns)   --->   "%shl_ln75_42 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_43, i8 0" [nn.cpp:75]   --->   Operation 698 'bitconcatenate' 'shl_ln75_42' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 699 [1/1] (0.00ns) (grouped into DSP with root node add_ln75_43)   --->   "%sext_ln75_89 = sext i23 %mul_ln75_44" [nn.cpp:75]   --->   Operation 699 'sext' 'sext_ln75_89' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 700 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_43 = add i24 %shl_ln75_42, i24 %sext_ln75_89" [nn.cpp:75]   --->   Operation 700 'add' 'add_ln75_43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 701 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_44)   --->   "%mul_ln75_45 = mul i24 %sext_ln75_90, i24 %sext_ln75_36_cast" [nn.cpp:75]   --->   Operation 701 'mul' 'mul_ln75_45' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 702 [1/2] (2.15ns)   --->   "%layer2_weights_52_load = load i4 %layer2_weights_52_addr" [nn.cpp:75]   --->   Operation 702 'load' 'layer2_weights_52_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_47 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln75_91 = sext i10 %layer2_weights_52_load" [nn.cpp:75]   --->   Operation 703 'sext' 'sext_ln75_91' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 704 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_45)   --->   "%mul_ln75_46 = mul i24 %sext_ln75_91, i24 %sext_ln75_37_cast" [nn.cpp:75]   --->   Operation 704 'mul' 'mul_ln75_46' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 705 [1/1] (0.00ns)   --->   "%layer2_weights_53_addr = getelementptr i11 %layer2_weights_53, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 705 'getelementptr' 'layer2_weights_53_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 706 [2/2] (2.15ns)   --->   "%layer2_weights_53_load = load i4 %layer2_weights_53_addr" [nn.cpp:75]   --->   Operation 706 'load' 'layer2_weights_53_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 48 <SV = 47> <Delay = 4.20>
ST_48 : Operation 707 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_43 = add i24 %shl_ln75_42, i24 %sext_ln75_89" [nn.cpp:75]   --->   Operation 707 'add' 'add_ln75_43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 708 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_44)   --->   "%mul_ln75_45 = mul i24 %sext_ln75_90, i24 %sext_ln75_36_cast" [nn.cpp:75]   --->   Operation 708 'mul' 'mul_ln75_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_43, i32 8, i32 23" [nn.cpp:75]   --->   Operation 709 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 710 [1/1] (0.00ns)   --->   "%shl_ln75_43 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_44, i8 0" [nn.cpp:75]   --->   Operation 710 'bitconcatenate' 'shl_ln75_43' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 711 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_44 = add i24 %shl_ln75_43, i24 %mul_ln75_45" [nn.cpp:75]   --->   Operation 711 'add' 'add_ln75_44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 712 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_45)   --->   "%mul_ln75_46 = mul i24 %sext_ln75_91, i24 %sext_ln75_37_cast" [nn.cpp:75]   --->   Operation 712 'mul' 'mul_ln75_46' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 713 [1/2] (2.15ns)   --->   "%layer2_weights_53_load = load i4 %layer2_weights_53_addr" [nn.cpp:75]   --->   Operation 713 'load' 'layer2_weights_53_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_48 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln75_92 = sext i11 %layer2_weights_53_load" [nn.cpp:75]   --->   Operation 714 'sext' 'sext_ln75_92' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 715 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_46)   --->   "%mul_ln75_47 = mul i24 %sext_ln75_92, i24 %sext_ln75_38_cast" [nn.cpp:75]   --->   Operation 715 'mul' 'mul_ln75_47' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 716 [1/1] (0.00ns)   --->   "%layer2_weights_54_addr = getelementptr i8 %layer2_weights_54, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 716 'getelementptr' 'layer2_weights_54_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 717 [2/2] (2.15ns)   --->   "%layer2_weights_54_load = load i4 %layer2_weights_54_addr" [nn.cpp:75]   --->   Operation 717 'load' 'layer2_weights_54_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 49 <SV = 48> <Delay = 4.20>
ST_49 : Operation 718 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_44 = add i24 %shl_ln75_43, i24 %mul_ln75_45" [nn.cpp:75]   --->   Operation 718 'add' 'add_ln75_44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 719 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_45)   --->   "%mul_ln75_46 = mul i24 %sext_ln75_91, i24 %sext_ln75_37_cast" [nn.cpp:75]   --->   Operation 719 'mul' 'mul_ln75_46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 720 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_44, i32 8, i32 23" [nn.cpp:75]   --->   Operation 720 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 721 [1/1] (0.00ns)   --->   "%shl_ln75_44 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_45, i8 0" [nn.cpp:75]   --->   Operation 721 'bitconcatenate' 'shl_ln75_44' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 722 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_45 = add i24 %shl_ln75_44, i24 %mul_ln75_46" [nn.cpp:75]   --->   Operation 722 'add' 'add_ln75_45' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 723 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_46)   --->   "%mul_ln75_47 = mul i24 %sext_ln75_92, i24 %sext_ln75_38_cast" [nn.cpp:75]   --->   Operation 723 'mul' 'mul_ln75_47' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 724 [1/2] (2.15ns)   --->   "%layer2_weights_54_load = load i4 %layer2_weights_54_addr" [nn.cpp:75]   --->   Operation 724 'load' 'layer2_weights_54_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_49 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln75_93 = sext i8 %layer2_weights_54_load" [nn.cpp:75]   --->   Operation 725 'sext' 'sext_ln75_93' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 726 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_47)   --->   "%mul_ln75_48 = mul i24 %sext_ln75_93, i24 %layer1_output_48_cast_cast" [nn.cpp:75]   --->   Operation 726 'mul' 'mul_ln75_48' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 727 [1/1] (0.00ns)   --->   "%layer2_weights_55_addr = getelementptr i7 %layer2_weights_55, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 727 'getelementptr' 'layer2_weights_55_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 728 [2/2] (2.15ns)   --->   "%layer2_weights_55_load = load i4 %layer2_weights_55_addr" [nn.cpp:75]   --->   Operation 728 'load' 'layer2_weights_55_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>

State 50 <SV = 49> <Delay = 4.20>
ST_50 : Operation 729 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_45 = add i24 %shl_ln75_44, i24 %mul_ln75_46" [nn.cpp:75]   --->   Operation 729 'add' 'add_ln75_45' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 730 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_46)   --->   "%mul_ln75_47 = mul i24 %sext_ln75_92, i24 %sext_ln75_38_cast" [nn.cpp:75]   --->   Operation 730 'mul' 'mul_ln75_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_45, i32 8, i32 23" [nn.cpp:75]   --->   Operation 731 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 732 [1/1] (0.00ns)   --->   "%shl_ln75_45 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_46, i8 0" [nn.cpp:75]   --->   Operation 732 'bitconcatenate' 'shl_ln75_45' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 733 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_46 = add i24 %shl_ln75_45, i24 %mul_ln75_47" [nn.cpp:75]   --->   Operation 733 'add' 'add_ln75_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 734 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_47)   --->   "%mul_ln75_48 = mul i24 %sext_ln75_93, i24 %layer1_output_48_cast_cast" [nn.cpp:75]   --->   Operation 734 'mul' 'mul_ln75_48' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 735 [1/2] (2.15ns)   --->   "%layer2_weights_55_load = load i4 %layer2_weights_55_addr" [nn.cpp:75]   --->   Operation 735 'load' 'layer2_weights_55_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>
ST_50 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln75_7 = zext i7 %layer2_weights_55_load" [nn.cpp:75]   --->   Operation 736 'zext' 'zext_ln75_7' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 737 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_48)   --->   "%mul_ln75_49 = mul i23 %zext_ln75_7, i23 %layer1_output_49_cast_cast" [nn.cpp:75]   --->   Operation 737 'mul' 'mul_ln75_49' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 738 [1/1] (0.00ns)   --->   "%layer2_weights_56_addr = getelementptr i11 %layer2_weights_56, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 738 'getelementptr' 'layer2_weights_56_addr' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 739 [2/2] (2.15ns)   --->   "%layer2_weights_56_load = load i4 %layer2_weights_56_addr" [nn.cpp:75]   --->   Operation 739 'load' 'layer2_weights_56_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 51 <SV = 50> <Delay = 4.20>
ST_51 : Operation 740 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_46 = add i24 %shl_ln75_45, i24 %mul_ln75_47" [nn.cpp:75]   --->   Operation 740 'add' 'add_ln75_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 741 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_47)   --->   "%mul_ln75_48 = mul i24 %sext_ln75_93, i24 %layer1_output_48_cast_cast" [nn.cpp:75]   --->   Operation 741 'mul' 'mul_ln75_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_46, i32 8, i32 23" [nn.cpp:75]   --->   Operation 742 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 743 [1/1] (0.00ns)   --->   "%shl_ln75_46 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_47, i8 0" [nn.cpp:75]   --->   Operation 743 'bitconcatenate' 'shl_ln75_46' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 744 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_47 = add i24 %shl_ln75_46, i24 %mul_ln75_48" [nn.cpp:75]   --->   Operation 744 'add' 'add_ln75_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 745 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_48)   --->   "%mul_ln75_49 = mul i23 %zext_ln75_7, i23 %layer1_output_49_cast_cast" [nn.cpp:75]   --->   Operation 745 'mul' 'mul_ln75_49' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 746 [1/2] (2.15ns)   --->   "%layer2_weights_56_load = load i4 %layer2_weights_56_addr" [nn.cpp:75]   --->   Operation 746 'load' 'layer2_weights_56_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_51 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln75_95 = sext i11 %layer2_weights_56_load" [nn.cpp:75]   --->   Operation 747 'sext' 'sext_ln75_95' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 748 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_49)   --->   "%mul_ln75_50 = mul i24 %sext_ln75_95, i24 %sext_ln75_39_cast" [nn.cpp:75]   --->   Operation 748 'mul' 'mul_ln75_50' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 749 [1/1] (0.00ns)   --->   "%layer2_weights_57_addr = getelementptr i12 %layer2_weights_57, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 749 'getelementptr' 'layer2_weights_57_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 750 [2/2] (2.15ns)   --->   "%layer2_weights_57_load = load i4 %layer2_weights_57_addr" [nn.cpp:75]   --->   Operation 750 'load' 'layer2_weights_57_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>
ST_51 : Operation 751 [1/1] (0.00ns)   --->   "%layer2_weights_58_addr = getelementptr i11 %layer2_weights_58, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 751 'getelementptr' 'layer2_weights_58_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 752 [2/2] (2.15ns)   --->   "%layer2_weights_58_load = load i4 %layer2_weights_58_addr" [nn.cpp:75]   --->   Operation 752 'load' 'layer2_weights_58_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_51 : Operation 753 [1/1] (0.00ns)   --->   "%layer2_weights_59_addr = getelementptr i4 %layer2_weights_59, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 753 'getelementptr' 'layer2_weights_59_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 754 [2/2] (2.15ns)   --->   "%layer2_weights_59_load = load i4 %layer2_weights_59_addr" [nn.cpp:75]   --->   Operation 754 'load' 'layer2_weights_59_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_51 : Operation 755 [1/1] (0.00ns)   --->   "%layer2_weights_61_addr = getelementptr i11 %layer2_weights_61, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 755 'getelementptr' 'layer2_weights_61_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 756 [2/2] (2.15ns)   --->   "%layer2_weights_61_load = load i4 %layer2_weights_61_addr" [nn.cpp:75]   --->   Operation 756 'load' 'layer2_weights_61_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_51 : Operation 757 [1/1] (0.00ns)   --->   "%layer2_weights_62_addr = getelementptr i5 %layer2_weights_62, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 757 'getelementptr' 'layer2_weights_62_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 758 [2/2] (2.15ns)   --->   "%layer2_weights_62_load = load i4 %layer2_weights_62_addr" [nn.cpp:75]   --->   Operation 758 'load' 'layer2_weights_62_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 10> <ROM>
ST_51 : Operation 759 [1/1] (0.00ns)   --->   "%layer2_weights_63_addr = getelementptr i10 %layer2_weights_63, i64 0, i64 %zext_ln70" [nn.cpp:75]   --->   Operation 759 'getelementptr' 'layer2_weights_63_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 760 [2/2] (2.15ns)   --->   "%layer2_weights_63_load = load i4 %layer2_weights_63_addr" [nn.cpp:75]   --->   Operation 760 'load' 'layer2_weights_63_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_51 : Operation 761 [1/1] (0.00ns)   --->   "%layer2_bias_addr = getelementptr i11 %layer2_bias, i64 0, i64 %zext_ln70" [nn.cpp:77]   --->   Operation 761 'getelementptr' 'layer2_bias_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 762 [2/2] (2.15ns)   --->   "%layer2_bias_load = load i4 %layer2_bias_addr" [nn.cpp:77]   --->   Operation 762 'load' 'layer2_bias_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 52 <SV = 51> <Delay = 4.20>
ST_52 : Operation 763 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_47 = add i24 %shl_ln75_46, i24 %mul_ln75_48" [nn.cpp:75]   --->   Operation 763 'add' 'add_ln75_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 764 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_48)   --->   "%mul_ln75_49 = mul i23 %zext_ln75_7, i23 %layer1_output_49_cast_cast" [nn.cpp:75]   --->   Operation 764 'mul' 'mul_ln75_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 765 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_47, i32 8, i32 23" [nn.cpp:75]   --->   Operation 765 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 766 [1/1] (0.00ns)   --->   "%shl_ln75_47 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_48, i8 0" [nn.cpp:75]   --->   Operation 766 'bitconcatenate' 'shl_ln75_47' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 767 [1/1] (0.00ns) (grouped into DSP with root node add_ln75_48)   --->   "%sext_ln75_94 = sext i23 %mul_ln75_49" [nn.cpp:75]   --->   Operation 767 'sext' 'sext_ln75_94' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 768 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_48 = add i24 %shl_ln75_47, i24 %sext_ln75_94" [nn.cpp:75]   --->   Operation 768 'add' 'add_ln75_48' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 769 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_49)   --->   "%mul_ln75_50 = mul i24 %sext_ln75_95, i24 %sext_ln75_39_cast" [nn.cpp:75]   --->   Operation 769 'mul' 'mul_ln75_50' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 770 [1/2] (2.15ns)   --->   "%layer2_weights_57_load = load i4 %layer2_weights_57_addr" [nn.cpp:75]   --->   Operation 770 'load' 'layer2_weights_57_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>
ST_52 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln75_96 = sext i12 %layer2_weights_57_load" [nn.cpp:75]   --->   Operation 771 'sext' 'sext_ln75_96' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 772 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_50)   --->   "%mul_ln75_51 = mul i24 %sext_ln75_96, i24 %sext_ln75_40_cast" [nn.cpp:75]   --->   Operation 772 'mul' 'mul_ln75_51' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 773 [1/2] (2.15ns)   --->   "%layer2_weights_58_load = load i4 %layer2_weights_58_addr" [nn.cpp:75]   --->   Operation 773 'load' 'layer2_weights_58_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_52 : Operation 774 [1/2] (2.15ns)   --->   "%layer2_weights_59_load = load i4 %layer2_weights_59_addr" [nn.cpp:75]   --->   Operation 774 'load' 'layer2_weights_59_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_52 : Operation 775 [1/2] (2.15ns)   --->   "%layer2_weights_61_load = load i4 %layer2_weights_61_addr" [nn.cpp:75]   --->   Operation 775 'load' 'layer2_weights_61_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_52 : Operation 776 [1/2] (2.15ns)   --->   "%layer2_weights_62_load = load i4 %layer2_weights_62_addr" [nn.cpp:75]   --->   Operation 776 'load' 'layer2_weights_62_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 10> <ROM>
ST_52 : Operation 777 [1/2] (2.15ns)   --->   "%layer2_weights_63_load = load i4 %layer2_weights_63_addr" [nn.cpp:75]   --->   Operation 777 'load' 'layer2_weights_63_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_52 : Operation 778 [1/2] (2.15ns)   --->   "%layer2_bias_load = load i4 %layer2_bias_addr" [nn.cpp:77]   --->   Operation 778 'load' 'layer2_bias_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 53 <SV = 52> <Delay = 4.20>
ST_53 : Operation 779 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_48 = add i24 %shl_ln75_47, i24 %sext_ln75_94" [nn.cpp:75]   --->   Operation 779 'add' 'add_ln75_48' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 780 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_49)   --->   "%mul_ln75_50 = mul i24 %sext_ln75_95, i24 %sext_ln75_39_cast" [nn.cpp:75]   --->   Operation 780 'mul' 'mul_ln75_50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_48, i32 8, i32 23" [nn.cpp:75]   --->   Operation 781 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 782 [1/1] (0.00ns)   --->   "%shl_ln75_48 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_49, i8 0" [nn.cpp:75]   --->   Operation 782 'bitconcatenate' 'shl_ln75_48' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 783 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_49 = add i24 %shl_ln75_48, i24 %mul_ln75_50" [nn.cpp:75]   --->   Operation 783 'add' 'add_ln75_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 784 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_50)   --->   "%mul_ln75_51 = mul i24 %sext_ln75_96, i24 %sext_ln75_40_cast" [nn.cpp:75]   --->   Operation 784 'mul' 'mul_ln75_51' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln75_97 = sext i11 %layer2_weights_58_load" [nn.cpp:75]   --->   Operation 785 'sext' 'sext_ln75_97' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 786 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_51)   --->   "%mul_ln75_52 = mul i24 %sext_ln75_97, i24 %sext_ln75_41_cast" [nn.cpp:75]   --->   Operation 786 'mul' 'mul_ln75_52' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 53> <Delay = 4.20>
ST_54 : Operation 787 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_49 = add i24 %shl_ln75_48, i24 %mul_ln75_50" [nn.cpp:75]   --->   Operation 787 'add' 'add_ln75_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 788 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_50)   --->   "%mul_ln75_51 = mul i24 %sext_ln75_96, i24 %sext_ln75_40_cast" [nn.cpp:75]   --->   Operation 788 'mul' 'mul_ln75_51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 789 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_49, i32 8, i32 23" [nn.cpp:75]   --->   Operation 789 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 790 [1/1] (0.00ns)   --->   "%shl_ln75_49 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_50, i8 0" [nn.cpp:75]   --->   Operation 790 'bitconcatenate' 'shl_ln75_49' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 791 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_50 = add i24 %shl_ln75_49, i24 %mul_ln75_51" [nn.cpp:75]   --->   Operation 791 'add' 'add_ln75_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 792 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_51)   --->   "%mul_ln75_52 = mul i24 %sext_ln75_97, i24 %sext_ln75_41_cast" [nn.cpp:75]   --->   Operation 792 'mul' 'mul_ln75_52' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 793 [1/1] (0.00ns)   --->   "%sext_ln75_98 = sext i4 %layer2_weights_59_load" [nn.cpp:75]   --->   Operation 793 'sext' 'sext_ln75_98' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 794 [1/1] (0.00ns)   --->   "%zext_ln75_8 = zext i5 %sext_ln75_98" [nn.cpp:75]   --->   Operation 794 'zext' 'zext_ln75_8' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 795 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_52)   --->   "%mul_ln75_53 = mul i21 %zext_ln75_8, i21 %layer1_output_53_cast_cast" [nn.cpp:75]   --->   Operation 795 'mul' 'mul_ln75_53' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 55 <SV = 54> <Delay = 4.20>
ST_55 : Operation 796 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_50 = add i24 %shl_ln75_49, i24 %mul_ln75_51" [nn.cpp:75]   --->   Operation 796 'add' 'add_ln75_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 797 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_51)   --->   "%mul_ln75_52 = mul i24 %sext_ln75_97, i24 %sext_ln75_41_cast" [nn.cpp:75]   --->   Operation 797 'mul' 'mul_ln75_52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_50, i32 8, i32 23" [nn.cpp:75]   --->   Operation 798 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 799 [1/1] (0.00ns)   --->   "%shl_ln75_50 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_51, i8 0" [nn.cpp:75]   --->   Operation 799 'bitconcatenate' 'shl_ln75_50' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 800 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_51 = add i24 %shl_ln75_50, i24 %mul_ln75_52" [nn.cpp:75]   --->   Operation 800 'add' 'add_ln75_51' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 801 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_52)   --->   "%mul_ln75_53 = mul i21 %zext_ln75_8, i21 %layer1_output_53_cast_cast" [nn.cpp:75]   --->   Operation 801 'mul' 'mul_ln75_53' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln75_100 = sext i11 %layer2_weights_61_load" [nn.cpp:75]   --->   Operation 802 'sext' 'sext_ln75_100' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 803 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_53)   --->   "%mul_ln75_54 = mul i24 %sext_ln75_100, i24 %sext_ln75_42_cast" [nn.cpp:75]   --->   Operation 803 'mul' 'mul_ln75_54' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 56 <SV = 55> <Delay = 4.20>
ST_56 : Operation 804 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_51 = add i24 %shl_ln75_50, i24 %mul_ln75_52" [nn.cpp:75]   --->   Operation 804 'add' 'add_ln75_51' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 805 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_52)   --->   "%mul_ln75_53 = mul i21 %zext_ln75_8, i21 %layer1_output_53_cast_cast" [nn.cpp:75]   --->   Operation 805 'mul' 'mul_ln75_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 806 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_51, i32 8, i32 23" [nn.cpp:75]   --->   Operation 806 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 807 [1/1] (0.00ns)   --->   "%shl_ln75_51 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_52, i8 0" [nn.cpp:75]   --->   Operation 807 'bitconcatenate' 'shl_ln75_51' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 808 [1/1] (0.00ns) (grouped into DSP with root node add_ln75_52)   --->   "%sext_ln75_99 = sext i21 %mul_ln75_53" [nn.cpp:75]   --->   Operation 808 'sext' 'sext_ln75_99' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 809 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_52 = add i24 %shl_ln75_51, i24 %sext_ln75_99" [nn.cpp:75]   --->   Operation 809 'add' 'add_ln75_52' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 810 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_53)   --->   "%mul_ln75_54 = mul i24 %sext_ln75_100, i24 %sext_ln75_42_cast" [nn.cpp:75]   --->   Operation 810 'mul' 'mul_ln75_54' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln75_9 = zext i5 %layer2_weights_62_load" [nn.cpp:75]   --->   Operation 811 'zext' 'zext_ln75_9' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 812 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_54)   --->   "%mul_ln75_55 = mul i21 %zext_ln75_9, i21 %layer1_output_55_cast_cast" [nn.cpp:75]   --->   Operation 812 'mul' 'mul_ln75_55' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 57 <SV = 56> <Delay = 4.20>
ST_57 : Operation 813 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_52 = add i24 %shl_ln75_51, i24 %sext_ln75_99" [nn.cpp:75]   --->   Operation 813 'add' 'add_ln75_52' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 814 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_53)   --->   "%mul_ln75_54 = mul i24 %sext_ln75_100, i24 %sext_ln75_42_cast" [nn.cpp:75]   --->   Operation 814 'mul' 'mul_ln75_54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 815 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_52, i32 8, i32 23" [nn.cpp:75]   --->   Operation 815 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 816 [1/1] (0.00ns)   --->   "%shl_ln75_52 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_53, i8 0" [nn.cpp:75]   --->   Operation 816 'bitconcatenate' 'shl_ln75_52' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 817 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_53 = add i24 %shl_ln75_52, i24 %mul_ln75_54" [nn.cpp:75]   --->   Operation 817 'add' 'add_ln75_53' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 818 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_54)   --->   "%mul_ln75_55 = mul i21 %zext_ln75_9, i21 %layer1_output_55_cast_cast" [nn.cpp:75]   --->   Operation 818 'mul' 'mul_ln75_55' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln75_102 = sext i10 %layer2_weights_63_load" [nn.cpp:75]   --->   Operation 819 'sext' 'sext_ln75_102' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 820 [3/3] (1.45ns) (grouped into DSP with root node add_ln75_55)   --->   "%mul_ln75_56 = mul i24 %sext_ln75_102, i24 %sext_ln75_43_cast" [nn.cpp:75]   --->   Operation 820 'mul' 'mul_ln75_56' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 58 <SV = 57> <Delay = 4.20>
ST_58 : Operation 821 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_53 = add i24 %shl_ln75_52, i24 %mul_ln75_54" [nn.cpp:75]   --->   Operation 821 'add' 'add_ln75_53' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 822 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_54)   --->   "%mul_ln75_55 = mul i21 %zext_ln75_9, i21 %layer1_output_55_cast_cast" [nn.cpp:75]   --->   Operation 822 'mul' 'mul_ln75_55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 823 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_53, i32 8, i32 23" [nn.cpp:75]   --->   Operation 823 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 824 [1/1] (0.00ns)   --->   "%shl_ln75_53 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_54, i8 0" [nn.cpp:75]   --->   Operation 824 'bitconcatenate' 'shl_ln75_53' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 825 [1/1] (0.00ns) (grouped into DSP with root node add_ln75_54)   --->   "%sext_ln75_101 = sext i21 %mul_ln75_55" [nn.cpp:75]   --->   Operation 825 'sext' 'sext_ln75_101' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 826 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_54 = add i24 %shl_ln75_53, i24 %sext_ln75_101" [nn.cpp:75]   --->   Operation 826 'add' 'add_ln75_54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 827 [2/3] (1.45ns) (grouped into DSP with root node add_ln75_55)   --->   "%mul_ln75_56 = mul i24 %sext_ln75_102, i24 %sext_ln75_43_cast" [nn.cpp:75]   --->   Operation 827 'mul' 'mul_ln75_56' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 59 <SV = 58> <Delay = 4.20>
ST_59 : Operation 828 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_54 = add i24 %shl_ln75_53, i24 %sext_ln75_101" [nn.cpp:75]   --->   Operation 828 'add' 'add_ln75_54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 829 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_55)   --->   "%mul_ln75_56 = mul i24 %sext_ln75_102, i24 %sext_ln75_43_cast" [nn.cpp:75]   --->   Operation 829 'mul' 'mul_ln75_56' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 830 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_54, i32 8, i32 23" [nn.cpp:75]   --->   Operation 830 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 831 [1/1] (0.00ns)   --->   "%shl_ln75_54 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_55, i8 0" [nn.cpp:75]   --->   Operation 831 'bitconcatenate' 'shl_ln75_54' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 832 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_55 = add i24 %shl_ln75_54, i24 %mul_ln75_56" [nn.cpp:75]   --->   Operation 832 'add' 'add_ln75_55' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 860 [1/1] (0.00ns)   --->   "%layer2_output_load = load i16 %layer2_output"   --->   Operation 860 'load' 'layer2_output_load' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_59 : Operation 861 [1/1] (0.00ns)   --->   "%layer2_output_1_load = load i16 %layer2_output_1"   --->   Operation 861 'load' 'layer2_output_1_load' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_59 : Operation 862 [1/1] (0.00ns)   --->   "%layer2_output_2_load = load i16 %layer2_output_2"   --->   Operation 862 'load' 'layer2_output_2_load' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_59 : Operation 863 [1/1] (0.00ns)   --->   "%layer2_output_3_load = load i16 %layer2_output_3"   --->   Operation 863 'load' 'layer2_output_3_load' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_59 : Operation 864 [1/1] (0.00ns)   --->   "%layer2_output_4_load = load i16 %layer2_output_4"   --->   Operation 864 'load' 'layer2_output_4_load' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_59 : Operation 865 [1/1] (0.00ns)   --->   "%layer2_output_5_load = load i16 %layer2_output_5"   --->   Operation 865 'load' 'layer2_output_5_load' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_59 : Operation 866 [1/1] (0.00ns)   --->   "%layer2_output_6_load = load i16 %layer2_output_6"   --->   Operation 866 'load' 'layer2_output_6_load' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_59 : Operation 867 [1/1] (0.00ns)   --->   "%layer2_output_7_load = load i16 %layer2_output_7"   --->   Operation 867 'load' 'layer2_output_7_load' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_59 : Operation 868 [1/1] (0.00ns)   --->   "%layer2_output_8_load = load i16 %layer2_output_8"   --->   Operation 868 'load' 'layer2_output_8_load' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_59 : Operation 869 [1/1] (0.00ns)   --->   "%layer2_output_9_load = load i16 %layer2_output_9"   --->   Operation 869 'load' 'layer2_output_9_load' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_59 : Operation 870 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer2_output_9_out, i16 %layer2_output_9_load"   --->   Operation 870 'write' 'write_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_59 : Operation 871 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer2_output_8_out, i16 %layer2_output_8_load"   --->   Operation 871 'write' 'write_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_59 : Operation 872 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer2_output_7_out, i16 %layer2_output_7_load"   --->   Operation 872 'write' 'write_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_59 : Operation 873 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer2_output_6_out, i16 %layer2_output_6_load"   --->   Operation 873 'write' 'write_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_59 : Operation 874 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer2_output_5_out, i16 %layer2_output_5_load"   --->   Operation 874 'write' 'write_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_59 : Operation 875 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer2_output_4_out, i16 %layer2_output_4_load"   --->   Operation 875 'write' 'write_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_59 : Operation 876 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer2_output_3_out, i16 %layer2_output_3_load"   --->   Operation 876 'write' 'write_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_59 : Operation 877 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer2_output_2_out, i16 %layer2_output_2_load"   --->   Operation 877 'write' 'write_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_59 : Operation 878 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer2_output_1_out, i16 %layer2_output_1_load"   --->   Operation 878 'write' 'write_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_59 : Operation 879 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer2_output_out, i16 %layer2_output_load"   --->   Operation 879 'write' 'write_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_59 : Operation 880 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 880 'ret' 'ret_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 60 <SV = 59> <Delay = 4.24>
ST_60 : Operation 833 [1/1] (0.00ns)   --->   "%specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [nn.cpp:71]   --->   Operation 833 'specpipeline' 'specpipeline_ln71' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 834 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [nn.cpp:52]   --->   Operation 834 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 835 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [nn.cpp:70]   --->   Operation 835 'specloopname' 'specloopname_ln70' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 836 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln75_55 = add i24 %shl_ln75_54, i24 %mul_ln75_56" [nn.cpp:75]   --->   Operation 836 'add' 'add_ln75_55' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 837 [1/1] (0.00ns)   --->   "%sum = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_55, i32 8, i32 23" [nn.cpp:75]   --->   Operation 837 'partselect' 'sum' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 838 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i11 %layer2_bias_load" [nn.cpp:77]   --->   Operation 838 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 839 [1/1] (2.14ns)   --->   "%layer2_output_11 = add i16 %sext_ln77, i16 %sum" [nn.cpp:77]   --->   Operation 839 'add' 'layer2_output_11' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 840 [1/1] (0.00ns)   --->   "%store_ln78 = store i16 %layer2_output_11, i16 %layer2_output_8" [nn.cpp:78]   --->   Operation 840 'store' 'store_ln78' <Predicate = (i_1 == 8)> <Delay = 0.00>
ST_60 : Operation 841 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx53.exit" [nn.cpp:78]   --->   Operation 841 'br' 'br_ln78' <Predicate = (i_1 == 8)> <Delay = 0.00>
ST_60 : Operation 842 [1/1] (0.00ns)   --->   "%store_ln78 = store i16 %layer2_output_11, i16 %layer2_output_7" [nn.cpp:78]   --->   Operation 842 'store' 'store_ln78' <Predicate = (i_1 == 7)> <Delay = 0.00>
ST_60 : Operation 843 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx53.exit" [nn.cpp:78]   --->   Operation 843 'br' 'br_ln78' <Predicate = (i_1 == 7)> <Delay = 0.00>
ST_60 : Operation 844 [1/1] (0.00ns)   --->   "%store_ln78 = store i16 %layer2_output_11, i16 %layer2_output_6" [nn.cpp:78]   --->   Operation 844 'store' 'store_ln78' <Predicate = (i_1 == 6)> <Delay = 0.00>
ST_60 : Operation 845 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx53.exit" [nn.cpp:78]   --->   Operation 845 'br' 'br_ln78' <Predicate = (i_1 == 6)> <Delay = 0.00>
ST_60 : Operation 846 [1/1] (0.00ns)   --->   "%store_ln78 = store i16 %layer2_output_11, i16 %layer2_output_5" [nn.cpp:78]   --->   Operation 846 'store' 'store_ln78' <Predicate = (i_1 == 5)> <Delay = 0.00>
ST_60 : Operation 847 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx53.exit" [nn.cpp:78]   --->   Operation 847 'br' 'br_ln78' <Predicate = (i_1 == 5)> <Delay = 0.00>
ST_60 : Operation 848 [1/1] (0.00ns)   --->   "%store_ln78 = store i16 %layer2_output_11, i16 %layer2_output_4" [nn.cpp:78]   --->   Operation 848 'store' 'store_ln78' <Predicate = (i_1 == 4)> <Delay = 0.00>
ST_60 : Operation 849 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx53.exit" [nn.cpp:78]   --->   Operation 849 'br' 'br_ln78' <Predicate = (i_1 == 4)> <Delay = 0.00>
ST_60 : Operation 850 [1/1] (0.00ns)   --->   "%store_ln78 = store i16 %layer2_output_11, i16 %layer2_output_3" [nn.cpp:78]   --->   Operation 850 'store' 'store_ln78' <Predicate = (i_1 == 3)> <Delay = 0.00>
ST_60 : Operation 851 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx53.exit" [nn.cpp:78]   --->   Operation 851 'br' 'br_ln78' <Predicate = (i_1 == 3)> <Delay = 0.00>
ST_60 : Operation 852 [1/1] (0.00ns)   --->   "%store_ln78 = store i16 %layer2_output_11, i16 %layer2_output_2" [nn.cpp:78]   --->   Operation 852 'store' 'store_ln78' <Predicate = (i_1 == 2)> <Delay = 0.00>
ST_60 : Operation 853 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx53.exit" [nn.cpp:78]   --->   Operation 853 'br' 'br_ln78' <Predicate = (i_1 == 2)> <Delay = 0.00>
ST_60 : Operation 854 [1/1] (0.00ns)   --->   "%store_ln78 = store i16 %layer2_output_11, i16 %layer2_output_1" [nn.cpp:78]   --->   Operation 854 'store' 'store_ln78' <Predicate = (i_1 == 1)> <Delay = 0.00>
ST_60 : Operation 855 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx53.exit" [nn.cpp:78]   --->   Operation 855 'br' 'br_ln78' <Predicate = (i_1 == 1)> <Delay = 0.00>
ST_60 : Operation 856 [1/1] (0.00ns)   --->   "%store_ln78 = store i16 %layer2_output_11, i16 %layer2_output" [nn.cpp:78]   --->   Operation 856 'store' 'store_ln78' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_60 : Operation 857 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx53.exit" [nn.cpp:78]   --->   Operation 857 'br' 'br_ln78' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_60 : Operation 858 [1/1] (0.00ns)   --->   "%store_ln78 = store i16 %layer2_output_11, i16 %layer2_output_9" [nn.cpp:78]   --->   Operation 858 'store' 'store_ln78' <Predicate = (i_1 == 15) | (i_1 == 14) | (i_1 == 13) | (i_1 == 12) | (i_1 == 11) | (i_1 == 10) | (i_1 == 9)> <Delay = 0.00>
ST_60 : Operation 859 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx53.exit" [nn.cpp:78]   --->   Operation 859 'br' 'br_ln78' <Predicate = (i_1 == 15) | (i_1 == 14) | (i_1 == 13) | (i_1 == 12) | (i_1 == 11) | (i_1 == 10) | (i_1 == 9)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.387ns
The critical path consists of the following:
	'alloca' operation ('i') [126]  (0.000 ns)
	'load' operation ('i', nn.cpp:70) on local variable 'i' [254]  (0.000 ns)
	'add' operation ('add_ln70', nn.cpp:70) [256]  (1.777 ns)
	'store' operation ('store_ln70', nn.cpp:70) of variable 'add_ln70', nn.cpp:70 on local variable 'i' [708]  (1.610 ns)

 <State 2>: 3.602ns
The critical path consists of the following:
	'load' operation ('layer2_weights_1_load', nn.cpp:75) on array 'layer2_weights_1' [268]  (2.152 ns)
	'mul' operation of DSP[274] ('mul_ln75_1', nn.cpp:75) [270]  (1.450 ns)

 <State 3>: 5.570ns
The critical path consists of the following:
	'mul' operation ('mul_ln75', nn.cpp:75) [266]  (5.570 ns)

 <State 4>: 3.602ns
The critical path consists of the following:
	'load' operation ('layer2_weights_3_load', nn.cpp:75) on array 'layer2_weights_3' [283]  (2.152 ns)
	'mul' operation of DSP[288] ('mul_ln75_3', nn.cpp:75) [285]  (1.450 ns)

 <State 5>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[274] ('add_ln75', nn.cpp:75) [274]  (2.100 ns)
	'add' operation of DSP[281] ('add_ln75_1', nn.cpp:75) [281]  (2.100 ns)

 <State 6>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[281] ('add_ln75_1', nn.cpp:75) [281]  (2.100 ns)
	'add' operation of DSP[288] ('add_ln75_2', nn.cpp:75) [288]  (2.100 ns)

 <State 7>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[288] ('add_ln75_2', nn.cpp:75) [288]  (2.100 ns)
	'add' operation of DSP[295] ('add_ln75_3', nn.cpp:75) [295]  (2.100 ns)

 <State 8>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[295] ('add_ln75_3', nn.cpp:75) [295]  (2.100 ns)
	'add' operation of DSP[302] ('add_ln75_4', nn.cpp:75) [302]  (2.100 ns)

 <State 9>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[302] ('add_ln75_4', nn.cpp:75) [302]  (2.100 ns)
	'add' operation of DSP[309] ('add_ln75_5', nn.cpp:75) [309]  (2.100 ns)

 <State 10>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[309] ('add_ln75_5', nn.cpp:75) [309]  (2.100 ns)
	'add' operation of DSP[316] ('add_ln75_6', nn.cpp:75) [316]  (2.100 ns)

 <State 11>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[316] ('add_ln75_6', nn.cpp:75) [316]  (2.100 ns)
	'add' operation of DSP[323] ('add_ln75_7', nn.cpp:75) [323]  (2.100 ns)

 <State 12>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[323] ('add_ln75_7', nn.cpp:75) [323]  (2.100 ns)
	'add' operation of DSP[330] ('add_ln75_8', nn.cpp:75) [330]  (2.100 ns)

 <State 13>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[330] ('add_ln75_8', nn.cpp:75) [330]  (2.100 ns)
	'add' operation of DSP[337] ('add_ln75_9', nn.cpp:75) [337]  (2.100 ns)

 <State 14>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[337] ('add_ln75_9', nn.cpp:75) [337]  (2.100 ns)
	'add' operation of DSP[344] ('add_ln75_10', nn.cpp:75) [344]  (2.100 ns)

 <State 15>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[344] ('add_ln75_10', nn.cpp:75) [344]  (2.100 ns)
	'add' operation of DSP[351] ('add_ln75_11', nn.cpp:75) [351]  (2.100 ns)

 <State 16>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[351] ('add_ln75_11', nn.cpp:75) [351]  (2.100 ns)
	'add' operation of DSP[358] ('add_ln75_12', nn.cpp:75) [358]  (2.100 ns)

 <State 17>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[358] ('add_ln75_12', nn.cpp:75) [358]  (2.100 ns)
	'add' operation of DSP[365] ('add_ln75_13', nn.cpp:75) [365]  (2.100 ns)

 <State 18>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[365] ('add_ln75_13', nn.cpp:75) [365]  (2.100 ns)
	'add' operation of DSP[372] ('add_ln75_14', nn.cpp:75) [372]  (2.100 ns)

 <State 19>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[372] ('add_ln75_14', nn.cpp:75) [372]  (2.100 ns)
	'add' operation of DSP[379] ('add_ln75_15', nn.cpp:75) [379]  (2.100 ns)

 <State 20>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[379] ('add_ln75_15', nn.cpp:75) [379]  (2.100 ns)
	'add' operation of DSP[386] ('add_ln75_16', nn.cpp:75) [386]  (2.100 ns)

 <State 21>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[386] ('add_ln75_16', nn.cpp:75) [386]  (2.100 ns)
	'add' operation of DSP[394] ('add_ln75_17', nn.cpp:75) [394]  (2.100 ns)

 <State 22>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[394] ('add_ln75_17', nn.cpp:75) [394]  (2.100 ns)
	'add' operation of DSP[401] ('add_ln75_18', nn.cpp:75) [401]  (2.100 ns)

 <State 23>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[401] ('add_ln75_18', nn.cpp:75) [401]  (2.100 ns)
	'add' operation of DSP[408] ('add_ln75_19', nn.cpp:75) [408]  (2.100 ns)

 <State 24>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[408] ('add_ln75_19', nn.cpp:75) [408]  (2.100 ns)
	'add' operation of DSP[415] ('add_ln75_20', nn.cpp:75) [415]  (2.100 ns)

 <State 25>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[415] ('add_ln75_20', nn.cpp:75) [415]  (2.100 ns)
	'add' operation of DSP[422] ('add_ln75_21', nn.cpp:75) [422]  (2.100 ns)

 <State 26>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[422] ('add_ln75_21', nn.cpp:75) [422]  (2.100 ns)
	'add' operation of DSP[430] ('add_ln75_22', nn.cpp:75) [430]  (2.100 ns)

 <State 27>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[430] ('add_ln75_22', nn.cpp:75) [430]  (2.100 ns)
	'add' operation of DSP[437] ('add_ln75_23', nn.cpp:75) [437]  (2.100 ns)

 <State 28>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[437] ('add_ln75_23', nn.cpp:75) [437]  (2.100 ns)
	'add' operation of DSP[444] ('add_ln75_24', nn.cpp:75) [444]  (2.100 ns)

 <State 29>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[444] ('add_ln75_24', nn.cpp:75) [444]  (2.100 ns)
	'add' operation of DSP[451] ('add_ln75_25', nn.cpp:75) [451]  (2.100 ns)

 <State 30>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[451] ('add_ln75_25', nn.cpp:75) [451]  (2.100 ns)
	'add' operation of DSP[458] ('add_ln75_26', nn.cpp:75) [458]  (2.100 ns)

 <State 31>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[458] ('add_ln75_26', nn.cpp:75) [458]  (2.100 ns)
	'add' operation of DSP[465] ('add_ln75_27', nn.cpp:75) [465]  (2.100 ns)

 <State 32>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[465] ('add_ln75_27', nn.cpp:75) [465]  (2.100 ns)
	'add' operation of DSP[472] ('add_ln75_28', nn.cpp:75) [472]  (2.100 ns)

 <State 33>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[472] ('add_ln75_28', nn.cpp:75) [472]  (2.100 ns)
	'add' operation of DSP[480] ('add_ln75_29', nn.cpp:75) [480]  (2.100 ns)

 <State 34>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[480] ('add_ln75_29', nn.cpp:75) [480]  (2.100 ns)
	'add' operation of DSP[487] ('add_ln75_30', nn.cpp:75) [487]  (2.100 ns)

 <State 35>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[487] ('add_ln75_30', nn.cpp:75) [487]  (2.100 ns)
	'add' operation of DSP[494] ('add_ln75_31', nn.cpp:75) [494]  (2.100 ns)

 <State 36>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[494] ('add_ln75_31', nn.cpp:75) [494]  (2.100 ns)
	'add' operation of DSP[502] ('add_ln75_32', nn.cpp:75) [502]  (2.100 ns)

 <State 37>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[502] ('add_ln75_32', nn.cpp:75) [502]  (2.100 ns)
	'add' operation of DSP[509] ('add_ln75_33', nn.cpp:75) [509]  (2.100 ns)

 <State 38>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[509] ('add_ln75_33', nn.cpp:75) [509]  (2.100 ns)
	'add' operation of DSP[516] ('add_ln75_34', nn.cpp:75) [516]  (2.100 ns)

 <State 39>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[516] ('add_ln75_34', nn.cpp:75) [516]  (2.100 ns)
	'add' operation of DSP[523] ('add_ln75_35', nn.cpp:75) [523]  (2.100 ns)

 <State 40>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[523] ('add_ln75_35', nn.cpp:75) [523]  (2.100 ns)
	'add' operation of DSP[530] ('add_ln75_36', nn.cpp:75) [530]  (2.100 ns)

 <State 41>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[530] ('add_ln75_36', nn.cpp:75) [530]  (2.100 ns)
	'add' operation of DSP[537] ('add_ln75_37', nn.cpp:75) [537]  (2.100 ns)

 <State 42>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[537] ('add_ln75_37', nn.cpp:75) [537]  (2.100 ns)
	'add' operation of DSP[544] ('add_ln75_38', nn.cpp:75) [544]  (2.100 ns)

 <State 43>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[544] ('add_ln75_38', nn.cpp:75) [544]  (2.100 ns)
	'add' operation of DSP[551] ('add_ln75_39', nn.cpp:75) [551]  (2.100 ns)

 <State 44>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[551] ('add_ln75_39', nn.cpp:75) [551]  (2.100 ns)
	'add' operation of DSP[559] ('add_ln75_40', nn.cpp:75) [559]  (2.100 ns)

 <State 45>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[559] ('add_ln75_40', nn.cpp:75) [559]  (2.100 ns)
	'add' operation of DSP[567] ('add_ln75_41', nn.cpp:75) [567]  (2.100 ns)

 <State 46>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[567] ('add_ln75_41', nn.cpp:75) [567]  (2.100 ns)
	'add' operation of DSP[574] ('add_ln75_42', nn.cpp:75) [574]  (2.100 ns)

 <State 47>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[574] ('add_ln75_42', nn.cpp:75) [574]  (2.100 ns)
	'add' operation of DSP[582] ('add_ln75_43', nn.cpp:75) [582]  (2.100 ns)

 <State 48>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[582] ('add_ln75_43', nn.cpp:75) [582]  (2.100 ns)
	'add' operation of DSP[589] ('add_ln75_44', nn.cpp:75) [589]  (2.100 ns)

 <State 49>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[589] ('add_ln75_44', nn.cpp:75) [589]  (2.100 ns)
	'add' operation of DSP[596] ('add_ln75_45', nn.cpp:75) [596]  (2.100 ns)

 <State 50>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[596] ('add_ln75_45', nn.cpp:75) [596]  (2.100 ns)
	'add' operation of DSP[603] ('add_ln75_46', nn.cpp:75) [603]  (2.100 ns)

 <State 51>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[603] ('add_ln75_46', nn.cpp:75) [603]  (2.100 ns)
	'add' operation of DSP[610] ('add_ln75_47', nn.cpp:75) [610]  (2.100 ns)

 <State 52>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[610] ('add_ln75_47', nn.cpp:75) [610]  (2.100 ns)
	'add' operation of DSP[618] ('add_ln75_48', nn.cpp:75) [618]  (2.100 ns)

 <State 53>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[618] ('add_ln75_48', nn.cpp:75) [618]  (2.100 ns)
	'add' operation of DSP[625] ('add_ln75_49', nn.cpp:75) [625]  (2.100 ns)

 <State 54>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[625] ('add_ln75_49', nn.cpp:75) [625]  (2.100 ns)
	'add' operation of DSP[632] ('add_ln75_50', nn.cpp:75) [632]  (2.100 ns)

 <State 55>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[632] ('add_ln75_50', nn.cpp:75) [632]  (2.100 ns)
	'add' operation of DSP[639] ('add_ln75_51', nn.cpp:75) [639]  (2.100 ns)

 <State 56>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[639] ('add_ln75_51', nn.cpp:75) [639]  (2.100 ns)
	'add' operation of DSP[648] ('add_ln75_52', nn.cpp:75) [648]  (2.100 ns)

 <State 57>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[648] ('add_ln75_52', nn.cpp:75) [648]  (2.100 ns)
	'add' operation of DSP[655] ('add_ln75_53', nn.cpp:75) [655]  (2.100 ns)

 <State 58>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[655] ('add_ln75_53', nn.cpp:75) [655]  (2.100 ns)
	'add' operation of DSP[663] ('add_ln75_54', nn.cpp:75) [663]  (2.100 ns)

 <State 59>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[663] ('add_ln75_54', nn.cpp:75) [663]  (2.100 ns)
	'add' operation of DSP[670] ('add_ln75_55', nn.cpp:75) [670]  (2.100 ns)

 <State 60>: 4.246ns
The critical path consists of the following:
	'add' operation of DSP[670] ('add_ln75_55', nn.cpp:75) [670]  (2.100 ns)
	'add' operation ('layer2_output', nn.cpp:77) [675]  (2.146 ns)
	'store' operation ('store_ln78', nn.cpp:78) of variable 'layer2_output', nn.cpp:77 on local variable 'layer2_output' [678]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
