#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x131f11a70 .scope module, "FIFO_tb" "FIFO_tb" 2 3;
 .timescale -9 -12;
v0x131f25110_0 .var "FIFO_clr_n", 0 0;
v0x131f251d0_0 .var "FIFO_reset_n", 0 0;
v0x131f25260_0 .var "clk", 0 0;
v0x131f25310_0 .var "data_in", 7 0;
v0x131f253c0_0 .net "data_out_r", 7 0, L_0x131f25830;  1 drivers
v0x131f25490_0 .var "pop", 0 0;
v0x131f25540_0 .var "push", 0 0;
S_0x131f0ba30 .scope module, "DUT" "FIFO" 2 16, 3 3 0, S_0x131f11a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FIFO_reset_n";
    .port_info 2 /INPUT 1 "FIFO_clr_n";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
    .port_info 5 /INPUT 1 "push";
    .port_info 6 /INPUT 1 "pop";
P_0x131f0bba0 .param/l "FIFO_cntr_w" 0 3 7, +C4<00000000000000000000000000000100>;
P_0x131f0bbe0 .param/l "FIFO_depth" 0 3 4, +C4<00000000000000000000000000010000>;
P_0x131f0bc20 .param/l "FIFO_pntr_w" 0 3 6, +C4<00000000000000000000000000000100>;
P_0x131f0bc60 .param/l "FIFO_width" 0 3 5, +C4<00000000000000000000000000001000>;
L_0x131f25830 .functor BUFZ 8, L_0x131f255f0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x131f0bca0 .array "FIFO", 0 15, 7 0;
v0x131f06ee0_0 .net "FIFO_clr_n", 0 0, v0x131f25110_0;  1 drivers
v0x131f24740_0 .net "FIFO_reset_n", 0 0, v0x131f251d0_0;  1 drivers
v0x131f247f0_0 .net *"_ivl_0", 7 0, L_0x131f255f0;  1 drivers
v0x131f248a0_0 .net *"_ivl_2", 5 0, L_0x131f256d0;  1 drivers
L_0x128068010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x131f24990_0 .net *"_ivl_5", 1 0, L_0x128068010;  1 drivers
v0x131f24a40_0 .var "btm", 3 0;
v0x131f24af0_0 .net "clk", 0 0, v0x131f25260_0;  1 drivers
v0x131f24b90_0 .var "cnt", 3 0;
v0x131f24ca0_0 .net "data_in", 7 0, v0x131f25310_0;  1 drivers
v0x131f24d50_0 .net "data_out", 7 0, L_0x131f25830;  alias, 1 drivers
v0x131f24e00_0 .var/i "i", 31 0;
v0x131f24eb0_0 .net "pop", 0 0, v0x131f25490_0;  1 drivers
v0x131f24f50_0 .net "push", 0 0, v0x131f25540_0;  1 drivers
v0x131f24ff0_0 .var "top", 3 0;
E_0x131f0bf50/0 .event negedge, v0x131f06ee0_0;
E_0x131f0bf50/1 .event posedge, v0x131f24af0_0;
E_0x131f0bf50 .event/or E_0x131f0bf50/0, E_0x131f0bf50/1;
L_0x131f255f0 .array/port v0x131f0bca0, L_0x131f256d0;
L_0x131f256d0 .concat [ 4 2 0 0], v0x131f24a40_0, L_0x128068010;
    .scope S_0x131f0ba30;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x131f24e00_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x131f0ba30;
T_1 ;
    %wait E_0x131f0bf50;
    %load/vec4 v0x131f06ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x131f24ff0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x131f24a40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x131f24b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x131f24e00_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x131f24e00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x131f24e00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131f0bca0, 0, 4;
    %load/vec4 v0x131f24e00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x131f24e00_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x131f24740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x131f24ff0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x131f24a40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x131f24b90_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x131f24f50_0;
    %load/vec4 v0x131f24eb0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0x131f24ca0_0;
    %load/vec4 v0x131f24ff0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131f0bca0, 0, 4;
    %load/vec4 v0x131f24ff0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x131f24ff0_0, 0;
    %load/vec4 v0x131f24b90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x131f24b90_0, 0;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v0x131f24a40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x131f24a40_0, 0;
    %load/vec4 v0x131f24b90_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x131f24b90_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x131f24ca0_0;
    %load/vec4 v0x131f24ff0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131f0bca0, 0, 4;
    %load/vec4 v0x131f24a40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x131f24a40_0, 0;
    %load/vec4 v0x131f24ff0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x131f24ff0_0, 0;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x131f11a70;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x131f25260_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x131f25310_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x131f25110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x131f251d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x131f25540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x131f25490_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x131f11a70;
T_3 ;
    %vpi_call 2 29 "$dumpfile", "fifo_sim.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x131f11a70 {0 0 0};
    %pushi/vec4 5, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x131f25260_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x131f25260_0, 0, 1;
    %delay 10000, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "VERIF/FIFO_tb.sv";
    "RTL/FIFO.sv";
