Warning: Design 'NeuronNetworkSystem' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Mon Apr  7 10:14:20 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      5
    Multiply driven inputs (LINT-6)                                 5
--------------------------------------------------------------------------------

Warning: In design 'NeuronNetworkSystem', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NeuronNetworkSystem', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NeuronNetworkSystem', input port 'sclk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NeuronNetworkSystem', input port 'mosi' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NeuronNetworkSystem', input port 'ss' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
1
