// Seed: 14637074
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1
    , id_5,
    output logic id_2,
    input id_3,
    input logic id_4
);
  logic id_6 = 1 ? 1 + 1 : ~id_0;
endmodule
