# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2022, SpinalHDL
# This file is distributed under the same license as the SpinalHDL package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDL \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2023-12-01 11:48+0800\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:5
msgid "Hardware"
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:8
msgid "Introduction"
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:10
msgid "There is the Pinsec toplevel hardware diagram :"
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:16
msgid "RISCV"
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:18
msgid "The RISCV is a 5 stage pipelined CPU with following features :"
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:21
msgid "Instruction cache"
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:22
msgid "Single cycle Barrel shifter"
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:23
msgid "Single cycle MUL, 34 cycle DIV"
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:24
msgid "Interruption support"
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:25
msgid "Dynamic branch prediction"
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:26
msgid "Debug port"
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:29
msgid "AXI4"
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:31
msgid "As previously said, Pinsec integrate an AXI4 bus fabric. AXI4 is not the easiest bus on the Earth but has many advantages like :"
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:34
msgid "A flexible topology"
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:35
msgid "High bandwidth potential"
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:36
msgid "Potential out of order request completion"
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:37
msgid "Easy methods to meets clocks timings"
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:38
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:59
msgid "Standard used by many IP"
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:39
msgid "An hand-shaking methodology that fit with SpinalHDL Stream."
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:41
msgid "From an Area utilization perspective, AXI4 is for sure not the lightest solution, but some techniques could dramatically reduce that issue :"
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:44
msgid "Using Read-Only/Write-Only AXI4 variations where it's possible"
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:45
msgid "Introducing an Axi4-Shared variation where a new ARW channel is introduced to replace AR and AW channels. This solution divide resources usage by two for the address decoding and the address arbitration."
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:46
msgid "Depending the interconnect implementation, if masters doesn't use the R/B channels ready, this path will be removed until each slaves at synthesis, which relax timings."
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:47
msgid "As the AXI4 spec suggest, the interconnect can expand the transactions ID by aggregating the corresponding input port id. This allow the interconnect to have an infinite number of pending request and also to support out of order completion with a negligible area cost (transaction id expand)."
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:49
msgid "The Pinsec interconnect doesn't introduce latency cycles."
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:52
msgid "APB3"
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:54
msgid "In Pinsec, all peripherals implement an APB3 bus to be interfaced. The APB3 choice was motivated by following reasons :"
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:57
msgid "Very simple bus (no burst)"
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:58
msgid "Use very few resources"
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:62
msgid "Generate the RTL"
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:64
msgid "To generate the RTL, you have multiple solutions :"
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:66
msgid "You can download the SpinalHDL source code, and then run :"
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:72
msgid "Or you can create your own main into your own SBT project and then run it :"
msgstr ""

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:86
msgid "Currently, only the verilog version was tested in simulation and in FPGA because the last release of GHDL is not compatible with cocotb."
msgstr ""
