// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/08/2018 21:31:40"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Part5 (
	SW,
	KEY,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7);
input 	[15:0] SW;
input 	[1:0] KEY;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;

// Design Ports Information
// KEY[1]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[0]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[1]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[2]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[3]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[4]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[5]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[6]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[0]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[1]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[2]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[3]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[4]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[5]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \KEY[0]~input_o ;
wire \KEY[0]~inputclkctrl_outclk ;
wire \SW[2]~input_o ;
wire \bit2|latch_1|Q~combout ;
wire \bit2|latch_2|Q~combout ;
wire \SW[3]~input_o ;
wire \bit3|latch_1|Q~combout ;
wire \bit3|latch_2|Q~combout ;
wire \SW[0]~input_o ;
wire \bit0|latch_1|Q~combout ;
wire \bit0|latch_2|Q~combout ;
wire \SW[1]~input_o ;
wire \bit1|latch_1|Q~combout ;
wire \bit1|latch_2|Q~combout ;
wire \disp0|Add14~0_combout ;
wire \disp0|Add11~0_combout ;
wire \disp0|Add8~0_combout ;
wire \disp0|Add6~0_combout ;
wire \disp0|Add3~0_combout ;
wire \disp0|Add0~0_combout ;
wire \SW[4]~input_o ;
wire \bit4|latch_1|Q~combout ;
wire \bit4|latch_2|Q~combout ;
wire \SW[7]~input_o ;
wire \bit7|latch_1|Q~combout ;
wire \bit7|latch_2|Q~combout ;
wire \SW[6]~input_o ;
wire \bit6|latch_1|Q~combout ;
wire \bit6|latch_2|Q~combout ;
wire \SW[5]~input_o ;
wire \bit5|latch_1|Q~combout ;
wire \bit5|latch_2|Q~combout ;
wire \disp1|Add14~0_combout ;
wire \disp1|Add11~0_combout ;
wire \disp1|Add8~0_combout ;
wire \disp1|Add6~0_combout ;
wire \disp1|Add3~0_combout ;
wire \disp1|Add0~0_combout ;
wire \SW[10]~input_o ;
wire \bit10|latch_1|Q~combout ;
wire \bit10|latch_2|Q~combout ;
wire \SW[11]~input_o ;
wire \bit11|latch_1|Q~combout ;
wire \bit11|latch_2|Q~combout ;
wire \SW[9]~input_o ;
wire \bit9|latch_1|Q~combout ;
wire \bit9|latch_2|Q~combout ;
wire \SW[8]~input_o ;
wire \bit8|latch_1|Q~combout ;
wire \bit8|latch_2|Q~combout ;
wire \disp2|Add14~0_combout ;
wire \disp2|Add11~0_combout ;
wire \disp2|Add8~0_combout ;
wire \disp2|Add6~0_combout ;
wire \disp2|Add3~0_combout ;
wire \disp2|Add0~0_combout ;
wire \SW[14]~input_o ;
wire \bit14|latch_1|Q~combout ;
wire \bit14|latch_2|Q~combout ;
wire \SW[15]~input_o ;
wire \bit15|latch_1|Q~combout ;
wire \bit15|latch_2|Q~combout ;
wire \SW[12]~input_o ;
wire \bit12|latch_1|Q~combout ;
wire \bit12|latch_2|Q~combout ;
wire \SW[13]~input_o ;
wire \bit13|latch_1|Q~combout ;
wire \bit13|latch_2|Q~combout ;
wire \disp3|Add14~0_combout ;
wire \disp3|Add11~0_combout ;
wire \disp3|Add8~0_combout ;
wire \disp3|Add6~0_combout ;
wire \disp3|Add3~0_combout ;
wire \disp3|Add0~0_combout ;
wire \out2[0]~1_combout ;
wire \out2[0]~1clkctrl_outclk ;
wire \disp4|Add14~0_combout ;
wire \disp4|Add11~0_combout ;
wire \disp4|Add8~0_combout ;
wire \disp4|Add6~0_combout ;
wire \disp4|Add3~0_combout ;
wire \disp4|Add0~0_combout ;
wire \disp5|Add14~0_combout ;
wire \disp5|Add11~0_combout ;
wire \disp5|Add8~0_combout ;
wire \disp5|Add6~0_combout ;
wire \disp5|Add3~0_combout ;
wire \disp5|Add0~0_combout ;
wire \disp6|Add14~0_combout ;
wire \disp6|Add11~0_combout ;
wire \disp6|Add8~0_combout ;
wire \disp6|Add6~0_combout ;
wire \disp6|Add3~0_combout ;
wire \disp6|Add0~0_combout ;
wire \disp7|Add14~0_combout ;
wire \disp7|Add11~0_combout ;
wire \disp7|Add8~0_combout ;
wire \disp7|Add6~0_combout ;
wire \disp7|Add3~0_combout ;
wire \disp7|Add0~0_combout ;
wire [6:0] \disp0|out ;
wire [6:0] \disp7|out ;
wire [6:0] \disp6|out ;
wire [6:0] \disp5|out ;
wire [6:0] \disp4|out ;
wire [6:0] \disp3|out ;
wire [6:0] \disp2|out ;
wire [6:0] \disp1|out ;
wire [15:0] out2;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \HEX0[0]~output (
	.i(\disp0|Add14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \HEX0[1]~output (
	.i(\disp0|Add11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\disp0|Add8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\disp0|Add6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\disp0|out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \HEX0[5]~output (
	.i(\disp0|Add3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\disp0|Add0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \HEX1[0]~output (
	.i(\disp1|Add14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \HEX1[1]~output (
	.i(\disp1|Add11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \HEX1[2]~output (
	.i(\disp1|Add8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \HEX1[3]~output (
	.i(\disp1|Add6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\disp1|out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\disp1|Add3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\disp1|Add0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \HEX2[0]~output (
	.i(\disp2|Add14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \HEX2[1]~output (
	.i(\disp2|Add11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \HEX2[2]~output (
	.i(\disp2|Add8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\disp2|Add6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \HEX2[4]~output (
	.i(\disp2|out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \HEX2[5]~output (
	.i(\disp2|Add3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\disp2|Add0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\disp3|Add14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \HEX3[1]~output (
	.i(\disp3|Add11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX3[2]~output (
	.i(\disp3|Add8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\disp3|Add6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \HEX3[4]~output (
	.i(\disp3|out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[5]~output (
	.i(\disp3|Add3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\disp3|Add0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \HEX4[0]~output (
	.i(\disp4|Add14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \HEX4[1]~output (
	.i(\disp4|Add11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \HEX4[2]~output (
	.i(\disp4|Add8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \HEX4[3]~output (
	.i(\disp4|Add6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \HEX4[4]~output (
	.i(\disp4|out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \HEX4[5]~output (
	.i(\disp4|Add3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \HEX4[6]~output (
	.i(!\disp4|Add0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \HEX5[0]~output (
	.i(\disp5|Add14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\disp5|Add11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \HEX5[2]~output (
	.i(\disp5|Add8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\disp5|Add6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \HEX5[4]~output (
	.i(\disp5|out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \HEX5[5]~output (
	.i(\disp5|Add3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \HEX5[6]~output (
	.i(!\disp5|Add0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(\disp6|Add14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \HEX6[1]~output (
	.i(\disp6|Add11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \HEX6[2]~output (
	.i(\disp6|Add8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\disp6|Add6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(\disp6|out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \HEX6[5]~output (
	.i(\disp6|Add3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(!\disp6|Add0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \HEX7[0]~output (
	.i(\disp7|Add14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(\disp7|Add11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \HEX7[2]~output (
	.i(\disp7|Add8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \HEX7[3]~output (
	.i(\disp7|Add6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \HEX7[4]~output (
	.i(\disp7|out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX7[5]~output (
	.i(\disp7|Add3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX7[6]~output (
	.i(!\disp7|Add0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \KEY[0]~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\KEY[0]~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\KEY[0]~inputclkctrl_outclk ));
// synopsys translate_off
defparam \KEY[0]~inputclkctrl .clock_type = "global clock";
defparam \KEY[0]~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y72_N2
cycloneive_lcell_comb \bit2|latch_1|Q (
// Equation(s):
// \bit2|latch_1|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit2|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\SW[2]~input_o ))

	.dataa(gnd),
	.datab(\SW[2]~input_o ),
	.datac(\bit2|latch_1|Q~combout ),
	.datad(\KEY[0]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\bit2|latch_1|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit2|latch_1|Q .lut_mask = 16'hF0CC;
defparam \bit2|latch_1|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y72_N10
cycloneive_lcell_comb \bit2|latch_2|Q (
// Equation(s):
// \bit2|latch_2|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit2|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\bit2|latch_2|Q~combout ))

	.dataa(\bit2|latch_2|Q~combout ),
	.datab(gnd),
	.datac(\KEY[0]~inputclkctrl_outclk ),
	.datad(\bit2|latch_1|Q~combout ),
	.cin(gnd),
	.combout(\bit2|latch_2|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit2|latch_2|Q .lut_mask = 16'hFA0A;
defparam \bit2|latch_2|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N1
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y72_N16
cycloneive_lcell_comb \bit3|latch_1|Q (
// Equation(s):
// \bit3|latch_1|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit3|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\SW[3]~input_o ))

	.dataa(\SW[3]~input_o ),
	.datab(\bit3|latch_1|Q~combout ),
	.datac(gnd),
	.datad(\KEY[0]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\bit3|latch_1|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit3|latch_1|Q .lut_mask = 16'hCCAA;
defparam \bit3|latch_1|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y72_N8
cycloneive_lcell_comb \bit3|latch_2|Q (
// Equation(s):
// \bit3|latch_2|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit3|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\bit3|latch_2|Q~combout ))

	.dataa(gnd),
	.datab(\bit3|latch_2|Q~combout ),
	.datac(\KEY[0]~inputclkctrl_outclk ),
	.datad(\bit3|latch_1|Q~combout ),
	.cin(gnd),
	.combout(\bit3|latch_2|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit3|latch_2|Q .lut_mask = 16'hFC0C;
defparam \bit3|latch_2|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N8
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y72_N6
cycloneive_lcell_comb \bit0|latch_1|Q (
// Equation(s):
// \bit0|latch_1|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit0|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\SW[0]~input_o ))

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(\KEY[0]~inputclkctrl_outclk ),
	.datad(\bit0|latch_1|Q~combout ),
	.cin(gnd),
	.combout(\bit0|latch_1|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit0|latch_1|Q .lut_mask = 16'hFC0C;
defparam \bit0|latch_1|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y72_N18
cycloneive_lcell_comb \bit0|latch_2|Q (
// Equation(s):
// \bit0|latch_2|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit0|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\bit0|latch_2|Q~combout ))

	.dataa(gnd),
	.datab(\bit0|latch_2|Q~combout ),
	.datac(\KEY[0]~inputclkctrl_outclk ),
	.datad(\bit0|latch_1|Q~combout ),
	.cin(gnd),
	.combout(\bit0|latch_2|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit0|latch_2|Q .lut_mask = 16'hFC0C;
defparam \bit0|latch_2|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N22
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y72_N20
cycloneive_lcell_comb \bit1|latch_1|Q (
// Equation(s):
// \bit1|latch_1|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit1|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\SW[1]~input_o ))

	.dataa(\SW[1]~input_o ),
	.datab(gnd),
	.datac(\bit1|latch_1|Q~combout ),
	.datad(\KEY[0]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\bit1|latch_1|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit1|latch_1|Q .lut_mask = 16'hF0AA;
defparam \bit1|latch_1|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y72_N28
cycloneive_lcell_comb \bit1|latch_2|Q (
// Equation(s):
// \bit1|latch_2|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit1|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\bit1|latch_2|Q~combout ))

	.dataa(gnd),
	.datab(\bit1|latch_2|Q~combout ),
	.datac(\KEY[0]~inputclkctrl_outclk ),
	.datad(\bit1|latch_1|Q~combout ),
	.cin(gnd),
	.combout(\bit1|latch_2|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit1|latch_2|Q .lut_mask = 16'hFC0C;
defparam \bit1|latch_2|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y72_N0
cycloneive_lcell_comb \disp0|Add14~0 (
// Equation(s):
// \disp0|Add14~0_combout  = (\bit2|latch_2|Q~combout  & (!\bit1|latch_2|Q~combout  & (\bit3|latch_2|Q~combout  $ (!\bit0|latch_2|Q~combout )))) # (!\bit2|latch_2|Q~combout  & (\bit0|latch_2|Q~combout  & (\bit3|latch_2|Q~combout  $ (!\bit1|latch_2|Q~combout 
// ))))

	.dataa(\bit2|latch_2|Q~combout ),
	.datab(\bit3|latch_2|Q~combout ),
	.datac(\bit0|latch_2|Q~combout ),
	.datad(\bit1|latch_2|Q~combout ),
	.cin(gnd),
	.combout(\disp0|Add14~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp0|Add14~0 .lut_mask = 16'h4092;
defparam \disp0|Add14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y72_N26
cycloneive_lcell_comb \disp0|Add11~0 (
// Equation(s):
// \disp0|Add11~0_combout  = (\bit2|latch_2|Q~combout  & (\bit3|latch_2|Q~combout  $ (\bit0|latch_2|Q~combout  $ (\bit1|latch_2|Q~combout )))) # (!\bit2|latch_2|Q~combout  & (\bit3|latch_2|Q~combout  & (\bit0|latch_2|Q~combout  & \bit1|latch_2|Q~combout )))

	.dataa(\bit2|latch_2|Q~combout ),
	.datab(\bit3|latch_2|Q~combout ),
	.datac(\bit0|latch_2|Q~combout ),
	.datad(\bit1|latch_2|Q~combout ),
	.cin(gnd),
	.combout(\disp0|Add11~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp0|Add11~0 .lut_mask = 16'hC228;
defparam \disp0|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y72_N12
cycloneive_lcell_comb \disp0|Add8~0 (
// Equation(s):
// \disp0|Add8~0_combout  = (\bit2|latch_2|Q~combout  & (\bit3|latch_2|Q~combout  & (\bit0|latch_2|Q~combout  $ (!\bit1|latch_2|Q~combout )))) # (!\bit2|latch_2|Q~combout  & (!\bit3|latch_2|Q~combout  & (!\bit0|latch_2|Q~combout  & \bit1|latch_2|Q~combout 
// )))

	.dataa(\bit2|latch_2|Q~combout ),
	.datab(\bit3|latch_2|Q~combout ),
	.datac(\bit0|latch_2|Q~combout ),
	.datad(\bit1|latch_2|Q~combout ),
	.cin(gnd),
	.combout(\disp0|Add8~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp0|Add8~0 .lut_mask = 16'h8108;
defparam \disp0|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y72_N30
cycloneive_lcell_comb \disp0|Add6~0 (
// Equation(s):
// \disp0|Add6~0_combout  = (\bit0|latch_2|Q~combout  & (\bit2|latch_2|Q~combout  $ (((!\bit1|latch_2|Q~combout ))))) # (!\bit0|latch_2|Q~combout  & ((\bit2|latch_2|Q~combout  & (!\bit3|latch_2|Q~combout  & !\bit1|latch_2|Q~combout )) # 
// (!\bit2|latch_2|Q~combout  & (\bit3|latch_2|Q~combout  & \bit1|latch_2|Q~combout ))))

	.dataa(\bit2|latch_2|Q~combout ),
	.datab(\bit3|latch_2|Q~combout ),
	.datac(\bit0|latch_2|Q~combout ),
	.datad(\bit1|latch_2|Q~combout ),
	.cin(gnd),
	.combout(\disp0|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp0|Add6~0 .lut_mask = 16'hA452;
defparam \disp0|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y72_N4
cycloneive_lcell_comb \disp0|out[4] (
// Equation(s):
// \disp0|out [4] = (\bit0|latch_2|Q~combout ) # ((\bit2|latch_2|Q~combout  & !\bit1|latch_2|Q~combout ))

	.dataa(\bit2|latch_2|Q~combout ),
	.datab(\bit1|latch_2|Q~combout ),
	.datac(gnd),
	.datad(\bit0|latch_2|Q~combout ),
	.cin(gnd),
	.combout(\disp0|out [4]),
	.cout());
// synopsys translate_off
defparam \disp0|out[4] .lut_mask = 16'hFF22;
defparam \disp0|out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y72_N14
cycloneive_lcell_comb \disp0|Add3~0 (
// Equation(s):
// \disp0|Add3~0_combout  = (\bit2|latch_2|Q~combout  & ((\bit3|latch_2|Q~combout  & ((!\bit1|latch_2|Q~combout ))) # (!\bit3|latch_2|Q~combout  & (\bit0|latch_2|Q~combout  & \bit1|latch_2|Q~combout )))) # (!\bit2|latch_2|Q~combout  & 
// (!\bit3|latch_2|Q~combout  & ((\bit0|latch_2|Q~combout ) # (\bit1|latch_2|Q~combout ))))

	.dataa(\bit2|latch_2|Q~combout ),
	.datab(\bit3|latch_2|Q~combout ),
	.datac(\bit0|latch_2|Q~combout ),
	.datad(\bit1|latch_2|Q~combout ),
	.cin(gnd),
	.combout(\disp0|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp0|Add3~0 .lut_mask = 16'h3198;
defparam \disp0|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y72_N24
cycloneive_lcell_comb \disp0|Add0~0 (
// Equation(s):
// \disp0|Add0~0_combout  = (\bit3|latch_2|Q~combout ) # ((\bit2|latch_2|Q~combout  & ((!\bit1|latch_2|Q~combout ) # (!\bit0|latch_2|Q~combout ))) # (!\bit2|latch_2|Q~combout  & ((\bit1|latch_2|Q~combout ))))

	.dataa(\bit2|latch_2|Q~combout ),
	.datab(\bit3|latch_2|Q~combout ),
	.datac(\bit0|latch_2|Q~combout ),
	.datad(\bit1|latch_2|Q~combout ),
	.cin(gnd),
	.combout(\disp0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp0|Add0~0 .lut_mask = 16'hDFEE;
defparam \disp0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y48_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N18
cycloneive_lcell_comb \bit4|latch_1|Q (
// Equation(s):
// \bit4|latch_1|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit4|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\SW[4]~input_o ))

	.dataa(gnd),
	.datab(\SW[4]~input_o ),
	.datac(\bit4|latch_1|Q~combout ),
	.datad(\KEY[0]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\bit4|latch_1|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit4|latch_1|Q .lut_mask = 16'hF0CC;
defparam \bit4|latch_1|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N22
cycloneive_lcell_comb \bit4|latch_2|Q (
// Equation(s):
// \bit4|latch_2|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit4|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\bit4|latch_2|Q~combout ))

	.dataa(\bit4|latch_2|Q~combout ),
	.datab(gnd),
	.datac(\KEY[0]~inputclkctrl_outclk ),
	.datad(\bit4|latch_1|Q~combout ),
	.cin(gnd),
	.combout(\bit4|latch_2|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit4|latch_2|Q .lut_mask = 16'hFA0A;
defparam \bit4|latch_2|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N22
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N28
cycloneive_lcell_comb \bit7|latch_1|Q (
// Equation(s):
// \bit7|latch_1|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit7|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\SW[7]~input_o ))

	.dataa(gnd),
	.datab(\SW[7]~input_o ),
	.datac(\KEY[0]~inputclkctrl_outclk ),
	.datad(\bit7|latch_1|Q~combout ),
	.cin(gnd),
	.combout(\bit7|latch_1|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit7|latch_1|Q .lut_mask = 16'hFC0C;
defparam \bit7|latch_1|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N8
cycloneive_lcell_comb \bit7|latch_2|Q (
// Equation(s):
// \bit7|latch_2|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit7|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\bit7|latch_2|Q~combout ))

	.dataa(gnd),
	.datab(\bit7|latch_2|Q~combout ),
	.datac(\KEY[0]~inputclkctrl_outclk ),
	.datad(\bit7|latch_1|Q~combout ),
	.cin(gnd),
	.combout(\bit7|latch_2|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit7|latch_2|Q .lut_mask = 16'hFC0C;
defparam \bit7|latch_2|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N15
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N10
cycloneive_lcell_comb \bit6|latch_1|Q (
// Equation(s):
// \bit6|latch_1|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit6|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\SW[6]~input_o ))

	.dataa(gnd),
	.datab(\SW[6]~input_o ),
	.datac(\KEY[0]~inputclkctrl_outclk ),
	.datad(\bit6|latch_1|Q~combout ),
	.cin(gnd),
	.combout(\bit6|latch_1|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit6|latch_1|Q .lut_mask = 16'hFC0C;
defparam \bit6|latch_1|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N30
cycloneive_lcell_comb \bit6|latch_2|Q (
// Equation(s):
// \bit6|latch_2|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit6|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\bit6|latch_2|Q~combout ))

	.dataa(\bit6|latch_2|Q~combout ),
	.datab(gnd),
	.datac(\KEY[0]~inputclkctrl_outclk ),
	.datad(\bit6|latch_1|Q~combout ),
	.cin(gnd),
	.combout(\bit6|latch_2|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit6|latch_2|Q .lut_mask = 16'hFA0A;
defparam \bit6|latch_2|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N15
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N16
cycloneive_lcell_comb \bit5|latch_1|Q (
// Equation(s):
// \bit5|latch_1|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit5|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\SW[5]~input_o ))

	.dataa(\SW[5]~input_o ),
	.datab(\bit5|latch_1|Q~combout ),
	.datac(gnd),
	.datad(\KEY[0]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\bit5|latch_1|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit5|latch_1|Q .lut_mask = 16'hCCAA;
defparam \bit5|latch_1|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N4
cycloneive_lcell_comb \bit5|latch_2|Q (
// Equation(s):
// \bit5|latch_2|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit5|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\bit5|latch_2|Q~combout ))

	.dataa(gnd),
	.datab(\bit5|latch_2|Q~combout ),
	.datac(\KEY[0]~inputclkctrl_outclk ),
	.datad(\bit5|latch_1|Q~combout ),
	.cin(gnd),
	.combout(\bit5|latch_2|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit5|latch_2|Q .lut_mask = 16'hFC0C;
defparam \bit5|latch_2|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N12
cycloneive_lcell_comb \disp1|Add14~0 (
// Equation(s):
// \disp1|Add14~0_combout  = (\bit7|latch_2|Q~combout  & (\bit4|latch_2|Q~combout  & (\bit6|latch_2|Q~combout  $ (\bit5|latch_2|Q~combout )))) # (!\bit7|latch_2|Q~combout  & (!\bit5|latch_2|Q~combout  & (\bit4|latch_2|Q~combout  $ (\bit6|latch_2|Q~combout 
// ))))

	.dataa(\bit4|latch_2|Q~combout ),
	.datab(\bit7|latch_2|Q~combout ),
	.datac(\bit6|latch_2|Q~combout ),
	.datad(\bit5|latch_2|Q~combout ),
	.cin(gnd),
	.combout(\disp1|Add14~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp1|Add14~0 .lut_mask = 16'h0892;
defparam \disp1|Add14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N6
cycloneive_lcell_comb \disp1|Add11~0 (
// Equation(s):
// \disp1|Add11~0_combout  = (\bit6|latch_2|Q~combout  & (\bit4|latch_2|Q~combout  $ (\bit7|latch_2|Q~combout  $ (\bit5|latch_2|Q~combout )))) # (!\bit6|latch_2|Q~combout  & (\bit4|latch_2|Q~combout  & (\bit7|latch_2|Q~combout  & \bit5|latch_2|Q~combout )))

	.dataa(\bit4|latch_2|Q~combout ),
	.datab(\bit7|latch_2|Q~combout ),
	.datac(\bit6|latch_2|Q~combout ),
	.datad(\bit5|latch_2|Q~combout ),
	.cin(gnd),
	.combout(\disp1|Add11~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp1|Add11~0 .lut_mask = 16'h9860;
defparam \disp1|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N20
cycloneive_lcell_comb \disp1|Add8~0 (
// Equation(s):
// \disp1|Add8~0_combout  = (\bit7|latch_2|Q~combout  & (\bit6|latch_2|Q~combout  & (\bit4|latch_2|Q~combout  $ (!\bit5|latch_2|Q~combout )))) # (!\bit7|latch_2|Q~combout  & (!\bit4|latch_2|Q~combout  & (!\bit6|latch_2|Q~combout  & \bit5|latch_2|Q~combout 
// )))

	.dataa(\bit4|latch_2|Q~combout ),
	.datab(\bit7|latch_2|Q~combout ),
	.datac(\bit6|latch_2|Q~combout ),
	.datad(\bit5|latch_2|Q~combout ),
	.cin(gnd),
	.combout(\disp1|Add8~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp1|Add8~0 .lut_mask = 16'h8140;
defparam \disp1|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N14
cycloneive_lcell_comb \disp1|Add6~0 (
// Equation(s):
// \disp1|Add6~0_combout  = (\bit4|latch_2|Q~combout  & ((\bit6|latch_2|Q~combout  $ (!\bit5|latch_2|Q~combout )))) # (!\bit4|latch_2|Q~combout  & ((\bit7|latch_2|Q~combout  & (!\bit6|latch_2|Q~combout  & \bit5|latch_2|Q~combout )) # 
// (!\bit7|latch_2|Q~combout  & (\bit6|latch_2|Q~combout  & !\bit5|latch_2|Q~combout ))))

	.dataa(\bit4|latch_2|Q~combout ),
	.datab(\bit7|latch_2|Q~combout ),
	.datac(\bit6|latch_2|Q~combout ),
	.datad(\bit5|latch_2|Q~combout ),
	.cin(gnd),
	.combout(\disp1|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp1|Add6~0 .lut_mask = 16'hA41A;
defparam \disp1|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N24
cycloneive_lcell_comb \disp1|out[4] (
// Equation(s):
// \disp1|out [4] = (\bit4|latch_2|Q~combout ) # ((\bit6|latch_2|Q~combout  & !\bit5|latch_2|Q~combout ))

	.dataa(\bit6|latch_2|Q~combout ),
	.datab(gnd),
	.datac(\bit5|latch_2|Q~combout ),
	.datad(\bit4|latch_2|Q~combout ),
	.cin(gnd),
	.combout(\disp1|out [4]),
	.cout());
// synopsys translate_off
defparam \disp1|out[4] .lut_mask = 16'hFF0A;
defparam \disp1|out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N26
cycloneive_lcell_comb \disp1|Add3~0 (
// Equation(s):
// \disp1|Add3~0_combout  = (\bit7|latch_2|Q~combout  & (((\bit6|latch_2|Q~combout  & !\bit5|latch_2|Q~combout )))) # (!\bit7|latch_2|Q~combout  & ((\bit4|latch_2|Q~combout  & ((\bit5|latch_2|Q~combout ) # (!\bit6|latch_2|Q~combout ))) # 
// (!\bit4|latch_2|Q~combout  & (!\bit6|latch_2|Q~combout  & \bit5|latch_2|Q~combout ))))

	.dataa(\bit4|latch_2|Q~combout ),
	.datab(\bit7|latch_2|Q~combout ),
	.datac(\bit6|latch_2|Q~combout ),
	.datad(\bit5|latch_2|Q~combout ),
	.cin(gnd),
	.combout(\disp1|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp1|Add3~0 .lut_mask = 16'h23C2;
defparam \disp1|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N0
cycloneive_lcell_comb \disp1|Add0~0 (
// Equation(s):
// \disp1|Add0~0_combout  = (\bit7|latch_2|Q~combout ) # ((\bit6|latch_2|Q~combout  & ((!\bit5|latch_2|Q~combout ) # (!\bit4|latch_2|Q~combout ))) # (!\bit6|latch_2|Q~combout  & ((\bit5|latch_2|Q~combout ))))

	.dataa(\bit4|latch_2|Q~combout ),
	.datab(\bit7|latch_2|Q~combout ),
	.datac(\bit6|latch_2|Q~combout ),
	.datad(\bit5|latch_2|Q~combout ),
	.cin(gnd),
	.combout(\disp1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp1|Add0~0 .lut_mask = 16'hDFFC;
defparam \disp1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N2
cycloneive_lcell_comb \bit10|latch_1|Q (
// Equation(s):
// \bit10|latch_1|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit10|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\SW[10]~input_o ))

	.dataa(gnd),
	.datab(\SW[10]~input_o ),
	.datac(\KEY[0]~inputclkctrl_outclk ),
	.datad(\bit10|latch_1|Q~combout ),
	.cin(gnd),
	.combout(\bit10|latch_1|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit10|latch_1|Q .lut_mask = 16'hFC0C;
defparam \bit10|latch_1|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N30
cycloneive_lcell_comb \bit10|latch_2|Q (
// Equation(s):
// \bit10|latch_2|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit10|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\bit10|latch_2|Q~combout ))

	.dataa(\bit10|latch_2|Q~combout ),
	.datab(gnd),
	.datac(\KEY[0]~inputclkctrl_outclk ),
	.datad(\bit10|latch_1|Q~combout ),
	.cin(gnd),
	.combout(\bit10|latch_2|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit10|latch_2|Q .lut_mask = 16'hFA0A;
defparam \bit10|latch_2|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N8
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N12
cycloneive_lcell_comb \bit11|latch_1|Q (
// Equation(s):
// \bit11|latch_1|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit11|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\SW[11]~input_o ))

	.dataa(gnd),
	.datab(\SW[11]~input_o ),
	.datac(\KEY[0]~inputclkctrl_outclk ),
	.datad(\bit11|latch_1|Q~combout ),
	.cin(gnd),
	.combout(\bit11|latch_1|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit11|latch_1|Q .lut_mask = 16'hFC0C;
defparam \bit11|latch_1|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N0
cycloneive_lcell_comb \bit11|latch_2|Q (
// Equation(s):
// \bit11|latch_2|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit11|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\bit11|latch_2|Q~combout ))

	.dataa(gnd),
	.datab(\bit11|latch_2|Q~combout ),
	.datac(\KEY[0]~inputclkctrl_outclk ),
	.datad(\bit11|latch_1|Q~combout ),
	.cin(gnd),
	.combout(\bit11|latch_2|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit11|latch_2|Q .lut_mask = 16'hFC0C;
defparam \bit11|latch_2|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N28
cycloneive_lcell_comb \bit9|latch_1|Q (
// Equation(s):
// \bit9|latch_1|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit9|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\SW[9]~input_o ))

	.dataa(gnd),
	.datab(\SW[9]~input_o ),
	.datac(\KEY[0]~inputclkctrl_outclk ),
	.datad(\bit9|latch_1|Q~combout ),
	.cin(gnd),
	.combout(\bit9|latch_1|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit9|latch_1|Q .lut_mask = 16'hFC0C;
defparam \bit9|latch_1|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N8
cycloneive_lcell_comb \bit9|latch_2|Q (
// Equation(s):
// \bit9|latch_2|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit9|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\bit9|latch_2|Q~combout ))

	.dataa(gnd),
	.datab(\bit9|latch_2|Q~combout ),
	.datac(\KEY[0]~inputclkctrl_outclk ),
	.datad(\bit9|latch_1|Q~combout ),
	.cin(gnd),
	.combout(\bit9|latch_2|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit9|latch_2|Q .lut_mask = 16'hFC0C;
defparam \bit9|latch_2|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N6
cycloneive_lcell_comb \bit8|latch_1|Q (
// Equation(s):
// \bit8|latch_1|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit8|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\SW[8]~input_o ))

	.dataa(gnd),
	.datab(\SW[8]~input_o ),
	.datac(\bit8|latch_1|Q~combout ),
	.datad(\KEY[0]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\bit8|latch_1|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit8|latch_1|Q .lut_mask = 16'hF0CC;
defparam \bit8|latch_1|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N22
cycloneive_lcell_comb \bit8|latch_2|Q (
// Equation(s):
// \bit8|latch_2|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit8|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\bit8|latch_2|Q~combout ))

	.dataa(\bit8|latch_2|Q~combout ),
	.datab(gnd),
	.datac(\KEY[0]~inputclkctrl_outclk ),
	.datad(\bit8|latch_1|Q~combout ),
	.cin(gnd),
	.combout(\bit8|latch_2|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit8|latch_2|Q .lut_mask = 16'hFA0A;
defparam \bit8|latch_2|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N16
cycloneive_lcell_comb \disp2|Add14~0 (
// Equation(s):
// \disp2|Add14~0_combout  = (\bit10|latch_2|Q~combout  & (!\bit9|latch_2|Q~combout  & (\bit11|latch_2|Q~combout  $ (!\bit8|latch_2|Q~combout )))) # (!\bit10|latch_2|Q~combout  & (\bit8|latch_2|Q~combout  & (\bit11|latch_2|Q~combout  $ 
// (!\bit9|latch_2|Q~combout ))))

	.dataa(\bit10|latch_2|Q~combout ),
	.datab(\bit11|latch_2|Q~combout ),
	.datac(\bit9|latch_2|Q~combout ),
	.datad(\bit8|latch_2|Q~combout ),
	.cin(gnd),
	.combout(\disp2|Add14~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp2|Add14~0 .lut_mask = 16'h4902;
defparam \disp2|Add14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N18
cycloneive_lcell_comb \disp2|Add11~0 (
// Equation(s):
// \disp2|Add11~0_combout  = (\bit10|latch_2|Q~combout  & (\bit11|latch_2|Q~combout  $ (\bit9|latch_2|Q~combout  $ (\bit8|latch_2|Q~combout )))) # (!\bit10|latch_2|Q~combout  & (\bit11|latch_2|Q~combout  & (\bit9|latch_2|Q~combout  & \bit8|latch_2|Q~combout 
// )))

	.dataa(\bit10|latch_2|Q~combout ),
	.datab(\bit11|latch_2|Q~combout ),
	.datac(\bit9|latch_2|Q~combout ),
	.datad(\bit8|latch_2|Q~combout ),
	.cin(gnd),
	.combout(\disp2|Add11~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp2|Add11~0 .lut_mask = 16'hC228;
defparam \disp2|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N4
cycloneive_lcell_comb \disp2|Add8~0 (
// Equation(s):
// \disp2|Add8~0_combout  = (\bit10|latch_2|Q~combout  & (\bit11|latch_2|Q~combout  & (\bit9|latch_2|Q~combout  $ (!\bit8|latch_2|Q~combout )))) # (!\bit10|latch_2|Q~combout  & (!\bit11|latch_2|Q~combout  & (\bit9|latch_2|Q~combout  & 
// !\bit8|latch_2|Q~combout )))

	.dataa(\bit10|latch_2|Q~combout ),
	.datab(\bit11|latch_2|Q~combout ),
	.datac(\bit9|latch_2|Q~combout ),
	.datad(\bit8|latch_2|Q~combout ),
	.cin(gnd),
	.combout(\disp2|Add8~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp2|Add8~0 .lut_mask = 16'h8018;
defparam \disp2|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N26
cycloneive_lcell_comb \disp2|Add6~0 (
// Equation(s):
// \disp2|Add6~0_combout  = (\bit8|latch_2|Q~combout  & (\bit10|latch_2|Q~combout  $ (((!\bit9|latch_2|Q~combout ))))) # (!\bit8|latch_2|Q~combout  & ((\bit10|latch_2|Q~combout  & (!\bit11|latch_2|Q~combout  & !\bit9|latch_2|Q~combout )) # 
// (!\bit10|latch_2|Q~combout  & (\bit11|latch_2|Q~combout  & \bit9|latch_2|Q~combout ))))

	.dataa(\bit10|latch_2|Q~combout ),
	.datab(\bit11|latch_2|Q~combout ),
	.datac(\bit9|latch_2|Q~combout ),
	.datad(\bit8|latch_2|Q~combout ),
	.cin(gnd),
	.combout(\disp2|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp2|Add6~0 .lut_mask = 16'hA542;
defparam \disp2|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N24
cycloneive_lcell_comb \disp2|out[4] (
// Equation(s):
// \disp2|out [4] = (\bit8|latch_2|Q~combout ) # ((\bit10|latch_2|Q~combout  & !\bit9|latch_2|Q~combout ))

	.dataa(\bit10|latch_2|Q~combout ),
	.datab(\bit9|latch_2|Q~combout ),
	.datac(\bit8|latch_2|Q~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\disp2|out [4]),
	.cout());
// synopsys translate_off
defparam \disp2|out[4] .lut_mask = 16'hF2F2;
defparam \disp2|out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N14
cycloneive_lcell_comb \disp2|Add3~0 (
// Equation(s):
// \disp2|Add3~0_combout  = (\bit10|latch_2|Q~combout  & ((\bit11|latch_2|Q~combout  & (!\bit9|latch_2|Q~combout )) # (!\bit11|latch_2|Q~combout  & (\bit9|latch_2|Q~combout  & \bit8|latch_2|Q~combout )))) # (!\bit10|latch_2|Q~combout  & 
// (!\bit11|latch_2|Q~combout  & ((\bit9|latch_2|Q~combout ) # (\bit8|latch_2|Q~combout ))))

	.dataa(\bit10|latch_2|Q~combout ),
	.datab(\bit11|latch_2|Q~combout ),
	.datac(\bit9|latch_2|Q~combout ),
	.datad(\bit8|latch_2|Q~combout ),
	.cin(gnd),
	.combout(\disp2|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp2|Add3~0 .lut_mask = 16'h3918;
defparam \disp2|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N20
cycloneive_lcell_comb \disp2|Add0~0 (
// Equation(s):
// \disp2|Add0~0_combout  = (\bit11|latch_2|Q~combout ) # ((\bit10|latch_2|Q~combout  & ((!\bit8|latch_2|Q~combout ) # (!\bit9|latch_2|Q~combout ))) # (!\bit10|latch_2|Q~combout  & (\bit9|latch_2|Q~combout )))

	.dataa(\bit10|latch_2|Q~combout ),
	.datab(\bit11|latch_2|Q~combout ),
	.datac(\bit9|latch_2|Q~combout ),
	.datad(\bit8|latch_2|Q~combout ),
	.cin(gnd),
	.combout(\disp2|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp2|Add0~0 .lut_mask = 16'hDEFE;
defparam \disp2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y24_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N10
cycloneive_lcell_comb \bit14|latch_1|Q (
// Equation(s):
// \bit14|latch_1|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit14|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\SW[14]~input_o ))

	.dataa(gnd),
	.datab(\SW[14]~input_o ),
	.datac(\KEY[0]~inputclkctrl_outclk ),
	.datad(\bit14|latch_1|Q~combout ),
	.cin(gnd),
	.combout(\bit14|latch_1|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit14|latch_1|Q .lut_mask = 16'hFC0C;
defparam \bit14|latch_1|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N22
cycloneive_lcell_comb \bit14|latch_2|Q (
// Equation(s):
// \bit14|latch_2|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit14|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\bit14|latch_2|Q~combout ))

	.dataa(\bit14|latch_2|Q~combout ),
	.datab(gnd),
	.datac(\KEY[0]~inputclkctrl_outclk ),
	.datad(\bit14|latch_1|Q~combout ),
	.cin(gnd),
	.combout(\bit14|latch_2|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit14|latch_2|Q .lut_mask = 16'hFA0A;
defparam \bit14|latch_2|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y24_N1
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N0
cycloneive_lcell_comb \bit15|latch_1|Q (
// Equation(s):
// \bit15|latch_1|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\bit15|latch_1|Q~combout )) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\SW[15]~input_o )))

	.dataa(gnd),
	.datab(\bit15|latch_1|Q~combout ),
	.datac(\SW[15]~input_o ),
	.datad(\KEY[0]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\bit15|latch_1|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit15|latch_1|Q .lut_mask = 16'hCCF0;
defparam \bit15|latch_1|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N12
cycloneive_lcell_comb \bit15|latch_2|Q (
// Equation(s):
// \bit15|latch_2|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit15|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\bit15|latch_2|Q~combout ))

	.dataa(\bit15|latch_2|Q~combout ),
	.datab(gnd),
	.datac(\KEY[0]~inputclkctrl_outclk ),
	.datad(\bit15|latch_1|Q~combout ),
	.cin(gnd),
	.combout(\bit15|latch_2|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit15|latch_2|Q .lut_mask = 16'hFA0A;
defparam \bit15|latch_2|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y30_N8
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N18
cycloneive_lcell_comb \bit12|latch_1|Q (
// Equation(s):
// \bit12|latch_1|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit12|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\SW[12]~input_o ))

	.dataa(gnd),
	.datab(\SW[12]~input_o ),
	.datac(\bit12|latch_1|Q~combout ),
	.datad(\KEY[0]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\bit12|latch_1|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit12|latch_1|Q .lut_mask = 16'hF0CC;
defparam \bit12|latch_1|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N30
cycloneive_lcell_comb \bit12|latch_2|Q (
// Equation(s):
// \bit12|latch_2|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit12|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\bit12|latch_2|Q~combout ))

	.dataa(\bit12|latch_2|Q~combout ),
	.datab(gnd),
	.datac(\KEY[0]~inputclkctrl_outclk ),
	.datad(\bit12|latch_1|Q~combout ),
	.cin(gnd),
	.combout(\bit12|latch_2|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit12|latch_2|Q .lut_mask = 16'hFA0A;
defparam \bit12|latch_2|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y30_N1
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N24
cycloneive_lcell_comb \bit13|latch_1|Q (
// Equation(s):
// \bit13|latch_1|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit13|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\SW[13]~input_o ))

	.dataa(gnd),
	.datab(\SW[13]~input_o ),
	.datac(\bit13|latch_1|Q~combout ),
	.datad(\KEY[0]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\bit13|latch_1|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit13|latch_1|Q .lut_mask = 16'hF0CC;
defparam \bit13|latch_1|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N20
cycloneive_lcell_comb \bit13|latch_2|Q (
// Equation(s):
// \bit13|latch_2|Q~combout  = (GLOBAL(\KEY[0]~inputclkctrl_outclk ) & ((\bit13|latch_1|Q~combout ))) # (!GLOBAL(\KEY[0]~inputclkctrl_outclk ) & (\bit13|latch_2|Q~combout ))

	.dataa(gnd),
	.datab(\bit13|latch_2|Q~combout ),
	.datac(\KEY[0]~inputclkctrl_outclk ),
	.datad(\bit13|latch_1|Q~combout ),
	.cin(gnd),
	.combout(\bit13|latch_2|Q~combout ),
	.cout());
// synopsys translate_off
defparam \bit13|latch_2|Q .lut_mask = 16'hFC0C;
defparam \bit13|latch_2|Q .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N4
cycloneive_lcell_comb \disp3|Add14~0 (
// Equation(s):
// \disp3|Add14~0_combout  = (\bit14|latch_2|Q~combout  & (!\bit13|latch_2|Q~combout  & (\bit15|latch_2|Q~combout  $ (!\bit12|latch_2|Q~combout )))) # (!\bit14|latch_2|Q~combout  & (\bit12|latch_2|Q~combout  & (\bit15|latch_2|Q~combout  $ 
// (!\bit13|latch_2|Q~combout ))))

	.dataa(\bit14|latch_2|Q~combout ),
	.datab(\bit15|latch_2|Q~combout ),
	.datac(\bit12|latch_2|Q~combout ),
	.datad(\bit13|latch_2|Q~combout ),
	.cin(gnd),
	.combout(\disp3|Add14~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp3|Add14~0 .lut_mask = 16'h4092;
defparam \disp3|Add14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N6
cycloneive_lcell_comb \disp3|Add11~0 (
// Equation(s):
// \disp3|Add11~0_combout  = (\bit14|latch_2|Q~combout  & (\bit15|latch_2|Q~combout  $ (\bit12|latch_2|Q~combout  $ (\bit13|latch_2|Q~combout )))) # (!\bit14|latch_2|Q~combout  & (\bit15|latch_2|Q~combout  & (\bit12|latch_2|Q~combout  & 
// \bit13|latch_2|Q~combout )))

	.dataa(\bit14|latch_2|Q~combout ),
	.datab(\bit15|latch_2|Q~combout ),
	.datac(\bit12|latch_2|Q~combout ),
	.datad(\bit13|latch_2|Q~combout ),
	.cin(gnd),
	.combout(\disp3|Add11~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp3|Add11~0 .lut_mask = 16'hC228;
defparam \disp3|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N28
cycloneive_lcell_comb \disp3|Add8~0 (
// Equation(s):
// \disp3|Add8~0_combout  = (\bit14|latch_2|Q~combout  & (\bit15|latch_2|Q~combout  & (\bit12|latch_2|Q~combout  $ (!\bit13|latch_2|Q~combout )))) # (!\bit14|latch_2|Q~combout  & (!\bit15|latch_2|Q~combout  & (!\bit12|latch_2|Q~combout  & 
// \bit13|latch_2|Q~combout )))

	.dataa(\bit14|latch_2|Q~combout ),
	.datab(\bit15|latch_2|Q~combout ),
	.datac(\bit12|latch_2|Q~combout ),
	.datad(\bit13|latch_2|Q~combout ),
	.cin(gnd),
	.combout(\disp3|Add8~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp3|Add8~0 .lut_mask = 16'h8108;
defparam \disp3|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N14
cycloneive_lcell_comb \disp3|Add6~0 (
// Equation(s):
// \disp3|Add6~0_combout  = (\bit12|latch_2|Q~combout  & (\bit14|latch_2|Q~combout  $ (((!\bit13|latch_2|Q~combout ))))) # (!\bit12|latch_2|Q~combout  & ((\bit14|latch_2|Q~combout  & (!\bit15|latch_2|Q~combout  & !\bit13|latch_2|Q~combout )) # 
// (!\bit14|latch_2|Q~combout  & (\bit15|latch_2|Q~combout  & \bit13|latch_2|Q~combout ))))

	.dataa(\bit14|latch_2|Q~combout ),
	.datab(\bit15|latch_2|Q~combout ),
	.datac(\bit12|latch_2|Q~combout ),
	.datad(\bit13|latch_2|Q~combout ),
	.cin(gnd),
	.combout(\disp3|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp3|Add6~0 .lut_mask = 16'hA452;
defparam \disp3|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N8
cycloneive_lcell_comb \disp3|out[4] (
// Equation(s):
// \disp3|out [4] = (\bit12|latch_2|Q~combout ) # ((\bit14|latch_2|Q~combout  & !\bit13|latch_2|Q~combout ))

	.dataa(\bit14|latch_2|Q~combout ),
	.datab(gnd),
	.datac(\bit12|latch_2|Q~combout ),
	.datad(\bit13|latch_2|Q~combout ),
	.cin(gnd),
	.combout(\disp3|out [4]),
	.cout());
// synopsys translate_off
defparam \disp3|out[4] .lut_mask = 16'hF0FA;
defparam \disp3|out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N26
cycloneive_lcell_comb \disp3|Add3~0 (
// Equation(s):
// \disp3|Add3~0_combout  = (\bit14|latch_2|Q~combout  & ((\bit15|latch_2|Q~combout  & ((!\bit13|latch_2|Q~combout ))) # (!\bit15|latch_2|Q~combout  & (\bit12|latch_2|Q~combout  & \bit13|latch_2|Q~combout )))) # (!\bit14|latch_2|Q~combout  & 
// (!\bit15|latch_2|Q~combout  & ((\bit12|latch_2|Q~combout ) # (\bit13|latch_2|Q~combout ))))

	.dataa(\bit14|latch_2|Q~combout ),
	.datab(\bit15|latch_2|Q~combout ),
	.datac(\bit12|latch_2|Q~combout ),
	.datad(\bit13|latch_2|Q~combout ),
	.cin(gnd),
	.combout(\disp3|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp3|Add3~0 .lut_mask = 16'h3198;
defparam \disp3|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N16
cycloneive_lcell_comb \disp3|Add0~0 (
// Equation(s):
// \disp3|Add0~0_combout  = (\bit15|latch_2|Q~combout ) # ((\bit14|latch_2|Q~combout  & ((!\bit13|latch_2|Q~combout ) # (!\bit12|latch_2|Q~combout ))) # (!\bit14|latch_2|Q~combout  & ((\bit13|latch_2|Q~combout ))))

	.dataa(\bit14|latch_2|Q~combout ),
	.datab(\bit15|latch_2|Q~combout ),
	.datac(\bit12|latch_2|Q~combout ),
	.datad(\bit13|latch_2|Q~combout ),
	.cin(gnd),
	.combout(\disp3|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp3|Add0~0 .lut_mask = 16'hDFEE;
defparam \disp3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N28
cycloneive_lcell_comb \out2[0]~1 (
// Equation(s):
// \out2[0]~1_combout  = !\out2[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\out2[0]~1_combout ),
	.cin(gnd),
	.combout(\out2[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \out2[0]~1 .lut_mask = 16'h00FF;
defparam \out2[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \out2[0]~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\out2[0]~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\out2[0]~1clkctrl_outclk ));
// synopsys translate_off
defparam \out2[0]~1clkctrl .clock_type = "global clock";
defparam \out2[0]~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N28
cycloneive_lcell_comb \out2[3] (
// Equation(s):
// out2[3] = (GLOBAL(\out2[0]~1clkctrl_outclk ) & (\SW[3]~input_o )) # (!GLOBAL(\out2[0]~1clkctrl_outclk ) & ((out2[3])))

	.dataa(\SW[3]~input_o ),
	.datab(gnd),
	.datac(\out2[0]~1clkctrl_outclk ),
	.datad(out2[3]),
	.cin(gnd),
	.combout(out2[3]),
	.cout());
// synopsys translate_off
defparam \out2[3] .lut_mask = 16'hAFA0;
defparam \out2[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N24
cycloneive_lcell_comb \out2[1] (
// Equation(s):
// out2[1] = (GLOBAL(\out2[0]~1clkctrl_outclk ) & (\SW[1]~input_o )) # (!GLOBAL(\out2[0]~1clkctrl_outclk ) & ((out2[1])))

	.dataa(\SW[1]~input_o ),
	.datab(gnd),
	.datac(\out2[0]~1clkctrl_outclk ),
	.datad(out2[1]),
	.cin(gnd),
	.combout(out2[1]),
	.cout());
// synopsys translate_off
defparam \out2[1] .lut_mask = 16'hAFA0;
defparam \out2[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N6
cycloneive_lcell_comb \out2[2] (
// Equation(s):
// out2[2] = (GLOBAL(\out2[0]~1clkctrl_outclk ) & (\SW[2]~input_o )) # (!GLOBAL(\out2[0]~1clkctrl_outclk ) & ((out2[2])))

	.dataa(gnd),
	.datab(\SW[2]~input_o ),
	.datac(\out2[0]~1clkctrl_outclk ),
	.datad(out2[2]),
	.cin(gnd),
	.combout(out2[2]),
	.cout());
// synopsys translate_off
defparam \out2[2] .lut_mask = 16'hCFC0;
defparam \out2[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N18
cycloneive_lcell_comb \out2[0] (
// Equation(s):
// out2[0] = (GLOBAL(\out2[0]~1clkctrl_outclk ) & (\SW[0]~input_o )) # (!GLOBAL(\out2[0]~1clkctrl_outclk ) & ((out2[0])))

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(\out2[0]~1clkctrl_outclk ),
	.datad(out2[0]),
	.cin(gnd),
	.combout(out2[0]),
	.cout());
// synopsys translate_off
defparam \out2[0] .lut_mask = 16'hAFA0;
defparam \out2[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N0
cycloneive_lcell_comb \disp4|Add14~0 (
// Equation(s):
// \disp4|Add14~0_combout  = (out2[3] & (out2[0] & (out2[1] $ (out2[2])))) # (!out2[3] & (!out2[1] & (out2[2] $ (out2[0]))))

	.dataa(out2[3]),
	.datab(out2[1]),
	.datac(out2[2]),
	.datad(out2[0]),
	.cin(gnd),
	.combout(\disp4|Add14~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp4|Add14~0 .lut_mask = 16'h2910;
defparam \disp4|Add14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N2
cycloneive_lcell_comb \disp4|Add11~0 (
// Equation(s):
// \disp4|Add11~0_combout  = (out2[2] & (out2[3] $ (out2[1] $ (out2[0])))) # (!out2[2] & (out2[3] & (out2[1] & out2[0])))

	.dataa(out2[3]),
	.datab(out2[1]),
	.datac(out2[2]),
	.datad(out2[0]),
	.cin(gnd),
	.combout(\disp4|Add11~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp4|Add11~0 .lut_mask = 16'h9860;
defparam \disp4|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N12
cycloneive_lcell_comb \disp4|Add8~0 (
// Equation(s):
// \disp4|Add8~0_combout  = (out2[3] & (out2[2] & (out2[1] $ (!out2[0])))) # (!out2[3] & (out2[1] & (!out2[2] & !out2[0])))

	.dataa(out2[3]),
	.datab(out2[1]),
	.datac(out2[2]),
	.datad(out2[0]),
	.cin(gnd),
	.combout(\disp4|Add8~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp4|Add8~0 .lut_mask = 16'h8024;
defparam \disp4|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N22
cycloneive_lcell_comb \disp4|Add6~0 (
// Equation(s):
// \disp4|Add6~0_combout  = (out2[0] & ((out2[1] $ (!out2[2])))) # (!out2[0] & ((out2[3] & (out2[1] & !out2[2])) # (!out2[3] & (!out2[1] & out2[2]))))

	.dataa(out2[3]),
	.datab(out2[1]),
	.datac(out2[2]),
	.datad(out2[0]),
	.cin(gnd),
	.combout(\disp4|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp4|Add6~0 .lut_mask = 16'hC318;
defparam \disp4|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N8
cycloneive_lcell_comb \disp4|out[4] (
// Equation(s):
// \disp4|out [4] = (out2[0]) # ((!out2[1] & out2[2]))

	.dataa(gnd),
	.datab(out2[1]),
	.datac(out2[2]),
	.datad(out2[0]),
	.cin(gnd),
	.combout(\disp4|out [4]),
	.cout());
// synopsys translate_off
defparam \disp4|out[4] .lut_mask = 16'hFF30;
defparam \disp4|out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N10
cycloneive_lcell_comb \disp4|Add3~0 (
// Equation(s):
// \disp4|Add3~0_combout  = (out2[3] & (!out2[1] & (out2[2]))) # (!out2[3] & ((out2[1] & ((out2[0]) # (!out2[2]))) # (!out2[1] & (!out2[2] & out2[0]))))

	.dataa(out2[3]),
	.datab(out2[1]),
	.datac(out2[2]),
	.datad(out2[0]),
	.cin(gnd),
	.combout(\disp4|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp4|Add3~0 .lut_mask = 16'h6524;
defparam \disp4|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N20
cycloneive_lcell_comb \disp4|Add0~0 (
// Equation(s):
// \disp4|Add0~0_combout  = (out2[3]) # ((out2[1] & ((!out2[0]) # (!out2[2]))) # (!out2[1] & (out2[2])))

	.dataa(out2[3]),
	.datab(out2[1]),
	.datac(out2[2]),
	.datad(out2[0]),
	.cin(gnd),
	.combout(\disp4|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp4|Add0~0 .lut_mask = 16'hBEFE;
defparam \disp4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y47_N10
cycloneive_lcell_comb \out2[6] (
// Equation(s):
// out2[6] = (GLOBAL(\out2[0]~1clkctrl_outclk ) & (\SW[6]~input_o )) # (!GLOBAL(\out2[0]~1clkctrl_outclk ) & ((out2[6])))

	.dataa(gnd),
	.datab(\SW[6]~input_o ),
	.datac(\out2[0]~1clkctrl_outclk ),
	.datad(out2[6]),
	.cin(gnd),
	.combout(out2[6]),
	.cout());
// synopsys translate_off
defparam \out2[6] .lut_mask = 16'hCFC0;
defparam \out2[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y47_N18
cycloneive_lcell_comb \out2[4] (
// Equation(s):
// out2[4] = (GLOBAL(\out2[0]~1clkctrl_outclk ) & (\SW[4]~input_o )) # (!GLOBAL(\out2[0]~1clkctrl_outclk ) & ((out2[4])))

	.dataa(\SW[4]~input_o ),
	.datab(gnd),
	.datac(\out2[0]~1clkctrl_outclk ),
	.datad(out2[4]),
	.cin(gnd),
	.combout(out2[4]),
	.cout());
// synopsys translate_off
defparam \out2[4] .lut_mask = 16'hAFA0;
defparam \out2[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y47_N24
cycloneive_lcell_comb \out2[7] (
// Equation(s):
// out2[7] = (GLOBAL(\out2[0]~1clkctrl_outclk ) & (\SW[7]~input_o )) # (!GLOBAL(\out2[0]~1clkctrl_outclk ) & ((out2[7])))

	.dataa(gnd),
	.datab(\SW[7]~input_o ),
	.datac(\out2[0]~1clkctrl_outclk ),
	.datad(out2[7]),
	.cin(gnd),
	.combout(out2[7]),
	.cout());
// synopsys translate_off
defparam \out2[7] .lut_mask = 16'hCFC0;
defparam \out2[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y47_N20
cycloneive_lcell_comb \out2[5] (
// Equation(s):
// out2[5] = (GLOBAL(\out2[0]~1clkctrl_outclk ) & (\SW[5]~input_o )) # (!GLOBAL(\out2[0]~1clkctrl_outclk ) & ((out2[5])))

	.dataa(\SW[5]~input_o ),
	.datab(gnd),
	.datac(\out2[0]~1clkctrl_outclk ),
	.datad(out2[5]),
	.cin(gnd),
	.combout(out2[5]),
	.cout());
// synopsys translate_off
defparam \out2[5] .lut_mask = 16'hAFA0;
defparam \out2[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y47_N16
cycloneive_lcell_comb \disp5|Add14~0 (
// Equation(s):
// \disp5|Add14~0_combout  = (out2[6] & (!out2[5] & (out2[4] $ (!out2[7])))) # (!out2[6] & (out2[4] & (out2[7] $ (!out2[5]))))

	.dataa(out2[6]),
	.datab(out2[4]),
	.datac(out2[7]),
	.datad(out2[5]),
	.cin(gnd),
	.combout(\disp5|Add14~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp5|Add14~0 .lut_mask = 16'h4086;
defparam \disp5|Add14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y47_N14
cycloneive_lcell_comb \disp5|Add11~0 (
// Equation(s):
// \disp5|Add11~0_combout  = (out2[6] & (out2[4] $ (out2[7] $ (out2[5])))) # (!out2[6] & (out2[4] & (out2[7] & out2[5])))

	.dataa(out2[6]),
	.datab(out2[4]),
	.datac(out2[7]),
	.datad(out2[5]),
	.cin(gnd),
	.combout(\disp5|Add11~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp5|Add11~0 .lut_mask = 16'hC228;
defparam \disp5|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y47_N12
cycloneive_lcell_comb \disp5|Add8~0 (
// Equation(s):
// \disp5|Add8~0_combout  = (out2[6] & (out2[7] & (out2[4] $ (!out2[5])))) # (!out2[6] & (!out2[4] & (!out2[7] & out2[5])))

	.dataa(out2[6]),
	.datab(out2[4]),
	.datac(out2[7]),
	.datad(out2[5]),
	.cin(gnd),
	.combout(\disp5|Add8~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp5|Add8~0 .lut_mask = 16'h8120;
defparam \disp5|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y47_N22
cycloneive_lcell_comb \disp5|Add6~0 (
// Equation(s):
// \disp5|Add6~0_combout  = (out2[4] & (out2[6] $ (((!out2[5]))))) # (!out2[4] & ((out2[6] & (!out2[7] & !out2[5])) # (!out2[6] & (out2[7] & out2[5]))))

	.dataa(out2[6]),
	.datab(out2[4]),
	.datac(out2[7]),
	.datad(out2[5]),
	.cin(gnd),
	.combout(\disp5|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp5|Add6~0 .lut_mask = 16'h9846;
defparam \disp5|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y47_N4
cycloneive_lcell_comb \disp5|out[4] (
// Equation(s):
// \disp5|out [4] = (out2[4]) # ((out2[6] & !out2[5]))

	.dataa(out2[6]),
	.datab(out2[4]),
	.datac(gnd),
	.datad(out2[5]),
	.cin(gnd),
	.combout(\disp5|out [4]),
	.cout());
// synopsys translate_off
defparam \disp5|out[4] .lut_mask = 16'hCCEE;
defparam \disp5|out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y47_N26
cycloneive_lcell_comb \disp5|Add3~0 (
// Equation(s):
// \disp5|Add3~0_combout  = (out2[6] & ((out2[7] & ((!out2[5]))) # (!out2[7] & (out2[4] & out2[5])))) # (!out2[6] & (!out2[7] & ((out2[4]) # (out2[5]))))

	.dataa(out2[6]),
	.datab(out2[4]),
	.datac(out2[7]),
	.datad(out2[5]),
	.cin(gnd),
	.combout(\disp5|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp5|Add3~0 .lut_mask = 16'h0DA4;
defparam \disp5|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y47_N28
cycloneive_lcell_comb \disp5|Add0~0 (
// Equation(s):
// \disp5|Add0~0_combout  = (out2[7]) # ((out2[6] & ((!out2[5]) # (!out2[4]))) # (!out2[6] & ((out2[5]))))

	.dataa(out2[6]),
	.datab(out2[4]),
	.datac(out2[7]),
	.datad(out2[5]),
	.cin(gnd),
	.combout(\disp5|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp5|Add0~0 .lut_mask = 16'hF7FA;
defparam \disp5|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N10
cycloneive_lcell_comb \out2[10] (
// Equation(s):
// out2[10] = (GLOBAL(\out2[0]~1clkctrl_outclk ) & (\SW[10]~input_o )) # (!GLOBAL(\out2[0]~1clkctrl_outclk ) & ((out2[10])))

	.dataa(\SW[10]~input_o ),
	.datab(gnd),
	.datac(\out2[0]~1clkctrl_outclk ),
	.datad(out2[10]),
	.cin(gnd),
	.combout(out2[10]),
	.cout());
// synopsys translate_off
defparam \out2[10] .lut_mask = 16'hAFA0;
defparam \out2[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N18
cycloneive_lcell_comb \out2[8] (
// Equation(s):
// out2[8] = (GLOBAL(\out2[0]~1clkctrl_outclk ) & (\SW[8]~input_o )) # (!GLOBAL(\out2[0]~1clkctrl_outclk ) & ((out2[8])))

	.dataa(\SW[8]~input_o ),
	.datab(gnd),
	.datac(\out2[0]~1clkctrl_outclk ),
	.datad(out2[8]),
	.cin(gnd),
	.combout(out2[8]),
	.cout());
// synopsys translate_off
defparam \out2[8] .lut_mask = 16'hAFA0;
defparam \out2[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N24
cycloneive_lcell_comb \out2[11] (
// Equation(s):
// out2[11] = (GLOBAL(\out2[0]~1clkctrl_outclk ) & (\SW[11]~input_o )) # (!GLOBAL(\out2[0]~1clkctrl_outclk ) & ((out2[11])))

	.dataa(\SW[11]~input_o ),
	.datab(gnd),
	.datac(\out2[0]~1clkctrl_outclk ),
	.datad(out2[11]),
	.cin(gnd),
	.combout(out2[11]),
	.cout());
// synopsys translate_off
defparam \out2[11] .lut_mask = 16'hAFA0;
defparam \out2[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N28
cycloneive_lcell_comb \out2[9] (
// Equation(s):
// out2[9] = (GLOBAL(\out2[0]~1clkctrl_outclk ) & (\SW[9]~input_o )) # (!GLOBAL(\out2[0]~1clkctrl_outclk ) & ((out2[9])))

	.dataa(\SW[9]~input_o ),
	.datab(gnd),
	.datac(\out2[0]~1clkctrl_outclk ),
	.datad(out2[9]),
	.cin(gnd),
	.combout(out2[9]),
	.cout());
// synopsys translate_off
defparam \out2[9] .lut_mask = 16'hAFA0;
defparam \out2[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N12
cycloneive_lcell_comb \disp6|Add14~0 (
// Equation(s):
// \disp6|Add14~0_combout  = (out2[10] & (!out2[9] & (out2[8] $ (!out2[11])))) # (!out2[10] & (out2[8] & (out2[11] $ (!out2[9]))))

	.dataa(out2[10]),
	.datab(out2[8]),
	.datac(out2[11]),
	.datad(out2[9]),
	.cin(gnd),
	.combout(\disp6|Add14~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp6|Add14~0 .lut_mask = 16'h4086;
defparam \disp6|Add14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N14
cycloneive_lcell_comb \disp6|Add11~0 (
// Equation(s):
// \disp6|Add11~0_combout  = (out2[10] & (out2[8] $ (out2[11] $ (out2[9])))) # (!out2[10] & (out2[8] & (out2[11] & out2[9])))

	.dataa(out2[10]),
	.datab(out2[8]),
	.datac(out2[11]),
	.datad(out2[9]),
	.cin(gnd),
	.combout(\disp6|Add11~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp6|Add11~0 .lut_mask = 16'hC228;
defparam \disp6|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N8
cycloneive_lcell_comb \disp6|Add8~0 (
// Equation(s):
// \disp6|Add8~0_combout  = (out2[10] & (out2[11] & (out2[8] $ (!out2[9])))) # (!out2[10] & (!out2[8] & (!out2[11] & out2[9])))

	.dataa(out2[10]),
	.datab(out2[8]),
	.datac(out2[11]),
	.datad(out2[9]),
	.cin(gnd),
	.combout(\disp6|Add8~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp6|Add8~0 .lut_mask = 16'h8120;
defparam \disp6|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N26
cycloneive_lcell_comb \disp6|Add6~0 (
// Equation(s):
// \disp6|Add6~0_combout  = (out2[8] & (out2[10] $ (((!out2[9]))))) # (!out2[8] & ((out2[10] & (!out2[11] & !out2[9])) # (!out2[10] & (out2[11] & out2[9]))))

	.dataa(out2[10]),
	.datab(out2[8]),
	.datac(out2[11]),
	.datad(out2[9]),
	.cin(gnd),
	.combout(\disp6|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp6|Add6~0 .lut_mask = 16'h9846;
defparam \disp6|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N0
cycloneive_lcell_comb \disp6|out[4] (
// Equation(s):
// \disp6|out [4] = (out2[8]) # ((out2[10] & !out2[9]))

	.dataa(out2[10]),
	.datab(out2[8]),
	.datac(gnd),
	.datad(out2[9]),
	.cin(gnd),
	.combout(\disp6|out [4]),
	.cout());
// synopsys translate_off
defparam \disp6|out[4] .lut_mask = 16'hCCEE;
defparam \disp6|out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N30
cycloneive_lcell_comb \disp6|Add3~0 (
// Equation(s):
// \disp6|Add3~0_combout  = (out2[10] & ((out2[11] & ((!out2[9]))) # (!out2[11] & (out2[8] & out2[9])))) # (!out2[10] & (!out2[11] & ((out2[8]) # (out2[9]))))

	.dataa(out2[10]),
	.datab(out2[8]),
	.datac(out2[11]),
	.datad(out2[9]),
	.cin(gnd),
	.combout(\disp6|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp6|Add3~0 .lut_mask = 16'h0DA4;
defparam \disp6|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N16
cycloneive_lcell_comb \disp6|Add0~0 (
// Equation(s):
// \disp6|Add0~0_combout  = (out2[11]) # ((out2[10] & ((!out2[9]) # (!out2[8]))) # (!out2[10] & ((out2[9]))))

	.dataa(out2[10]),
	.datab(out2[8]),
	.datac(out2[11]),
	.datad(out2[9]),
	.cin(gnd),
	.combout(\disp6|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp6|Add0~0 .lut_mask = 16'hF7FA;
defparam \disp6|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N18
cycloneive_lcell_comb \out2[12] (
// Equation(s):
// out2[12] = (GLOBAL(\out2[0]~1clkctrl_outclk ) & (\SW[12]~input_o )) # (!GLOBAL(\out2[0]~1clkctrl_outclk ) & ((out2[12])))

	.dataa(gnd),
	.datab(\SW[12]~input_o ),
	.datac(\out2[0]~1clkctrl_outclk ),
	.datad(out2[12]),
	.cin(gnd),
	.combout(out2[12]),
	.cout());
// synopsys translate_off
defparam \out2[12] .lut_mask = 16'hCFC0;
defparam \out2[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N2
cycloneive_lcell_comb \out2[14] (
// Equation(s):
// out2[14] = (GLOBAL(\out2[0]~1clkctrl_outclk ) & (\SW[14]~input_o )) # (!GLOBAL(\out2[0]~1clkctrl_outclk ) & ((out2[14])))

	.dataa(\SW[14]~input_o ),
	.datab(gnd),
	.datac(\out2[0]~1clkctrl_outclk ),
	.datad(out2[14]),
	.cin(gnd),
	.combout(out2[14]),
	.cout());
// synopsys translate_off
defparam \out2[14] .lut_mask = 16'hAFA0;
defparam \out2[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N24
cycloneive_lcell_comb \out2[15] (
// Equation(s):
// out2[15] = (GLOBAL(\out2[0]~1clkctrl_outclk ) & (\SW[15]~input_o )) # (!GLOBAL(\out2[0]~1clkctrl_outclk ) & ((out2[15])))

	.dataa(gnd),
	.datab(\SW[15]~input_o ),
	.datac(\out2[0]~1clkctrl_outclk ),
	.datad(out2[15]),
	.cin(gnd),
	.combout(out2[15]),
	.cout());
// synopsys translate_off
defparam \out2[15] .lut_mask = 16'hCFC0;
defparam \out2[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N20
cycloneive_lcell_comb \out2[13] (
// Equation(s):
// out2[13] = (GLOBAL(\out2[0]~1clkctrl_outclk ) & (\SW[13]~input_o )) # (!GLOBAL(\out2[0]~1clkctrl_outclk ) & ((out2[13])))

	.dataa(\SW[13]~input_o ),
	.datab(gnd),
	.datac(\out2[0]~1clkctrl_outclk ),
	.datad(out2[13]),
	.cin(gnd),
	.combout(out2[13]),
	.cout());
// synopsys translate_off
defparam \out2[13] .lut_mask = 16'hAFA0;
defparam \out2[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N12
cycloneive_lcell_comb \disp7|Add14~0 (
// Equation(s):
// \disp7|Add14~0_combout  = (out2[14] & (!out2[13] & (out2[12] $ (!out2[15])))) # (!out2[14] & (out2[12] & (out2[15] $ (!out2[13]))))

	.dataa(out2[12]),
	.datab(out2[14]),
	.datac(out2[15]),
	.datad(out2[13]),
	.cin(gnd),
	.combout(\disp7|Add14~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp7|Add14~0 .lut_mask = 16'h2086;
defparam \disp7|Add14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N22
cycloneive_lcell_comb \disp7|Add11~0 (
// Equation(s):
// \disp7|Add11~0_combout  = (out2[14] & (out2[12] $ (out2[15] $ (out2[13])))) # (!out2[14] & (out2[12] & (out2[15] & out2[13])))

	.dataa(out2[12]),
	.datab(out2[14]),
	.datac(out2[15]),
	.datad(out2[13]),
	.cin(gnd),
	.combout(\disp7|Add11~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp7|Add11~0 .lut_mask = 16'hA448;
defparam \disp7|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N16
cycloneive_lcell_comb \disp7|Add8~0 (
// Equation(s):
// \disp7|Add8~0_combout  = (out2[14] & (out2[15] & (out2[12] $ (!out2[13])))) # (!out2[14] & (!out2[12] & (!out2[15] & out2[13])))

	.dataa(out2[12]),
	.datab(out2[14]),
	.datac(out2[15]),
	.datad(out2[13]),
	.cin(gnd),
	.combout(\disp7|Add8~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp7|Add8~0 .lut_mask = 16'h8140;
defparam \disp7|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N26
cycloneive_lcell_comb \disp7|Add6~0 (
// Equation(s):
// \disp7|Add6~0_combout  = (out2[12] & (out2[14] $ (((!out2[13]))))) # (!out2[12] & ((out2[14] & (!out2[15] & !out2[13])) # (!out2[14] & (out2[15] & out2[13]))))

	.dataa(out2[12]),
	.datab(out2[14]),
	.datac(out2[15]),
	.datad(out2[13]),
	.cin(gnd),
	.combout(\disp7|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp7|Add6~0 .lut_mask = 16'h9826;
defparam \disp7|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N8
cycloneive_lcell_comb \disp7|out[4] (
// Equation(s):
// \disp7|out [4] = (out2[12]) # ((out2[14] & !out2[13]))

	.dataa(gnd),
	.datab(out2[12]),
	.datac(out2[14]),
	.datad(out2[13]),
	.cin(gnd),
	.combout(\disp7|out [4]),
	.cout());
// synopsys translate_off
defparam \disp7|out[4] .lut_mask = 16'hCCFC;
defparam \disp7|out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N10
cycloneive_lcell_comb \disp7|Add3~0 (
// Equation(s):
// \disp7|Add3~0_combout  = (out2[14] & ((out2[15] & ((!out2[13]))) # (!out2[15] & (out2[12] & out2[13])))) # (!out2[14] & (!out2[15] & ((out2[12]) # (out2[13]))))

	.dataa(out2[12]),
	.datab(out2[14]),
	.datac(out2[15]),
	.datad(out2[13]),
	.cin(gnd),
	.combout(\disp7|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp7|Add3~0 .lut_mask = 16'h0BC2;
defparam \disp7|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N28
cycloneive_lcell_comb \disp7|Add0~0 (
// Equation(s):
// \disp7|Add0~0_combout  = (out2[15]) # ((out2[14] & ((!out2[13]) # (!out2[12]))) # (!out2[14] & ((out2[13]))))

	.dataa(out2[12]),
	.datab(out2[14]),
	.datac(out2[15]),
	.datad(out2[13]),
	.cin(gnd),
	.combout(\disp7|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp7|Add0~0 .lut_mask = 16'hF7FC;
defparam \disp7|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N8
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
