{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633023451352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633023451358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 30 19:37:31 2021 " "Processing started: Thu Sep 30 19:37:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633023451358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633023451358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculette_v3 -c calculette_v3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculette_v3 -c calculette_v3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633023451358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633023451622 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633023451622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/nec_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/nec_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nec_receiver-bvh " "Found design unit 1: nec_receiver-bvh" {  } { { "src/nec_receiver.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/nec_receiver.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457885 ""} { "Info" "ISGN_ENTITY_NAME" "1 nec_receiver " "Found entity 1: nec_receiver" {  } { { "src/nec_receiver.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/nec_receiver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633023457885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hex_to_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hex_to_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_to_7_seg-behavior " "Found design unit 1: hex_to_7_seg-behavior" {  } { { "src/hex_to_7_seg.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/hex_to_7_seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457888 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7_seg " "Found entity 1: hex_to_7_seg" {  } { { "src/hex_to_7_seg.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/hex_to_7_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633023457888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/full_ir_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/full_ir_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_ir_receiver-behav " "Found design unit 1: full_ir_receiver-behav" {  } { { "src/full_ir_receiver.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/full_ir_receiver.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457890 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_ir_receiver " "Found entity 1: full_ir_receiver" {  } { { "src/full_ir_receiver.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/full_ir_receiver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633023457890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/test_cla_state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/test_cla_state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA-behaviorCLA " "Found design unit 1: CLA-behaviorCLA" {  } { { "src/Test_CLA_state.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457893 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA " "Found entity 1: CLA" {  } { { "src/Test_CLA_state.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633023457893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/buzzer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/buzzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buzzer-Behavioral " "Found design unit 1: buzzer-Behavioral" {  } { { "src/buzzer.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/buzzer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457895 ""} { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "src/buzzer.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/buzzer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633023457895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sep_diz_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/sep_diz_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 separateur_diz_unit-archi_sep_diz_unit " "Found design unit 1: separateur_diz_unit-archi_sep_diz_unit" {  } { { "src/sep_diz_unit.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/sep_diz_unit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457898 ""} { "Info" "ISGN_ENTITY_NAME" "1 separateur_diz_unit " "Found entity 1: separateur_diz_unit" {  } { { "src/sep_diz_unit.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/sep_diz_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633023457898 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/preCLA.vhd " "Can't analyze file -- file src/preCLA.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1633023457900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multi_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/multi_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi4bits-archi_multi4bits " "Found design unit 1: multi4bits-archi_multi4bits" {  } { { "src/multi_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/multi_4bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457903 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi4bits " "Found entity 1: multi4bits" {  } { { "src/multi_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/multi_4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633023457903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdmi_de10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdmi_de10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdmi_de10-archi_hdmi_de10 " "Found design unit 1: hdmi_de10-archi_hdmi_de10" {  } { { "src/hdmi_de10.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/hdmi_de10.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457905 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdmi_de10 " "Found entity 1: hdmi_de10" {  } { { "src/hdmi_de10.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/hdmi_de10.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633023457905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdmi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdmi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 result_img-behavioral " "Found design unit 1: result_img-behavioral" {  } { { "src/hdmi.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/hdmi.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457908 ""} { "Info" "ISGN_ENTITY_NAME" "1 result_img " "Found entity 1: result_img" {  } { { "src/hdmi.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/hdmi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633023457908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/controlmulti.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/controlmulti.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ErorControlMulti-archi_errorMulti " "Found design unit 1: ErorControlMulti-archi_errorMulti" {  } { { "src/controlMulti.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/controlMulti.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457911 ""} { "Info" "ISGN_ENTITY_NAME" "1 ErorControlMulti " "Found entity 1: ErorControlMulti" {  } { { "src/controlMulti.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/controlMulti.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633023457911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/controladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/controladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ErorControlAdd-archi_errorAdd " "Found design unit 1: ErorControlAdd-archi_errorAdd" {  } { { "src/controlAdd.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/controlAdd.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457914 ""} { "Info" "ISGN_ENTITY_NAME" "1 ErorControlAdd " "Found entity 1: ErorControlAdd" {  } { { "src/controlAdd.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/controlAdd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633023457914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/choix_afficheur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/choix_afficheur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 choix_display-archi_choix_display " "Found design unit 1: choix_display-archi_choix_display" {  } { { "src/choix_afficheur.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/choix_afficheur.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457917 ""} { "Info" "ISGN_ENTITY_NAME" "1 choix_display " "Found entity 1: choix_display" {  } { { "src/choix_afficheur.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/choix_afficheur.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633023457917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/calculette.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/calculette.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculator4bits-behavioral " "Found design unit 1: calculator4bits-behavioral" {  } { { "src/calculette.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457920 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculator4bits " "Found entity 1: calculator4bits" {  } { { "src/calculette.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633023457920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/add_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/add_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add4bits-archi_add4bits " "Found design unit 1: add4bits-archi_add4bits" {  } { { "src/add_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/add_4bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457922 ""} { "Info" "ISGN_ENTITY_NAME" "1 add4bits " "Found entity 1: add4bits" {  } { { "src/add_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/add_4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633023457922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/7segments.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/7segments.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-archi_seg7 " "Found design unit 1: seg7-archi_seg7" {  } { { "src/7segments.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/7segments.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457925 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "src/7segments.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/7segments.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633023457925 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/cmplt1.vhd " "Can't analyze file -- file output_files/cmplt1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1633023457927 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/cmplt2.vhd " "Can't analyze file -- file output_files/cmplt2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1633023457929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/top_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_entity-behavioral " "Found design unit 1: top_entity-behavioral" {  } { { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457932 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_entity " "Found entity 1: top_entity" {  } { { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023457932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633023457932 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_entity " "Elaborating entity \"top_entity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633023458042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_ir_receiver full_ir_receiver:IR " "Elaborating entity \"full_ir_receiver\" for hierarchy \"full_ir_receiver:IR\"" {  } { { "src/top_entity.vhd" "IR" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633023458053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nec_receiver full_ir_receiver:IR\|nec_receiver:irRec " "Elaborating entity \"nec_receiver\" for hierarchy \"full_ir_receiver:IR\|nec_receiver:irRec\"" {  } { { "src/full_ir_receiver.vhd" "irRec" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/full_ir_receiver.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633023458068 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp nec_receiver.vhd(55) " "Verilog HDL or VHDL warning at nec_receiver.vhd(55): object \"temp\" assigned a value but never read" {  } { { "src/nec_receiver.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/nec_receiver.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633023458069 "|full_ir_receiver|nec_receiver:irRec"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LG_reg nec_receiver.vhd(66) " "Verilog HDL or VHDL warning at nec_receiver.vhd(66): object \"LG_reg\" assigned a value but never read" {  } { { "src/nec_receiver.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/nec_receiver.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633023458069 "|full_ir_receiver|nec_receiver:irRec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 full_ir_receiver:IR\|seg7:hex00 " "Elaborating entity \"seg7\" for hierarchy \"full_ir_receiver:IR\|seg7:hex00\"" {  } { { "src/full_ir_receiver.vhd" "hex00" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/full_ir_receiver.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633023458070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculator4bits calculator4bits:calculette " "Elaborating entity \"calculator4bits\" for hierarchy \"calculator4bits:calculette\"" {  } { { "src/top_entity.vhd" "calculette" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633023458081 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cinCLA calculette.vhd(18) " "VHDL Signal Declaration warning at calculette.vhd(18): used implicit default value for signal \"cinCLA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/calculette.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1633023458081 "|top_entity|calculator4bits:calculette"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "mode calculette.vhd(256) " "VHDL warning at calculette.vhd(256): sensitivity list already contains mode" {  } { { "src/calculette.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 256 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633023458083 "|top_entity|calculator4bits:calculette"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "mode calculette.vhd(267) " "VHDL warning at calculette.vhd(267): sensitivity list already contains mode" {  } { { "src/calculette.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 267 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633023458083 "|top_entity|calculator4bits:calculette"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "add4bits calculator4bits:calculette\|add4bits:add0 A:archi_add4bits " "Elaborating entity \"add4bits\" using architecture \"A:archi_add4bits\" for hierarchy \"calculator4bits:calculette\|add4bits:add0\"" {  } { { "src/calculette.vhd" "add0" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 63 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633023458092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ErorControlAdd calculator4bits:calculette\|ErorControlAdd:controlAdd " "Elaborating entity \"ErorControlAdd\" for hierarchy \"calculator4bits:calculette\|ErorControlAdd:controlAdd\"" {  } { { "src/calculette.vhd" "controlAdd" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633023458094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi4bits calculator4bits:calculette\|multi4bits:multi0 " "Elaborating entity \"multi4bits\" for hierarchy \"calculator4bits:calculette\|multi4bits:multi0\"" {  } { { "src/calculette.vhd" "multi0" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633023458096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ErorControlMulti calculator4bits:calculette\|ErorControlMulti:controlMulti " "Elaborating entity \"ErorControlMulti\" for hierarchy \"calculator4bits:calculette\|ErorControlMulti:controlMulti\"" {  } { { "src/calculette.vhd" "controlMulti" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633023458098 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ResSigne controlMulti.vhd(32) " "VHDL Process Statement warning at controlMulti.vhd(32): signal \"ResSigne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/controlMulti.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/controlMulti.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633023458098 "|top_entity|calculator4bits:calculette|ErorControlMulti:controlMulti"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA calculator4bits:calculette\|CLA:CLA0 " "Elaborating entity \"CLA\" for hierarchy \"calculator4bits:calculette\|CLA:CLA0\"" {  } { { "src/calculette.vhd" "CLA0" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633023458099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choix_display calculator4bits:calculette\|choix_display:choix_d0 " "Elaborating entity \"choix_display\" for hierarchy \"calculator4bits:calculette\|choix_display:choix_d0\"" {  } { { "src/calculette.vhd" "choix_d0" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633023458112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "separateur_diz_unit calculator4bits:calculette\|separateur_diz_unit:sepA " "Elaborating entity \"separateur_diz_unit\" for hierarchy \"calculator4bits:calculette\|separateur_diz_unit:sepA\"" {  } { { "src/calculette.vhd" "sepA" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633023458114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi_de10 calculator4bits:calculette\|hdmi_de10:hdmi_out0 " "Elaborating entity \"hdmi_de10\" for hierarchy \"calculator4bits:calculette\|hdmi_de10:hdmi_out0\"" {  } { { "src/calculette.vhd" "hdmi_out0" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633023458120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "result_img calculator4bits:calculette\|hdmi_de10:hdmi_out0\|result_img:res_img A:behavioral " "Elaborating entity \"result_img\" using architecture \"A:behavioral\" for hierarchy \"calculator4bits:calculette\|hdmi_de10:hdmi_out0\|result_img:res_img\"" {  } { { "src/hdmi_de10.vhd" "res_img" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/hdmi_de10.vhd" 45 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633023458128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer buzzer:buz " "Elaborating entity \"buzzer\" for hierarchy \"buzzer:buz\"" {  } { { "src/top_entity.vhd" "buz" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633023458137 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset buzzer.vhd(36) " "VHDL Process Statement warning at buzzer.vhd(36): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/buzzer.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/buzzer.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633023458138 "|top_entity|buzzer:buz"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "calculator4bits:calculette\|multi4bits:multi0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"calculator4bits:calculette\|multi4bits:multi0\|Mult0\"" {  } { { "src/multi_4bits.vhd" "Mult0" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/multi_4bits.vhd" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633023458601 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "calculator4bits:calculette\|multi4bits:multi0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"calculator4bits:calculette\|multi4bits:multi0\|Mult1\"" {  } { { "src/multi_4bits.vhd" "Mult1" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/multi_4bits.vhd" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633023458601 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "calculator4bits:calculette\|separateur_diz_unit:sepRes\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"calculator4bits:calculette\|separateur_diz_unit:sepRes\|Div0\"" {  } { { "src/sep_diz_unit.vhd" "Div0" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/sep_diz_unit.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633023458601 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "calculator4bits:calculette\|separateur_diz_unit:sepB\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"calculator4bits:calculette\|separateur_diz_unit:sepB\|Div0\"" {  } { { "src/sep_diz_unit.vhd" "Div0" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/sep_diz_unit.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633023458601 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "calculator4bits:calculette\|separateur_diz_unit:sepA\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"calculator4bits:calculette\|separateur_diz_unit:sepA\|Div0\"" {  } { { "src/sep_diz_unit.vhd" "Div0" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/sep_diz_unit.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633023458601 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1633023458601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calculator4bits:calculette\|multi4bits:multi0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"calculator4bits:calculette\|multi4bits:multi0\|lpm_mult:Mult0\"" {  } { { "src/multi_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/multi_4bits.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633023458634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calculator4bits:calculette\|multi4bits:multi0\|lpm_mult:Mult0 " "Instantiated megafunction \"calculator4bits:calculette\|multi4bits:multi0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633023458634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633023458634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633023458634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633023458634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633023458634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633023458634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633023458634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633023458634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633023458634 ""}  } { { "src/multi_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/multi_4bits.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633023458634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9js.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9js.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9js " "Found entity 1: mult_9js" {  } { { "db/mult_9js.tdf" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/db/mult_9js.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023458664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633023458664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calculator4bits:calculette\|multi4bits:multi0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"calculator4bits:calculette\|multi4bits:multi0\|lpm_mult:Mult1\"" {  } { { "src/multi_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/multi_4bits.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633023458671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calculator4bits:calculette\|multi4bits:multi0\|lpm_mult:Mult1 " "Instantiated megafunction \"calculator4bits:calculette\|multi4bits:multi0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633023458671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633023458671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633023458671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633023458671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633023458671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633023458671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633023458671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633023458671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633023458671 ""}  } { { "src/multi_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/multi_4bits.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633023458671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6cs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6cs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6cs " "Found entity 1: mult_6cs" {  } { { "db/mult_6cs.tdf" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/db/mult_6cs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023458701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633023458701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calculator4bits:calculette\|separateur_diz_unit:sepRes\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"calculator4bits:calculette\|separateur_diz_unit:sepRes\|lpm_divide:Div0\"" {  } { { "src/sep_diz_unit.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/sep_diz_unit.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633023458723 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calculator4bits:calculette\|separateur_diz_unit:sepRes\|lpm_divide:Div0 " "Instantiated megafunction \"calculator4bits:calculette\|separateur_diz_unit:sepRes\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633023458724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633023458724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633023458724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633023458724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633023458724 ""}  } { { "src/sep_diz_unit.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/sep_diz_unit.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633023458724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_v9o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_v9o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_v9o " "Found entity 1: lpm_divide_v9o" {  } { { "db/lpm_divide_v9o.tdf" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/db/lpm_divide_v9o.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023458752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633023458752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4ag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4ag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4ag " "Found entity 1: abs_divider_4ag" {  } { { "db/abs_divider_4ag.tdf" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/db/abs_divider_4ag.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023458764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633023458764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_see.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_see.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_see " "Found entity 1: alt_u_div_see" {  } { { "db/alt_u_div_see.tdf" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/db/alt_u_div_see.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023458776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633023458776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023458808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633023458808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023458839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633023458839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/db/lpm_abs_o99.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633023458852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633023458852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calculator4bits:calculette\|separateur_diz_unit:sepB\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"calculator4bits:calculette\|separateur_diz_unit:sepB\|lpm_divide:Div0\"" {  } { { "src/sep_diz_unit.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/sep_diz_unit.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633023458864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calculator4bits:calculette\|separateur_diz_unit:sepB\|lpm_divide:Div0 " "Instantiated megafunction \"calculator4bits:calculette\|separateur_diz_unit:sepB\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633023458864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633023458864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633023458864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633023458864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633023458864 ""}  } { { "src/sep_diz_unit.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/sep_diz_unit.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633023458864 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "calculator4bits:calculette\|multi4bits:multi0\|lpm_mult:Mult1\|mult_6cs:auto_generated\|le2a\[4\] " "Synthesized away node \"calculator4bits:calculette\|multi4bits:multi0\|lpm_mult:Mult1\|mult_6cs:auto_generated\|le2a\[4\]\"" {  } { { "db/mult_6cs.tdf" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/db/mult_6cs.tdf" 39 6 0 } } { "lpm_mult.tdf" "" { Text "d:/intel-fpga-complete/intel-fpga/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "src/multi_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/multi_4bits.vhd" 35 -1 0 } } { "src/calculette.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 94 0 0 } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633023458927 "|top_entity|calculator4bits:calculette|multi4bits:multi0|lpm_mult:Mult1|mult_6cs:auto_generated|le2a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "calculator4bits:calculette\|multi4bits:multi0\|lpm_mult:Mult1\|mult_6cs:auto_generated\|le2a\[3\] " "Synthesized away node \"calculator4bits:calculette\|multi4bits:multi0\|lpm_mult:Mult1\|mult_6cs:auto_generated\|le2a\[3\]\"" {  } { { "db/mult_6cs.tdf" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/db/mult_6cs.tdf" 39 6 0 } } { "lpm_mult.tdf" "" { Text "d:/intel-fpga-complete/intel-fpga/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "src/multi_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/multi_4bits.vhd" 35 -1 0 } } { "src/calculette.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 94 0 0 } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633023458927 "|top_entity|calculator4bits:calculette|multi4bits:multi0|lpm_mult:Mult1|mult_6cs:auto_generated|le2a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "calculator4bits:calculette\|multi4bits:multi0\|lpm_mult:Mult1\|mult_6cs:auto_generated\|le4a\[4\] " "Synthesized away node \"calculator4bits:calculette\|multi4bits:multi0\|lpm_mult:Mult1\|mult_6cs:auto_generated\|le4a\[4\]\"" {  } { { "db/mult_6cs.tdf" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/db/mult_6cs.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "d:/intel-fpga-complete/intel-fpga/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "src/multi_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/multi_4bits.vhd" 35 -1 0 } } { "src/calculette.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 94 0 0 } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633023458927 "|top_entity|calculator4bits:calculette|multi4bits:multi0|lpm_mult:Mult1|mult_6cs:auto_generated|le4a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "calculator4bits:calculette\|multi4bits:multi0\|lpm_mult:Mult1\|mult_6cs:auto_generated\|le4a\[3\] " "Synthesized away node \"calculator4bits:calculette\|multi4bits:multi0\|lpm_mult:Mult1\|mult_6cs:auto_generated\|le4a\[3\]\"" {  } { { "db/mult_6cs.tdf" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/db/mult_6cs.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "d:/intel-fpga-complete/intel-fpga/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "src/multi_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/multi_4bits.vhd" 35 -1 0 } } { "src/calculette.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 94 0 0 } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633023458927 "|top_entity|calculator4bits:calculette|multi4bits:multi0|lpm_mult:Mult1|mult_6cs:auto_generated|le4a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "calculator4bits:calculette\|multi4bits:multi0\|lpm_mult:Mult0\|mult_9js:auto_generated\|le5a\[4\] " "Synthesized away node \"calculator4bits:calculette\|multi4bits:multi0\|lpm_mult:Mult0\|mult_9js:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_9js.tdf" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/db/mult_9js.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/intel-fpga-complete/intel-fpga/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "src/multi_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/multi_4bits.vhd" 30 -1 0 } } { "src/calculette.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 94 0 0 } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633023458927 "|top_entity|calculator4bits:calculette|multi4bits:multi0|lpm_mult:Mult0|mult_9js:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1633023458927 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1633023458927 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "83 " "Ignored 83 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "18 " "Ignored 18 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1633023459081 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "65 " "Ignored 65 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1633023459081 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1633023459081 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cinCLA GND " "Pin \"cinCLA\" is stuck at GND" {  } { { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633023459677 "|top_entity|cinCLA"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1633023459677 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1633023459737 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633023461190 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633023461190 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1313 " "Implemented 1313 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633023461257 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633023461257 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1231 " "Implemented 1231 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633023461257 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633023461257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633023461269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 30 19:37:41 2021 " "Processing ended: Thu Sep 30 19:37:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633023461269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633023461269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633023461269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633023461269 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1633023462171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633023462176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 30 19:37:41 2021 " "Processing started: Thu Sep 30 19:37:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633023462176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1633023462176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off calculette_v3 -c calculette_v3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off calculette_v3 -c calculette_v3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1633023462176 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1633023462230 ""}
{ "Info" "0" "" "Project  = calculette_v3" {  } {  } 0 0 "Project  = calculette_v3" 0 0 "Fitter" 0 0 1633023462230 ""}
{ "Info" "0" "" "Revision = calculette_v3" {  } {  } 0 0 "Revision = calculette_v3" 0 0 "Fitter" 0 0 1633023462230 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1633023462292 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1633023462292 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "calculette_v3 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"calculette_v3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1633023462299 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1633023462327 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1633023462327 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1633023462460 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1633023462464 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633023462547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633023462547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633023462547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633023462547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633023462547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633023462547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633023462547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633023462547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633023462547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633023462547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633023462547 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1633023462547 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 2461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633023462550 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 2463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633023462550 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 2465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633023462550 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 2467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633023462550 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 2469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633023462550 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 2471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633023462550 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 2473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633023462550 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 2475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633023462550 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1633023462550 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1633023462551 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1633023462551 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1633023462551 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1633023462551 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1633023462552 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "ModesOut\[0\] 7 2.5 V 2.5V 3.3V " "Pin ModesOut\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rd_data 7 3.3V " "Pin rd_data in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { rd_data } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rd_data" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462755 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[0\] 7 3.3V " "Pin HEX0\[0\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462755 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[1\] 7 3.3V " "Pin HEX0\[1\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX0[1] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462755 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[2\] 7 3.3V " "Pin HEX0\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462755 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[3\] 7 3.3V " "Pin HEX0\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462755 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[4\] 7 3.3V " "Pin HEX0\[4\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462755 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[5\] 7 3.3V " "Pin HEX0\[5\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462755 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[6\] 7 3.3V " "Pin HEX0\[6\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462755 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX1\[0\] 7 3.3V " "Pin HEX1\[0\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX1[0] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462755 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX1\[3\] 7 3.3V " "Pin HEX1\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX1[3] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462755 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX1\[4\] 7 3.3V " "Pin HEX1\[4\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX1[4] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462755 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX1\[5\] 7 3.3V " "Pin HEX1\[5\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX1[5] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462755 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX1\[6\] 7 3.3V " "Pin HEX1\[6\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX1[6] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462755 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX2\[1\] 7 3.3V " "Pin HEX2\[1\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX2[1] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462755 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX2\[2\] 7 3.3V " "Pin HEX2\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX2[2] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462755 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX3\[3\] 7 3.3V " "Pin HEX3\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX3[3] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462755 ""}  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { ModesOut[0] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ModesOut\[0\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1633023462755 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "ModesOut\[1\] 7 2.5 V 2.5V 3.3V " "Pin ModesOut\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rd_data 7 3.3V " "Pin rd_data in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { rd_data } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rd_data" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462756 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[0\] 7 3.3V " "Pin HEX0\[0\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462756 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[1\] 7 3.3V " "Pin HEX0\[1\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX0[1] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462756 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[2\] 7 3.3V " "Pin HEX0\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462756 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[3\] 7 3.3V " "Pin HEX0\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462756 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[4\] 7 3.3V " "Pin HEX0\[4\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462756 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[5\] 7 3.3V " "Pin HEX0\[5\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462756 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[6\] 7 3.3V " "Pin HEX0\[6\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462756 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX1\[0\] 7 3.3V " "Pin HEX1\[0\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX1[0] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462756 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX1\[3\] 7 3.3V " "Pin HEX1\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX1[3] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462756 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX1\[4\] 7 3.3V " "Pin HEX1\[4\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX1[4] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462756 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX1\[5\] 7 3.3V " "Pin HEX1\[5\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX1[5] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462756 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX1\[6\] 7 3.3V " "Pin HEX1\[6\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX1[6] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462756 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX2\[1\] 7 3.3V " "Pin HEX2\[1\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX2[1] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462756 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX2\[2\] 7 3.3V " "Pin HEX2\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX2[2] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462756 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX3\[3\] 7 3.3V " "Pin HEX3\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX3[3] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462756 ""}  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { ModesOut[1] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ModesOut\[1\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1633023462756 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "ModesOut\[2\] 7 2.5 V 2.5V 3.3V " "Pin ModesOut\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rd_data 7 3.3V " "Pin rd_data in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { rd_data } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rd_data" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462757 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[0\] 7 3.3V " "Pin HEX0\[0\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462757 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[1\] 7 3.3V " "Pin HEX0\[1\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX0[1] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462757 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[2\] 7 3.3V " "Pin HEX0\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462757 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[3\] 7 3.3V " "Pin HEX0\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462757 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[4\] 7 3.3V " "Pin HEX0\[4\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462757 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[5\] 7 3.3V " "Pin HEX0\[5\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462757 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[6\] 7 3.3V " "Pin HEX0\[6\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462757 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX1\[0\] 7 3.3V " "Pin HEX1\[0\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX1[0] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462757 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX1\[3\] 7 3.3V " "Pin HEX1\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX1[3] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462757 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX1\[4\] 7 3.3V " "Pin HEX1\[4\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX1[4] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462757 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX1\[5\] 7 3.3V " "Pin HEX1\[5\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX1[5] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462757 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX1\[6\] 7 3.3V " "Pin HEX1\[6\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX1[6] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462757 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX2\[1\] 7 3.3V " "Pin HEX2\[1\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX2[1] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462757 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX2\[2\] 7 3.3V " "Pin HEX2\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX2[2] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462757 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX3\[3\] 7 3.3V " "Pin HEX3\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX3[3] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462757 ""}  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { ModesOut[2] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ModesOut\[2\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1633023462757 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "ModesOut\[3\] 7 2.5 V 2.5V 3.3V " "Pin ModesOut\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rd_data 7 3.3V " "Pin rd_data in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { rd_data } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rd_data" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462758 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[0\] 7 3.3V " "Pin HEX0\[0\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462758 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[1\] 7 3.3V " "Pin HEX0\[1\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX0[1] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462758 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[2\] 7 3.3V " "Pin HEX0\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462758 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[3\] 7 3.3V " "Pin HEX0\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462758 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[4\] 7 3.3V " "Pin HEX0\[4\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462758 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[5\] 7 3.3V " "Pin HEX0\[5\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462758 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[6\] 7 3.3V " "Pin HEX0\[6\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462758 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX1\[0\] 7 3.3V " "Pin HEX1\[0\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX1[0] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462758 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX1\[3\] 7 3.3V " "Pin HEX1\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX1[3] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462758 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX1\[4\] 7 3.3V " "Pin HEX1\[4\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX1[4] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462758 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX1\[5\] 7 3.3V " "Pin HEX1\[5\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX1[5] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462758 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX1\[6\] 7 3.3V " "Pin HEX1\[6\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX1[6] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462758 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX2\[1\] 7 3.3V " "Pin HEX2\[1\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX2[1] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462758 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX2\[2\] 7 3.3V " "Pin HEX2\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX2[2] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462758 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX3\[3\] 7 3.3V " "Pin HEX3\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { HEX3[3] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1633023462758 ""}  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { ModesOut[3] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ModesOut\[3\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1633023462758 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633023462759 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1633023463111 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "11 MAX 10 " "11 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVTTL B8 " "Pin reset uses I/O standard 3.3-V LVTTL at B8" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { reset } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1633023463112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mode 3.3-V LVTTL A12 " "Pin mode uses I/O standard 3.3-V LVTTL at A12" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { mode } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mode" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1633023463112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLA 3.3-V LVTTL D12 " "Pin CLA uses I/O standard 3.3-V LVTTL at D12" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { CLA } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLA" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1633023463112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "operation 3.3-V LVTTL C12 " "Pin operation uses I/O standard 3.3-V LVTTL at C12" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { operation } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "operation" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1633023463112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk50 3.3-V LVTTL P11 " "Pin clk50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { clk50 } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk50" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1633023463112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "resCLA\[0\] 3.3-V LVTTL AB9 " "Pin resCLA\[0\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { resCLA[0] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "resCLA\[0\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1633023463112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "coutCLA 3.3-V LVTTL AA20 " "Pin coutCLA uses I/O standard 3.3-V LVTTL at AA20" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { coutCLA } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "coutCLA" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1633023463112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "resCLA\[3\] 3.3-V LVTTL AA12 " "Pin resCLA\[3\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { resCLA[3] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "resCLA\[3\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1633023463112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "resCLA\[1\] 3.3-V LVTTL Y10 " "Pin resCLA\[1\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { resCLA[1] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "resCLA\[1\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1633023463112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "resCLA\[2\] 3.3-V LVTTL AA11 " "Pin resCLA\[2\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { resCLA[2] } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "resCLA\[2\]" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1633023463112 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_in 3.3-V LVTTL W10 " "Pin data_in uses I/O standard 3.3-V LVTTL at W10" {  } { { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel-fpga-complete/intel-fpga/quartus/bin64/pin_planner.ppl" { data_in } } } { "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel-fpga-complete/intel-fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_in" } } } } { "src/top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1633023463112 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1633023463112 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 5 s 4 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 5 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4954 " "Peak virtual memory: 4954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633023463191 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 30 19:37:43 2021 " "Processing ended: Thu Sep 30 19:37:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633023463191 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633023463191 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633023463191 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1633023463191 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 24 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 24 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1633023463768 ""}
