/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [22:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [27:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [22:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = in_data[2] | celloutsig_0_1z;
  assign celloutsig_1_3z = celloutsig_1_1z | celloutsig_1_2z;
  assign celloutsig_0_10z = celloutsig_0_9z[0] | celloutsig_0_6z[0];
  assign celloutsig_0_20z = celloutsig_0_14z[2] ^ celloutsig_0_1z;
  assign celloutsig_0_2z = celloutsig_0_0z[5] ^ celloutsig_0_0z[13];
  assign celloutsig_0_0z = in_data[37:15] & in_data[53:31];
  assign celloutsig_0_43z = celloutsig_0_17z[4:1] & celloutsig_0_6z[9:6];
  assign celloutsig_1_9z = { celloutsig_1_8z[5:0], celloutsig_1_7z, celloutsig_1_4z } & { celloutsig_1_8z[4:0], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_13z = { celloutsig_0_0z[18], celloutsig_0_10z, celloutsig_0_5z } & { celloutsig_0_9z[4], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_17z = in_data[38:11] & { in_data[95:79], celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_5z };
  assign celloutsig_1_8z = { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_1z } / { 1'h1, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, in_data[96] };
  assign celloutsig_0_6z = celloutsig_0_0z / { 1'h1, celloutsig_0_0z[19:0], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_10z = { celloutsig_1_8z[5:4], celloutsig_1_3z } / { 1'h1, in_data[158], celloutsig_1_1z };
  assign celloutsig_1_11z = celloutsig_1_8z[5:1] / { 1'h1, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_8z = { celloutsig_0_6z[3:2], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z } / { 1'h1, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_9z = { in_data[21:13], celloutsig_0_4z } / { 1'h1, celloutsig_0_6z[19:11] };
  assign celloutsig_0_15z = in_data[79:77] / { 1'h1, celloutsig_0_11z[4:3] };
  assign celloutsig_1_13z = { celloutsig_1_8z[4:3], celloutsig_1_7z } == celloutsig_1_8z[2:0];
  assign celloutsig_0_1z = in_data[60:57] == celloutsig_0_0z[11:8];
  assign celloutsig_1_6z = { in_data[112:107], celloutsig_1_3z } > { in_data[187:184], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_18z = celloutsig_0_0z[20:18] > { in_data[24:23], celloutsig_0_2z };
  assign celloutsig_0_24z = { celloutsig_0_8z[3:0], celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_13z } > { celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_20z };
  assign celloutsig_0_28z = { celloutsig_0_6z[4:2], celloutsig_0_4z, celloutsig_0_18z } > { celloutsig_0_11z[5], celloutsig_0_24z, celloutsig_0_14z };
  assign celloutsig_0_47z = celloutsig_0_6z[21:19] && { celloutsig_0_45z, celloutsig_0_22z, celloutsig_0_45z };
  assign celloutsig_0_5z = celloutsig_0_0z[17:13] && celloutsig_0_0z[11:7];
  assign celloutsig_1_4z = { in_data[188:186], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z } && { in_data[125], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_7z = in_data[191:187] && { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_12z = in_data[113:106] && { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_11z[3:0], celloutsig_1_4z } && { celloutsig_1_9z[4:3], celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_13z };
  assign celloutsig_0_45z = celloutsig_0_9z[8:6] < { celloutsig_0_15z[2:1], celloutsig_0_22z };
  assign celloutsig_1_0z = in_data[171:168] < in_data[114:111];
  assign celloutsig_1_1z = in_data[166:151] < in_data[120:105];
  assign celloutsig_0_16z = { celloutsig_0_11z[4:0], celloutsig_0_2z } < { celloutsig_0_0z[8:4], celloutsig_0_7z };
  assign celloutsig_0_4z = & { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_5z = & { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_7z = & { celloutsig_0_1z, in_data[82:79] };
  assign celloutsig_1_19z = & { celloutsig_1_18z, celloutsig_1_16z, celloutsig_1_8z };
  assign celloutsig_0_22z = & { celloutsig_0_11z[4:3], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_14z = celloutsig_0_0z[22:20] ^ celloutsig_0_11z[5:3];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_11z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_11z = { in_data[62:58], celloutsig_0_1z };
  assign celloutsig_0_48z = ~((celloutsig_0_45z & celloutsig_0_28z) | (celloutsig_0_9z[9] & celloutsig_0_43z[2]));
  assign celloutsig_1_2z = ~((in_data[178] & celloutsig_1_1z) | (celloutsig_1_0z & in_data[190]));
  assign celloutsig_1_16z = ~((celloutsig_1_8z[1] & in_data[145]) | (celloutsig_1_9z[2] & celloutsig_1_9z[5]));
  assign celloutsig_0_12z = ~((in_data[10] & celloutsig_0_9z[2]) | (celloutsig_0_7z & celloutsig_0_0z[0]));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
