          Site Type        , Used,Fixed,Prohibited,Available,Util% 
 CLB LUTs                  ,16623,    0,         0,   341280, 4.87 
   LUT as Logic            ,14793,    0,         0,   341280, 4.33 
   LUT as Memory           , 1830,    0,         0,   184320, 0.99 
     LUT as Distributed RAM,  852,    0,          ,         ,      
     LUT as Shift Register ,  978,    0,          ,         ,      
 CLB Registers             ,24371,    0,         0,   682560, 3.57 
   Register as Flip Flop   ,24331,    0,         0,   682560, 3.56 
   Register as Latch       ,   40,    0,         0,   682560,<0.01 
 CARRY8                    ,  686,    0,         0,    42660, 1.61 
 F7 Muxes                  ,   63,    0,         0,   170640, 0.04 
 F8 Muxes                  ,    0,    0,         0,    85320, 0.00 
 F9 Muxes                  ,    0,    0,         0,    42660, 0.00 
 Total,Clock Enable,Synchronous,Asynchronous 
 0    ,           _,          -,           - 
 0    ,           _,          -,         Set 
 0    ,           _,          -,       Reset 
 0    ,           _,        Set,           - 
 0    ,           _,      Reset,           - 
 0    ,         Yes,          -,           - 
 38   ,         Yes,          -,         Set 
 4048 ,         Yes,          -,       Reset 
 628  ,         Yes,        Set,           - 
 19657,         Yes,      Reset,           - 
                  Site Type                , Used,Fixed,Prohibited,Available,Util% 
 CLB                                       , 3611,    0,         0,    42660, 8.46 
   CLBL                                    , 1615,    0,          ,         ,      
   CLBM                                    , 1996,    0,          ,         ,      
 LUT as Logic                              ,14793,    0,         0,   341280, 4.33 
   using O5 output only                    ,  530,     ,          ,         ,      
   using O6 output only                    ,11223,     ,          ,         ,      
   using O5 and O6                         , 3040,     ,          ,         ,      
 LUT as Memory                             , 1830,    0,         0,   184320, 0.99 
   LUT as Distributed RAM                  ,  852,    0,          ,         ,      
     using O5 output only                  ,    0,     ,          ,         ,      
     using O6 output only                  ,   12,     ,          ,         ,      
     using O5 and O6                       ,  840,     ,          ,         ,      
   LUT as Shift Register                   ,  978,    0,          ,         ,      
     using O5 output only                  ,    0,     ,          ,         ,      
     using O6 output only                  ,  758,     ,          ,         ,      
     using O5 and O6                       ,  220,     ,          ,         ,      
 CLB Registers                             ,24371,    0,         0,   682560, 3.57 
   Register driven from within the CLB     ,13653,     ,          ,         ,      
   Register driven from outside the CLB    ,10718,     ,          ,         ,      
     LUT in front of the register is unused, 8178,     ,          ,         ,      
     LUT in front of the register is used  , 2540,     ,          ,         ,      
 Unique Control Sets                       , 1115,     ,         0,    85320, 1.31 
     Site Type    ,Used,Fixed,Prohibited,Available,Util% 
 Block RAM Tile   ,   5,    0,         0,      744, 0.67 
   RAMB36/FIFO*   ,   5,    0,         0,      744, 0.67 
     RAMB36E2 only,   5,     ,          ,         ,      
   RAMB18         ,   0,    0,         0,     1488, 0.00 
 URAM             ,   0,    0,         0,      112, 0.00 
    Site Type  ,Used,Fixed,Prohibited,Available,Util% 
 DSPs          ,  28,    0,         0,     3528, 0.79 
   DSP48E2 only,  28,     ,          ,         ,      
     Site Type   ,Used,Fixed,Prohibited,Available,Util% 
 Bonded IOB      , 101,  101,         0,      204,49.51 
 HPIOB_M         ,  41,   41,         0,       72,56.94 
   INPUT         ,  16,     ,          ,         ,      
   OUTPUT        ,  25,     ,          ,         ,      
   BIDIR         ,   0,     ,          ,         ,      
 HPIOB_S         ,  40,   40,         0,       72,55.56 
   INPUT         ,  16,     ,          ,         ,      
   OUTPUT        ,  24,     ,          ,         ,      
   BIDIR         ,   0,     ,          ,         ,      
 HDIOB_M         ,  10,   10,         0,       24,41.67 
   INPUT         ,   4,     ,          ,         ,      
   OUTPUT        ,   6,     ,          ,         ,      
   BIDIR         ,   0,     ,          ,         ,      
 HDIOB_S         ,  10,   10,         0,       24,41.67 
   INPUT         ,   4,     ,          ,         ,      
   OUTPUT        ,   6,     ,          ,         ,      
   BIDIR         ,   0,     ,          ,         ,      
 HPIOB_SNGL      ,   0,    0,         0,       12, 0.00 
 HPIOBDIFFINBUF  ,   8,    8,         0,       96, 8.33 
   DIFFINBUF     ,   8,    8,          ,         ,      
 HPIOBDIFFOUTBUF ,   8,    8,         0,       96, 8.33 
   OBUFDS        ,   8,    8,          ,         ,      
 HDIOBDIFFINBUF  ,   0,    0,         0,       60, 0.00 
 BITSLICE_CONTROL,   1,    0,         0,       32, 3.13 
 BITSLICE_RX_TX  ,  24,   24,         0,     1248, 1.92 
   IDELAY        ,   7,    7,          ,         ,      
   OSERDES       ,  10,   10,          ,         ,      
   IDDR          ,   7,    7,          ,         ,      
 BITSLICE_TX     ,   0,    0,         0,       32, 0.00 
 RIU_OR          ,   0,    0,         0,       16, 0.00 
       Site Type     ,Used,Fixed,Prohibited,Available,Util% 
 GLOBAL CLOCK BUFFERs,   9,    0,         0,      404, 2.23 
   BUFGCE            ,   3,    0,         0,      116, 2.59 
   BUFGCE_DIV        ,   2,    0,         0,       16,12.50 
   BUFG_GT           ,   0,    0,         0,      168, 0.00 
   BUFG_PS           ,   2,    0,         0,       72, 2.78 
   BUFGCTRL*         ,   1,    0,         0,       32, 3.13 
 PLL                 ,   0,    0,         0,        8, 0.00 
 MMCM                ,   0,    0,         0,        4, 0.00 
    Site Type   ,Used,Fixed,Prohibited,Available, Util% 
 GTHE4_CHANNEL  ,   0,    0,         0,       16,  0.00 
 GTHE4_COMMON   ,   0,    0,         0,        4,  0.00 
 OBUFDS_GTE4    ,   0,    0,         0,        8,  0.00 
 OBUFDS_GTE4_ADV,   0,    0,         0,        8,  0.00 
 PS8            ,   1,    0,         0,        1,100.00 
 SYSMONE4       ,   0,    0,         0,        1,  0.00 
  Site Type ,Used,Fixed,Prohibited,Available,Util% 
 BSCANE2    ,   0,    0,         0,        4, 0.00 
 DNA_PORTE2 ,   0,    0,         0,        1, 0.00 
 EFUSE_USR  ,   0,    0,         0,        1, 0.00 
 FRAME_ECCE4,   0,    0,         0,        1, 0.00 
 ICAPE3     ,   0,    0,         0,        2, 0.00 
 MASTER_JTAG,   0,    0,         0,        1, 0.00 
 STARTUPE3  ,   0,    0,         0,        1, 0.00 
  Ref Name , Used,Functional Category 
 FDRE      ,19657,           Register 
 LUT3      , 5100,                CLB 
 LUT6      , 4473,                CLB 
 FDCE      , 4008,           Register 
 LUT2      , 3217,                CLB 
 LUT5      , 2386,                CLB 
 LUT4      , 2104,                CLB 
 RAMD32    , 1480,                CLB 
 SRL16E    ,  878,                CLB 
 CARRY8    ,  686,                CLB 
 FDSE      ,  628,           Register 
 LUT1      ,  553,                CLB 
 SRLC32E   ,  320,                CLB 
 RAMS32    ,  212,                CLB 
 MUXF7     ,   63,                CLB 
 OBUF      ,   45,                I/O 
 LDCE      ,   40,           Register 
 FDPE      ,   38,           Register 
 IBUFCTRL  ,   32,             Others 
 DSP48E2   ,   28,         Arithmetic 
 INBUF     ,   24,                I/O 
 OSERDESE3 ,   10,                I/O 
 OBUFDS    ,    8,                I/O 
 DIFFINBUF ,    8,                I/O 
 IDELAYE3  ,    7,                I/O 
 IDDRE1    ,    7,           Register 
 RAMB36E2  ,    5,           BLOCKRAM 
 BUFGCE    ,    3,              Clock 
 BUFG_PS   ,    2,              Clock 
 BUFGCE_DIV,    2,              Clock 
 PS8       ,    1,           Advanced 
 IDELAYCTRL,    1,                I/O 
 BUFGCTRL  ,    1,              Clock 
 Ref Name,Used 
              Ref Name            ,Used 
 system_util_ad9361_tdd_sync_0    ,   1 
 system_util_ad9361_divclk_sel_0  ,   1 
 system_util_ad9361_divclk_reset_0,   1 
 system_util_ad9361_divclk_0      ,   1 
 system_util_ad9361_dac_upack_0   ,   1 
 system_util_ad9361_adc_pack_0    ,   1 
 system_util_ad9361_adc_fifo_0    ,   1 
 system_sys_rstgen_0              ,   1 
 system_sys_ps8_0                 ,   1 
 system_rom_0                     ,   1 
 system_bram_ctrl_0               ,   1 
 system_axi_hp2_interconnect_0    ,   1 
 system_axi_hp1_interconnect_0    ,   1 
 system_axi_cpu_interconnect_0    ,   1 
 system_axi_ad9361_dac_fifo_0     ,   1 
 system_axi_ad9361_dac_dma_0      ,   1 
 system_axi_ad9361_adc_dma_0      ,   1 
 system_axi_ad9361_0              ,   1 
 line_matrix_0                    ,   1 
