
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.533587                       # Number of seconds simulated
sim_ticks                                533587111000                       # Number of ticks simulated
final_tick                               533587111000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 418068                       # Simulator instruction rate (inst/s)
host_op_rate                                   681802                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              895303912                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664988                       # Number of bytes of host memory used
host_seconds                                   595.98                       # Real time elapsed on the host
sim_insts                                   249161758                       # Number of instructions simulated
sim_ops                                     406343090                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 533587111000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         7470272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7492992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      6282304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6282304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           116723                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              117078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         98161                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              98161                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              42580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           14000098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              14042678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         42580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            42580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        11773718                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11773718                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        11773718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             42580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          14000098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             25816396                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 533587111000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 533587111000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   118034006                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    31915293                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2737                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           497                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 533587111000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 533587111000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   335229914                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    533587111000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       1067174222                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   249161758                       # Number of instructions committed
system.cpu.committedOps                     406343090                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             403870626                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1975                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     4727228                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     23353246                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    403870626                       # number of integer instructions
system.cpu.num_fp_insts                          1975                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           905631567                       # number of times the integer registers were read
system.cpu.num_int_register_writes          351334408                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3787                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            149131753                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           139496773                       # number of times the CC registers were written
system.cpu.num_mem_refs                     149949293                       # number of memory refs
system.cpu.num_load_insts                   118034001                       # Number of load instructions
system.cpu.num_store_insts                   31915292                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 1067174222                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30316577                       # Number of branches fetched
system.cpu.op_class::No_OpClass                744058      0.18%      0.18% # Class of executed instruction
system.cpu.op_class::IntAlu                 251172933     61.81%     62.00% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.00% # Class of executed instruction
system.cpu.op_class::IntDiv                   4475842      1.10%     63.10% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::MemRead                118033933     29.05%     92.15% # Class of executed instruction
system.cpu.op_class::MemWrite                31914857      7.85%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                435      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  406343090                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 533587111000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.628468                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           149949299                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            352101                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            425.870131                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.628468                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999274                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999274                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          428                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         300250699                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        300250699                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 533587111000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    117715172                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       117715172                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     31778118                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       31778118                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     149493290                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        149493290                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    149493290                       # number of overall hits
system.cpu.dcache.overall_hits::total       149493290                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       318834                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        318834                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       137175                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       137175                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       456009                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         456009                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       456009                       # number of overall misses
system.cpu.dcache.overall_misses::total        456009                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  40587549000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40587549000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   8212808000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8212808000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  48800357000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  48800357000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  48800357000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  48800357000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    118034006                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    118034006                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     31915293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     31915293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    149949299                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    149949299                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    149949299                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    149949299                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002701                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002701                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004298                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004298                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003041                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003041                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003041                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003041                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 127299.939781                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 127299.939781                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 59871.026062                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59871.026062                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 107016.214592                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 107016.214592                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 107016.214592                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 107016.214592                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       321146                       # number of writebacks
system.cpu.dcache.writebacks::total            321146                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       318834                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       318834                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       137175                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       137175                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       456009                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       456009                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       456009                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       456009                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  40268715000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  40268715000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   8075633000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8075633000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  48344348000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  48344348000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  48344348000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  48344348000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002701                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002701                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004298                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004298                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003041                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003041                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003041                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003041                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 126299.939781                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 126299.939781                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 58871.026062                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58871.026062                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 106016.214592                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 106016.214592                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 106016.214592                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 106016.214592                       # average overall mshr miss latency
system.cpu.dcache.replacements                 351589                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 533587111000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 533587111000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 533587111000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           280.467155                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           335229914                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               355                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          944309.616901                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.467155                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.547787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.547787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.603516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         670460183                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        670460183                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 533587111000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    335229559                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       335229559                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     335229559                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        335229559                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    335229559                       # number of overall hits
system.cpu.icache.overall_hits::total       335229559                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          355                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           355                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          355                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            355                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          355                       # number of overall misses
system.cpu.icache.overall_misses::total           355                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     63910000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     63910000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     63910000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     63910000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     63910000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     63910000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    335229914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    335229914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    335229914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    335229914                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    335229914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    335229914                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 180028.169014                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 180028.169014                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 180028.169014                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 180028.169014                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 180028.169014                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 180028.169014                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu.icache.writebacks::total                46                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          355                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          355                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     63555000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63555000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     63555000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63555000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     63555000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63555000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 179028.169014                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 179028.169014                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 179028.169014                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 179028.169014                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 179028.169014                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 179028.169014                       # average overall mshr miss latency
system.cpu.icache.replacements                     46                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 533587111000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 533587111000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 533587111000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2043.044968                       # Cycle average of tags in use
system.l2.tags.total_refs                      807999                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    248829                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.247206                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.947023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.912654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2040.185291                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000462                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000934                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.996184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997581                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1921                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6712821                       # Number of tag accesses
system.l2.tags.data_accesses                  6712821                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 533587111000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       321146                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           321146                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            103908                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               103908                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1453                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1453                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         102232                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            102232                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                103685                       # number of demand (read+write) hits
system.l2.demand_hits::total                   103685                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               103685                       # number of overall hits
system.l2.overall_hits::total                  103685                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            31814                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               31814                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              355                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       216602                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          216602                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              248416                       # number of demand (read+write) misses
system.l2.demand_misses::total                 248771                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                355                       # number of overall misses
system.l2.overall_misses::cpu.data             248416                       # number of overall misses
system.l2.overall_misses::total                248771                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   6763580000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6763580000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     63021000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     63021000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  38717027500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  38717027500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      63021000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   45480607500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      45543628500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     63021000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  45480607500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     45543628500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       321146                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       321146                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        103908                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           103908                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          33267                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             33267                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       318834                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        318834                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            352101                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               352456                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           352101                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              352456                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.956323                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.956323                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.679357                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.679357                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.705525                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.705821                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.705525                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.705821                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 212597.598542                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 212597.598542                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 177523.943662                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 177523.943662                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 178747.322278                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 178747.322278                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 177523.943662                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 183082.440342                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 183074.508283                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 177523.943662                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 183082.440342                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 183074.508283                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               233774                       # number of writebacks
system.l2.writebacks::total                    233774                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        31814                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          31814                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       216602                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       216602                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         248416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            248771                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        248416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           248771                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   6445440000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6445440000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     59471000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59471000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  36551007500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36551007500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     59471000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  42996447500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  43055918500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     59471000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  42996447500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  43055918500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.956323                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.956323                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.679357                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.679357                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.705525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.705821                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.705525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.705821                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 202597.598542                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 202597.598542                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 167523.943662                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 167523.943662                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 168747.322278                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 168747.322278                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 167523.943662                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 173082.440342                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 173074.508283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 167523.943662                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 173082.440342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 173074.508283                       # average overall mshr miss latency
system.l2.replacements                         246781                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 533587111000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 15909.706169                       # Cycle average of tags in use
system.l3.tags.total_refs                      495223                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    117089                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      4.229458                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        0.900954                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         18.882560                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      15889.922655                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000055                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.001153                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.969844                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.971051                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16320                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                8113850721                       # Number of tag accesses
system.l3.tags.data_accesses               8113850721                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 533587111000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       233774                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           233774                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                382                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   382                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         131311                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            131311                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                131693                       # number of demand (read+write) hits
system.l3.demand_hits::total                   131693                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               131693                       # number of overall hits
system.l3.overall_hits::total                  131693                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            31432                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               31432                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          355                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        85291                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           85646                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              116723                       # number of demand (read+write) misses
system.l3.demand_misses::total                 117078                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                355                       # number of overall misses
system.l3.overall_misses::cpu.data             116723                       # number of overall misses
system.l3.overall_misses::total                117078                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   6091475000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    6091475000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     55566000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  32789620000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  32845186000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      55566000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   38881095000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      38936661000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     55566000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  38881095000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     38936661000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       233774                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       233774                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          31814                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             31814                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          355                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       216602                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        216957                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            248416                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               248771                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           248416                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              248771                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.987993                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.987993                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.393768                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.394760                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.469869                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.470626                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.469869                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.470626                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 193798.517434                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 193798.517434                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 156523.943662                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 384444.079680                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 383499.357822                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 156523.943662                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 333105.686112                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 332570.260852                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 156523.943662                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 333105.686112                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 332570.260852                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                98161                       # number of writebacks
system.l3.writebacks::total                     98161                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data        31432                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          31432                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          355                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        85291                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        85646                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         116723                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            117078                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        116723                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           117078                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   5777155000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   5777155000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     52016000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  31936710000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  31988726000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     52016000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  37713865000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  37765881000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     52016000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  37713865000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  37765881000                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.987993                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.987993                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.393768                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.394760                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.469869                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.470626                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.469869                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.470626                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 183798.517434                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 183798.517434                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 146523.943662                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 374444.079680                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 373499.357822                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 146523.943662                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 323105.686112                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 322570.260852                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 146523.943662                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 323105.686112                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 322570.260852                       # average overall mshr miss latency
system.l3.replacements                         100705                       # number of replacements
system.membus.snoop_filter.tot_requests        217491                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       100413                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 533587111000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              85646                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        98161                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2252                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31432                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31432                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         85646                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       334569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       334569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 334569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     13775296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     13775296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13775296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            117078                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  117078    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              117078                       # Request fanout histogram
system.membus.reqLayer2.occupancy           610137000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          585392000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       807999                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       455543                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            621                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          621                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 533587111000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            319189                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       554920                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           43742                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          103908                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         103908                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            33267                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           33267                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           355                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       318834                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1263607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1264363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     43087808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               43113472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          247073                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14961536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           703437                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000883                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029699                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 702816     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    621      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             703437                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          725191500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            532500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         580105500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests       495223                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       246452                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            292                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          292                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 533587111000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            216957                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       331935                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           15222                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            31814                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           31814                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       216957                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       743994                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     30882880                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          100705                       # Total snoops (count)
system.tol3bus.snoopTraffic                   6282304                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           349476                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000836                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.028894                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 349184     99.92%     99.92% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    292      0.08%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             349476                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          481385500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         373156500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
