INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/reports/link
	Log files: /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/stevez/SRP199/image_histogram_equalization/InMemOrder/build_dir.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl_histogram_equalization.link.xclbin.link_summary, at Fri May 31 23:51:09 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/reports/link/v++_link_krnl_histogram_equalization.link_guidance.html', at Fri May 31 23:51:10 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u250_gen3x16_xdma_4_1_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [23:51:13] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl_histogram_equalization.xo -keep --xpfm /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm --target hw --output_dir /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int --temp_dir /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl_histogram_equalization.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [23:51:17] build_xd_ip_db started: /mnt/software/xilinx/Vitis/2023.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link/hw.hpfm -clkid 0 -ip /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link/iprepo/xilinx_com_hls_krnl_histogram_equalization_1_0,krnl_histogram_equalization -o /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [23:51:23] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 455.930 ; gain = 0.000 ; free physical = 73020 ; free virtual = 269007
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [23:51:23] cfgen started: /mnt/software/xilinx/Vitis/2023.2/bin/cfgen  -dpa_mem_offload false -dmclkid 0 -r /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: krnl_histogram_equalization, num: 1  {krnl_histogram_equalization_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument krnl_histogram_equalization_1.ptr_plainText to DDR[1]
INFO: [CFGEN 83-2226] Inferring mapping for argument krnl_histogram_equalization_1.freq_cipherText to DDR[1]
INFO: [SYSTEM_LINK 82-37] [23:51:28] cfgen finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 455.930 ; gain = 0.000 ; free physical = 73020 ; free virtual = 269007
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [23:51:28] cf2bd started: /mnt/software/xilinx/Vitis/2023.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link/_sysl/.xsd --temp_dir /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link --output_dir /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [23:51:33] cf2bd finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 455.930 ; gain = 0.000 ; free physical = 72975 ; free virtual = 268968
INFO: [v++ 60-1441] [23:51:33] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 463.391 ; gain = 0.000 ; free physical = 73033 ; free virtual = 269026
INFO: [v++ 60-1443] [23:51:33] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/sdsl.dat -rtd /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/cf2sw.rtd -nofilter /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/cf2sw_full.rtd -xclbin /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xclbin_orig.xml -o /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/run_link
INFO: [v++ 60-1441] [23:51:37] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 463.391 ; gain = 0.000 ; free physical = 73047 ; free virtual = 269038
INFO: [v++ 60-1443] [23:51:37] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/run_link
INFO: [v++ 60-1441] [23:51:37] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.26 . Memory (MB): peak = 463.391 ; gain = 0.000 ; free physical = 73043 ; free virtual = 269035
INFO: [v++ 60-1443] [23:51:37] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u250_gen3x16_xdma_4_1_202210_1 -s --remote_ip_cache /home/stevez/SRP199/image_histogram_equalization/InMemOrder/.ipcache --output_dir /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int --log_dir /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/logs/link --report_dir /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/reports/link --config /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/vplConfig.ini -k /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link --no-info --iprepo /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xo/ip_repo/xilinx_com_hls_krnl_histogram_equalization_1_0 --messageDb /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/run_link/vpl.pb /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/run_link

****** vpl v2023.2 (64-bit)
  **** SW Build 4026344 on 2023-10-11-15:42:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.2
INFO: [VPL 60-423]   Target device: xilinx_u250_gen3x16_xdma_4_1_202210_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform
[23:51:54] Run vpl: Step create_project: Started
Creating Vivado project.
[23:52:02] Run vpl: Step create_project: Completed
[23:52:02] Run vpl: Step create_bd: Started
[23:53:18] Run vpl: Step create_bd: RUNNING...
[23:54:01] Run vpl: Step create_bd: Completed
[23:54:01] Run vpl: Step update_bd: Started
[23:54:03] Run vpl: Step update_bd: Completed
[23:54:03] Run vpl: Step generate_target: Started
[23:55:19] Run vpl: Step generate_target: RUNNING...
[23:55:34] Run vpl: Step generate_target: Completed
[23:55:34] Run vpl: Step config_hw_runs: Started
[23:56:52] Run vpl: Step config_hw_runs: RUNNING...
[23:58:09] Run vpl: Step config_hw_runs: RUNNING...
[23:59:25] Run vpl: Step config_hw_runs: RUNNING...
[00:00:33] Run vpl: Step config_hw_runs: Completed
[00:00:33] Run vpl: Step synth: Started
[00:01:35] Block-level synthesis in progress, 0 of 174 jobs complete, 8 jobs running.
[00:02:08] Block-level synthesis in progress, 0 of 174 jobs complete, 8 jobs running.
[00:02:39] Block-level synthesis in progress, 8 of 174 jobs complete, 1 job running.
[00:03:14] Block-level synthesis in progress, 9 of 174 jobs complete, 8 jobs running.
[00:03:45] Block-level synthesis in progress, 14 of 174 jobs complete, 5 jobs running.
[00:04:15] Block-level synthesis in progress, 20 of 174 jobs complete, 5 jobs running.
[00:04:46] Block-level synthesis in progress, 20 of 174 jobs complete, 8 jobs running.
[00:05:16] Block-level synthesis in progress, 22 of 174 jobs complete, 7 jobs running.
[00:05:47] Block-level synthesis in progress, 28 of 174 jobs complete, 2 jobs running.
[00:06:17] Block-level synthesis in progress, 29 of 174 jobs complete, 7 jobs running.
[00:06:50] Block-level synthesis in progress, 33 of 174 jobs complete, 4 jobs running.
[00:07:20] Block-level synthesis in progress, 39 of 174 jobs complete, 3 jobs running.
[00:07:51] Block-level synthesis in progress, 42 of 174 jobs complete, 6 jobs running.
[00:08:24] Block-level synthesis in progress, 48 of 174 jobs complete, 3 jobs running.
[00:08:55] Block-level synthesis in progress, 54 of 174 jobs complete, 4 jobs running.
[00:09:25] Block-level synthesis in progress, 55 of 174 jobs complete, 8 jobs running.
[00:09:56] Block-level synthesis in progress, 59 of 174 jobs complete, 4 jobs running.
[00:10:27] Block-level synthesis in progress, 64 of 174 jobs complete, 3 jobs running.
[00:10:57] Block-level synthesis in progress, 68 of 174 jobs complete, 5 jobs running.
[00:11:29] Block-level synthesis in progress, 69 of 174 jobs complete, 8 jobs running.
[00:11:59] Block-level synthesis in progress, 75 of 174 jobs complete, 2 jobs running.
[00:12:30] Block-level synthesis in progress, 80 of 174 jobs complete, 3 jobs running.
[00:13:01] Block-level synthesis in progress, 86 of 174 jobs complete, 2 jobs running.
[00:13:31] Block-level synthesis in progress, 87 of 174 jobs complete, 7 jobs running.
[00:14:04] Block-level synthesis in progress, 92 of 174 jobs complete, 8 jobs running.
[00:14:38] Block-level synthesis in progress, 99 of 174 jobs complete, 2 jobs running.
[00:15:09] Block-level synthesis in progress, 105 of 174 jobs complete, 4 jobs running.
[00:15:39] Block-level synthesis in progress, 110 of 174 jobs complete, 8 jobs running.
[00:16:10] Block-level synthesis in progress, 121 of 174 jobs complete, 2 jobs running.
[00:16:46] Block-level synthesis in progress, 127 of 174 jobs complete, 4 jobs running.
[00:17:17] Block-level synthesis in progress, 131 of 174 jobs complete, 5 jobs running.
[00:17:47] Block-level synthesis in progress, 134 of 174 jobs complete, 5 jobs running.
[00:18:20] Block-level synthesis in progress, 137 of 174 jobs complete, 5 jobs running.
[00:18:51] Block-level synthesis in progress, 139 of 174 jobs complete, 7 jobs running.
[00:19:23] Block-level synthesis in progress, 143 of 174 jobs complete, 4 jobs running.
[00:19:57] Block-level synthesis in progress, 147 of 174 jobs complete, 5 jobs running.
[00:20:27] Block-level synthesis in progress, 148 of 174 jobs complete, 6 jobs running.
[00:20:58] Block-level synthesis in progress, 153 of 174 jobs complete, 3 jobs running.
[00:21:29] Block-level synthesis in progress, 156 of 174 jobs complete, 5 jobs running.
[00:22:00] Block-level synthesis in progress, 157 of 174 jobs complete, 7 jobs running.
[00:22:31] Block-level synthesis in progress, 163 of 174 jobs complete, 2 jobs running.
[00:23:02] Block-level synthesis in progress, 164 of 174 jobs complete, 7 jobs running.
[00:23:34] Block-level synthesis in progress, 165 of 174 jobs complete, 6 jobs running.
[00:24:05] Block-level synthesis in progress, 165 of 174 jobs complete, 6 jobs running.
[00:24:36] Block-level synthesis in progress, 171 of 174 jobs complete, 2 jobs running.
[00:25:07] Block-level synthesis in progress, 171 of 174 jobs complete, 3 jobs running.
[00:25:37] Block-level synthesis in progress, 173 of 174 jobs complete, 1 job running.
[00:26:09] Block-level synthesis in progress, 173 of 174 jobs complete, 1 job running.
[00:26:40] Block-level synthesis in progress, 173 of 174 jobs complete, 1 job running.
[00:27:11] Block-level synthesis in progress, 173 of 174 jobs complete, 1 job running.
[00:27:41] Block-level synthesis in progress, 174 of 174 jobs complete, 0 jobs running.
[00:28:12] Top-level synthesis in progress.
[00:28:43] Top-level synthesis in progress.
[00:29:14] Top-level synthesis in progress.
[00:29:56] Run vpl: Step synth: Completed
[00:29:56] Run vpl: Step impl: Started
[00:36:38] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 44m 59s 

[00:36:38] Starting logic optimization..
[00:37:08] Phase 1 Initialization
[00:37:08] Phase 1.1 Core Generation And Design Setup
[00:37:39] Phase 1.2 Setup Constraints And Sort Netlist
[00:37:39] Phase 2 Timer Update And Timing Data Collection
[00:37:39] Phase 2.1 Timer Update
[00:37:39] Phase 2.2 Timing Data Collection
[00:37:39] Phase 3 Retarget
[00:38:10] Phase 4 Constant propagation
[00:38:10] Phase 5 Sweep
[00:38:41] Phase 6 BUFG optimization
[00:38:41] Phase 7 Shift Register Optimization
[00:39:12] Phase 8 Post Processing Netlist
[00:39:12] Phase 9 Finalization
[00:39:12] Phase 9.1 Finalizing Design Cores and Updating Shapes
[00:39:12] Phase 9.2 Verifying Netlist Connectivity
[00:40:13] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 03m 35s 

[00:40:13] Starting logic placement..
[00:40:44] Phase 1 Placer Initialization
[00:40:44] Phase 1.1 Placer Initialization Netlist Sorting
[00:44:20] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[00:44:51] Phase 1.3 Build Placer Netlist Model
[00:46:24] Phase 1.4 Constrain Clocks/Macros
[00:46:24] Phase 2 Global Placement
[00:46:24] Phase 2.1 Floorplanning
[00:46:54] Phase 2.1.1 Partition Driven Placement
[00:46:54] Phase 2.1.1.1 PBP: Partition Driven Placement
[00:46:54] Phase 2.1.1.2 PBP: Clock Region Placement
[00:47:56] Phase 2.1.1.3 PBP: Compute Congestion
[00:48:27] Phase 2.1.1.4 PBP: UpdateTiming
[00:48:27] Phase 2.1.1.5 PBP: Add part constraints
[00:48:27] Phase 2.2 Physical Synthesis After Floorplan
[00:48:58] Phase 2.3 Update Timing before SLR Path Opt
[00:48:58] Phase 2.4 Post-Processing in Floorplanning
[00:48:58] Phase 2.5 Global Placement Core
[00:55:08] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[00:55:08] Phase 2.5.2 Physical Synthesis In Placer
[00:57:12] Phase 3 Detail Placement
[00:57:12] Phase 3.1 Commit Multi Column Macros
[00:57:12] Phase 3.2 Commit Most Macros & LUTRAMs
[00:58:13] Phase 3.3 Small Shape DP
[00:58:13] Phase 3.3.1 Small Shape Clustering
[00:58:44] Phase 3.3.2 Slice Area Swap
[00:58:44] Phase 3.3.2.1 Slice Area Swap Initial
[00:59:15] Phase 3.4 Place Remaining
[00:59:46] Phase 3.5 Re-assign LUT pins
[00:59:46] Phase 3.6 Pipeline Register Optimization
[00:59:46] Phase 3.7 Fast Optimization
[01:00:17] Phase 4 Post Placement Optimization and Clean-Up
[01:00:17] Phase 4.1 Post Commit Optimization
[01:01:19] Phase 4.1.1 Post Placement Optimization
[01:01:19] Phase 4.1.1.1 BUFG Insertion
[01:01:19] Phase 1 Physical Synthesis Initialization
[01:01:19] Phase 4.1.1.2 BUFG Replication
[01:01:49] Phase 4.1.1.3 Post Placement Timing Optimization
[01:01:49] Phase 4.1.1.4 Replication
[01:02:51] Phase 4.2 Post Placement Cleanup
[01:02:51] Phase 4.3 Placer Reporting
[01:02:51] Phase 4.3.1 Print Estimated Congestion
[01:02:51] Phase 4.4 Final Placement Cleanup
[01:04:23] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 24m 09s 

[01:04:23] Starting logic routing..
[01:04:54] Phase 1 Build RT Design
[01:05:56] Phase 2 Router Initialization
[01:05:56] Phase 2.1 Fix Topology Constraints
[01:05:56] Phase 2.2 Pre Route Cleanup
[01:05:56] Phase 2.3 Global Clock Net Routing
[01:06:27] Phase 2.4 Update Timing
[01:06:58] Phase 2.5 Update Timing for Bus Skew
[01:06:58] Phase 2.5.1 Update Timing
[01:07:28] Phase 3 Initial Routing
[01:07:28] Phase 3.1 Global Routing
[01:07:28] Phase 3.2 Initial Net Routing
[01:07:59] Phase 4 Rip-up And Reroute
[01:07:59] Phase 4.1 Global Iteration 0
[01:10:02] Phase 4.2 Global Iteration 1
[01:10:33] Phase 5 Delay and Skew Optimization
[01:10:33] Phase 5.1 Delay CleanUp
[01:10:33] Phase 5.1.1 Update Timing
[01:10:33] Phase 5.1.2 Update Timing
[01:10:33] Phase 5.2 Clock Skew Optimization
[01:10:33] Phase 6 Post Hold Fix
[01:10:33] Phase 6.1 Hold Fix Iter
[01:11:04] Phase 6.1.1 Update Timing
[01:11:04] Phase 7 Leaf Clock Prog Delay Opt
[01:11:04] Phase 8 Route finalize
[01:11:04] Phase 9 Verifying routed nets
[01:11:35] Phase 10 Depositing Routes
[01:11:35] Phase 11 Resolve XTalk
[01:11:35] Phase 12 Post Router Timing
[01:11:35] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 07m 11s 

[01:11:35] Starting bitstream generation..
[01:11:35] Phase 13 Post-Route Event Processing
[01:23:24] Creating bitmap...
[01:26:29] Writing bitstream ./level0_i_level1_level1_i_ulp_my_rm_partial.bit...
[01:26:29] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 14m 53s 
Check VPL, containing 11 checks, has run: 0 errors, 1 advisory violation
ADVISORY: [AUTO-FREQ-SCALING-08] For clock clk_kernel_00_unbuffered_net, the auto scaled frequency 313.2 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 300.0 MHz.
[01:28:03] Run vpl: Step impl: Completed
[01:28:04] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [01:28:26] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:50 ; elapsed = 01:36:48 . Memory (MB): peak = 463.391 ; gain = 0.000 ; free physical = 273532 ; free virtual = 471112
INFO: [v++ 60-1443] [01:28:26] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/run_link
INFO: [v++ 60-991] clock name 'ss_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ss_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): Kernel (DATA) clock: ss_ucs/aclk_kernel_00 = 300, Kernel (KERNEL) clock: ss_ucs/aclk_kernel_01 = 500
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/address_map.xml -sdsl /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/sdsl.dat -xclbin /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xclbin_orig.xml -rtd /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl_histogram_equalization.link.rtd -o /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl_histogram_equalization.link.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [01:28:35] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 463.391 ; gain = 0.000 ; free physical = 273125 ; free virtual = 470706
INFO: [v++ 60-1443] [01:28:35] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl_histogram_equalization.link.rtd --append-section :JSON:/home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl_histogram_equalization.link_xml.rtd --add-section BUILD_METADATA:JSON:/home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl_histogram_equalization.link_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl_histogram_equalization.link.xml --add-section SYSTEM_METADATA:RAW:/home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u250_gen3x16_xdma_4_1_202210_1 --output /home/stevez/SRP199/image_histogram_equalization/InMemOrder/./build_dir.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl_histogram_equalization.link.xclbin
INFO: [v++ 60-1454] Run Directory: /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/run_link
XRT Build Version: 2.14.384 (2022.2)
       Build Date: 2022-12-09 00:55:08
          Hash ID: 090bb050d570d2b668477c3bd0f979dc3a34b9db
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 41794174 bytes
Format : RAW
File   : '/home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 274 bytes
Format : JSON
File   : '/home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl_histogram_equalization.link_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2172 bytes
Format : JSON
File   : '/home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl_histogram_equalization.link_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 6547 bytes
Format : RAW
File   : '/home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl_histogram_equalization.link.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 20262 bytes
Format : RAW
File   : '/home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (41836903 bytes) to the output file: /home/stevez/SRP199/image_histogram_equalization/InMemOrder/./build_dir.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl_histogram_equalization.link.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [01:28:35] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.27 . Memory (MB): peak = 463.391 ; gain = 0.000 ; free physical = 273084 ; free virtual = 470704
INFO: [v++ 60-1443] [01:28:35] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/stevez/SRP199/image_histogram_equalization/InMemOrder/./build_dir.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl_histogram_equalization.link.xclbin.info --input /home/stevez/SRP199/image_histogram_equalization/InMemOrder/./build_dir.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl_histogram_equalization.link.xclbin
INFO: [v++ 60-1454] Run Directory: /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/run_link
INFO: [v++ 60-1441] [01:28:43] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:08 . Memory (MB): peak = 463.391 ; gain = 0.000 ; free physical = 273205 ; free virtual = 470825
INFO: [v++ 60-1443] [01:28:43] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/run_link
INFO: [v++ 60-1441] [01:28:43] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 463.391 ; gain = 0.000 ; free physical = 273205 ; free virtual = 470825
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/reports/link/system_estimate_krnl_histogram_equalization.link.xtxt
INFO: [v++ 60-586] Created /home/stevez/SRP199/image_histogram_equalization/InMemOrder/build_dir.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl_histogram_equalization.link.ltx
INFO: [v++ 60-586] Created ./build_dir.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl_histogram_equalization.link.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/reports/link/v++_link_krnl_histogram_equalization.link_guidance.html
	Timing Report: /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/logs/link/vivado.log
	Steps Log File: /home/stevez/SRP199/image_histogram_equalization/InMemOrder/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/stevez/SRP199/image_histogram_equalization/InMemOrder/build_dir.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl_histogram_equalization.link.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 37m 41s
INFO: [v++ 60-1653] Closing dispatch client.
