# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../AES_Encryption_Decryption_Test_1.src/sources/AES_Core.v" \
"../../../../AES_Encryption_Decryption_Test_1.src/sources/AddRoundKey.v" \
"../../../../AES_Encryption_Decryption_Test_1.src/sources/MixColumns.v" \
"../../../../AES_Encryption_Decryption_Test_1.src/sources/ShiftRows.v" \
"../../../../AES_Encryption_Decryption_Test_1.src/sources/key_expansion.v" \
"../../../../AES_Encryption_Decryption_Test_1.src/sources/sbox.v" \
"../../../../AES_Encryption_Decryption_Test_1.src/sources/subbytes.v" \
"../../../../AES_Encryption_Decryption_Test_1.src/sources/top_decryption.v" \
"../../../../AES_Encryption_Decryption_Test_1.src/sources/top_encryption.v" \
"../../../../AES_Encryption_Decryption_Test_1.src/sources/top_test_module_verilog.v" \
"../../../../AES_Encryption_Decryption_Test_1.src/sim_1/new/top_module_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
