Analysis & Synthesis report for finalProject
Wed Nov 29 02:21:32 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |finalProject|control:C0|current_state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated
 19. Source assignments for imageRAM9:imageram9|altsyncram:image_RAM9_rtl_0|altsyncram_brd1:auto_generated
 20. Source assignments for imageRAM8:imageram8|altsyncram:image_RAM8_rtl_0|altsyncram_hrd1:auto_generated
 21. Source assignments for imageRAM7:imageram7|altsyncram:image_RAM7_rtl_0|altsyncram_frd1:auto_generated
 22. Source assignments for imageRAM6:imageram6|altsyncram:image_RAM6_rtl_0|altsyncram_drd1:auto_generated
 23. Source assignments for imageRAM5:imageram5|altsyncram:image_RAM5_rtl_0|altsyncram_crd1:auto_generated
 24. Source assignments for imageRAM4:imageram4|altsyncram:image_RAM4_rtl_0|altsyncram_osd1:auto_generated
 25. Source assignments for imageRAM3:imageram3|altsyncram:image_RAM3_rtl_0|altsyncram_msd1:auto_generated
 26. Source assignments for imageRAM2:imageram2|altsyncram:image_RAM2_rtl_0|altsyncram_erd1:auto_generated
 27. Source assignments for imageRAM1:imageram1|altsyncram:image_RAM1_rtl_0|altsyncram_grd1:auto_generated
 28. Source assignments for imageRAM0:imageram0|altsyncram:image_RAM0_rtl_0|altsyncram_psd1:auto_generated
 29. Source assignments for resultRAM_outputLayer:resultRAM_output|altsyncram:outputResult_ram_rtl_0|altsyncram_03n1:auto_generated
 30. Source assignments for weightRAM_outputLayer:weightRAM_output|altsyncram:output_ram_rtl_0|altsyncram_m6f1:auto_generated
 31. Source assignments for resultRAM_layer2:resultRAM_2|altsyncram:layer2Result_ram_rtl_0|altsyncram_u2n1:auto_generated
 32. Source assignments for weightRAM_layer2:weightRAM_2|altsyncram:layer2_ram_rtl_0|altsyncram_bme1:auto_generated
 33. Source assignments for resultRAM_layer1:resultRAM_1|altsyncram:layer1Result_ram_rtl_0|altsyncram_a3n1:auto_generated
 34. Source assignments for weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated
 35. Source assignments for imgRAM_readOnly:imgRAM|altsyncram:IMG_ram_rtl_0|altsyncram_b7p1:auto_generated
 36. Parameter Settings for User Entity Instance: imageLoad:img|camera:cam_0
 37. Parameter Settings for User Entity Instance: I2C_programmer:i2cprog_0
 38. Parameter Settings for User Entity Instance: I2C_programmer:i2cprog_0|i2c_av_cfg:u0
 39. Parameter Settings for User Entity Instance: vga_adapter:VGA
 40. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 41. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 42. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 43. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 44. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 45. Parameter Settings for Inferred Entity Instance: imageRAM9:imageram9|altsyncram:image_RAM9_rtl_0
 46. Parameter Settings for Inferred Entity Instance: imageRAM8:imageram8|altsyncram:image_RAM8_rtl_0
 47. Parameter Settings for Inferred Entity Instance: imageRAM7:imageram7|altsyncram:image_RAM7_rtl_0
 48. Parameter Settings for Inferred Entity Instance: imageRAM6:imageram6|altsyncram:image_RAM6_rtl_0
 49. Parameter Settings for Inferred Entity Instance: imageRAM5:imageram5|altsyncram:image_RAM5_rtl_0
 50. Parameter Settings for Inferred Entity Instance: imageRAM4:imageram4|altsyncram:image_RAM4_rtl_0
 51. Parameter Settings for Inferred Entity Instance: imageRAM3:imageram3|altsyncram:image_RAM3_rtl_0
 52. Parameter Settings for Inferred Entity Instance: imageRAM2:imageram2|altsyncram:image_RAM2_rtl_0
 53. Parameter Settings for Inferred Entity Instance: imageRAM1:imageram1|altsyncram:image_RAM1_rtl_0
 54. Parameter Settings for Inferred Entity Instance: imageRAM0:imageram0|altsyncram:image_RAM0_rtl_0
 55. Parameter Settings for Inferred Entity Instance: resultRAM_outputLayer:resultRAM_output|altsyncram:outputResult_ram_rtl_0
 56. Parameter Settings for Inferred Entity Instance: weightRAM_outputLayer:weightRAM_output|altsyncram:output_ram_rtl_0
 57. Parameter Settings for Inferred Entity Instance: resultRAM_layer2:resultRAM_2|altsyncram:layer2Result_ram_rtl_0
 58. Parameter Settings for Inferred Entity Instance: weightRAM_layer2:weightRAM_2|altsyncram:layer2_ram_rtl_0
 59. Parameter Settings for Inferred Entity Instance: resultRAM_layer1:resultRAM_1|altsyncram:layer1Result_ram_rtl_0
 60. Parameter Settings for Inferred Entity Instance: weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0
 61. Parameter Settings for Inferred Entity Instance: imgRAM_readOnly:imgRAM|altsyncram:IMG_ram_rtl_0
 62. altsyncram Parameter Settings by Entity Instance
 63. altpll Parameter Settings by Entity Instance
 64. Port Connectivity Checks: "imageRAM9:imageram9"
 65. Port Connectivity Checks: "imageRAM8:imageram8"
 66. Port Connectivity Checks: "imageRAM7:imageram7"
 67. Port Connectivity Checks: "imageRAM6:imageram6"
 68. Port Connectivity Checks: "imageRAM5:imageram5"
 69. Port Connectivity Checks: "imageRAM4:imageram4"
 70. Port Connectivity Checks: "imageRAM3:imageram3"
 71. Port Connectivity Checks: "imageRAM2:imageram2"
 72. Port Connectivity Checks: "imageRAM1:imageram1"
 73. Port Connectivity Checks: "imageRAM0:imageram0"
 74. Port Connectivity Checks: "weightRAM_outputLayer:weightRAM_output"
 75. Port Connectivity Checks: "weightRAM_layer2:weightRAM_2"
 76. Port Connectivity Checks: "weightRAM_layer1:weightRAM_1"
 77. Port Connectivity Checks: "imgRAM_readOnly:imgRAM"
 78. Port Connectivity Checks: "I2C_programmer:i2cprog_0|i2c_av_cfg:u0"
 79. Port Connectivity Checks: "I2C_programmer:i2cprog_0"
 80. Port Connectivity Checks: "imageLoad:img|camera:cam_0"
 81. Post-Synthesis Netlist Statistics for Top Partition
 82. Elapsed Time Per Partition
 83. Analysis & Synthesis Messages
 84. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Nov 29 02:21:31 2017       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; finalProject                                ;
; Top-level Entity Name           ; finalProject                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 623                                         ;
; Total pins                      ; 79                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,233,600                                   ;
; Total DSP Blocks                ; 9                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; finalProject       ; finalProject       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                            ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                ; Library ;
+-------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_programmer.v                                            ; yes             ; User Verilog HDL File                                 ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/I2C_programmer.v                                            ;         ;
; i2c_av_cfg.v                                                ; yes             ; User Verilog HDL File                                 ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v                                                ;         ;
; camera.v                                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/camera.v                                                    ;         ;
; vga_adapter/vga_pll.v                                       ; yes             ; User Wizard-Generated File                            ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_pll.v                                       ;         ;
; vga_adapter/vga_controller.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_controller.v                                ;         ;
; vga_adapter/vga_address_translator.v                        ; yes             ; User Verilog HDL File                                 ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_address_translator.v                        ;         ;
; vga_adapter/vga_adapter.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_adapter.v                                   ;         ;
; finalProject.v                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v                                              ;         ;
; 7.hex                                                       ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/7.hex                                                       ;         ;
; weightoutput.hex                                            ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/weightoutput.hex                                            ;         ;
; 8.hex                                                       ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/8.hex                                                       ;         ;
; 4.hex                                                       ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/4.hex                                                       ;         ;
; weight2.hex                                                 ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/weight2.hex                                                 ;         ;
; 3.hex                                                       ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/3.hex                                                       ;         ;
; 2.hex                                                       ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/2.hex                                                       ;         ;
; 6.hex                                                       ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/6.hex                                                       ;         ;
; 5.hex                                                       ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/5.hex                                                       ;         ;
; 9.hex                                                       ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/9.hex                                                       ;         ;
; 1.hex                                                       ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/1.hex                                                       ;         ;
; image.hex                                                   ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/image.hex                                                   ;         ;
; 0.hex                                                       ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/0.hex                                                       ;         ;
; weight1.hex                                                 ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/weight1.hex                                                 ;         ;
; altsyncram.tdf                                              ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                          ;         ;
; stratix_ram_block.inc                                       ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                   ;         ;
; lpm_mux.inc                                                 ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                             ;         ;
; lpm_decode.inc                                              ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                          ;         ;
; aglobal160.inc                                              ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                                          ;         ;
; a_rdenreg.inc                                               ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                           ;         ;
; altrom.inc                                                  ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                                                              ;         ;
; altram.inc                                                  ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                                                              ;         ;
; altdpram.inc                                                ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                                                            ;         ;
; db/altsyncram_s9m1.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_s9m1.tdf                                      ;         ;
; black.mif                                                   ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/black.mif                                                   ;         ;
; db/decode_7la.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/decode_7la.tdf                                           ;         ;
; db/decode_01a.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/decode_01a.tdf                                           ;         ;
; db/mux_5hb.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/mux_5hb.tdf                                              ;         ;
; altpll.tdf                                                  ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                                                                              ;         ;
; stratix_pll.inc                                             ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                         ;         ;
; stratixii_pll.inc                                           ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                       ;         ;
; cycloneii_pll.inc                                           ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                       ;         ;
; db/altpll_80u.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altpll_80u.tdf                                           ;         ;
; db/altsyncram_brd1.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_brd1.tdf                                      ;         ;
; db/finalProject.ram0_imageRAM9_4a25a7e0.hdl.mif             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/finalProject.ram0_imageRAM9_4a25a7e0.hdl.mif             ;         ;
; db/altsyncram_hrd1.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_hrd1.tdf                                      ;         ;
; db/finalProject.ram0_imageRAM8_4a25a7e7.hdl.mif             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/finalProject.ram0_imageRAM8_4a25a7e7.hdl.mif             ;         ;
; db/altsyncram_frd1.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_frd1.tdf                                      ;         ;
; db/finalProject.ram0_imageRAM7_4a25a7e6.hdl.mif             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/finalProject.ram0_imageRAM7_4a25a7e6.hdl.mif             ;         ;
; db/altsyncram_drd1.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_drd1.tdf                                      ;         ;
; db/finalProject.ram0_imageRAM6_4a25a7e5.hdl.mif             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/finalProject.ram0_imageRAM6_4a25a7e5.hdl.mif             ;         ;
; db/altsyncram_crd1.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_crd1.tdf                                      ;         ;
; db/finalProject.ram0_imageRAM5_4a25a7e4.hdl.mif             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/finalProject.ram0_imageRAM5_4a25a7e4.hdl.mif             ;         ;
; db/altsyncram_osd1.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_osd1.tdf                                      ;         ;
; db/finalProject.ram0_imageRAM4_4a25a7eb.hdl.mif             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/finalProject.ram0_imageRAM4_4a25a7eb.hdl.mif             ;         ;
; db/altsyncram_msd1.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_msd1.tdf                                      ;         ;
; db/finalProject.ram0_imageRAM3_4a25a7ea.hdl.mif             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/finalProject.ram0_imageRAM3_4a25a7ea.hdl.mif             ;         ;
; db/altsyncram_erd1.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_erd1.tdf                                      ;         ;
; db/finalProject.ram0_imageRAM2_4a25a7e9.hdl.mif             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/finalProject.ram0_imageRAM2_4a25a7e9.hdl.mif             ;         ;
; db/altsyncram_grd1.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_grd1.tdf                                      ;         ;
; db/finalProject.ram0_imageRAM1_4a25a7e8.hdl.mif             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/finalProject.ram0_imageRAM1_4a25a7e8.hdl.mif             ;         ;
; db/altsyncram_psd1.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_psd1.tdf                                      ;         ;
; db/finalProject.ram0_imageRAM0_4a25a7ef.hdl.mif             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/finalProject.ram0_imageRAM0_4a25a7ef.hdl.mif             ;         ;
; db/altsyncram_03n1.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_03n1.tdf                                      ;         ;
; db/altsyncram_m6f1.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_m6f1.tdf                                      ;         ;
; db/finalproject.ram0_weightram_outputlayer_81bb015a.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/finalproject.ram0_weightram_outputlayer_81bb015a.hdl.mif ;         ;
; db/altsyncram_u2n1.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_u2n1.tdf                                      ;         ;
; db/altsyncram_bme1.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_bme1.tdf                                      ;         ;
; db/finalproject.ram0_weightram_layer2_5ce9d471.hdl.mif      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/finalproject.ram0_weightram_layer2_5ce9d471.hdl.mif      ;         ;
; db/altsyncram_a3n1.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_a3n1.tdf                                      ;         ;
; db/altsyncram_ope1.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_ope1.tdf                                      ;         ;
; db/finalproject.ram0_weightram_layer1_5ce9d47e.hdl.mif      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/finalproject.ram0_weightram_layer1_5ce9d47e.hdl.mif      ;         ;
; db/decode_51a.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/decode_51a.tdf                                           ;         ;
; db/mux_9hb.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/mux_9hb.tdf                                              ;         ;
; db/altsyncram_b7p1.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_b7p1.tdf                                      ;         ;
; db/finalproject.ram0_imgram_readonly_70739135.hdl.mif       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/finalproject.ram0_imgram_readonly_70739135.hdl.mif       ;         ;
+-------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 582            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 940            ;
;     -- 7 input functions                    ; 35             ;
;     -- 6 input functions                    ; 167            ;
;     -- 5 input functions                    ; 156            ;
;     -- 4 input functions                    ; 71             ;
;     -- <=3 input functions                  ; 511            ;
;                                             ;                ;
; Dedicated logic registers                   ; 623            ;
;                                             ;                ;
; I/O pins                                    ; 79             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2233600        ;
;                                             ;                ;
; Total DSP Blocks                            ; 9              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 962            ;
; Total fan-out                               ; 15031          ;
; Average fan-out                             ; 6.53           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                          ; Entity Name            ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |finalProject                                           ; 940 (9)           ; 623 (6)      ; 2233600           ; 9          ; 79   ; 0            ; |finalProject                                                                                                                ; finalProject           ; work         ;
;    |I2C_programmer:i2cprog_0|                           ; 118 (72)          ; 74 (47)      ; 0                 ; 0          ; 0    ; 0            ; |finalProject|I2C_programmer:i2cprog_0                                                                                       ; I2C_programmer         ; work         ;
;       |i2c_av_cfg:u0|                                   ; 46 (46)           ; 27 (27)      ; 0                 ; 0          ; 0    ; 0            ; |finalProject|I2C_programmer:i2cprog_0|i2c_av_cfg:u0                                                                         ; i2c_av_cfg             ; work         ;
;    |control:C0|                                         ; 16 (16)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |finalProject|control:C0                                                                                                     ; control                ; work         ;
;    |dataPath:D0|                                        ; 491 (491)         ; 342 (342)    ; 0                 ; 9          ; 0    ; 0            ; |finalProject|dataPath:D0                                                                                                    ; dataPath               ; work         ;
;    |hex_decoder:hex0|                                   ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalProject|hex_decoder:hex0                                                                                               ; hex_decoder            ; work         ;
;    |imageLoad:img|                                      ; 143 (79)          ; 126 (46)     ; 0                 ; 0          ; 0    ; 0            ; |finalProject|imageLoad:img                                                                                                  ; imageLoad              ; work         ;
;       |camera:cam_0|                                    ; 64 (64)           ; 80 (80)      ; 0                 ; 0          ; 0    ; 0            ; |finalProject|imageLoad:img|camera:cam_0                                                                                     ; camera                 ; work         ;
;    |imageRAM0:imageram0|                                ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM0:imageram0                                                                                            ; imageRAM0              ; work         ;
;       |altsyncram:image_RAM0_rtl_0|                     ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM0:imageram0|altsyncram:image_RAM0_rtl_0                                                                ; altsyncram             ; work         ;
;          |altsyncram_psd1:auto_generated|               ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM0:imageram0|altsyncram:image_RAM0_rtl_0|altsyncram_psd1:auto_generated                                 ; altsyncram_psd1        ; work         ;
;    |imageRAM1:imageram1|                                ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM1:imageram1                                                                                            ; imageRAM1              ; work         ;
;       |altsyncram:image_RAM1_rtl_0|                     ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM1:imageram1|altsyncram:image_RAM1_rtl_0                                                                ; altsyncram             ; work         ;
;          |altsyncram_grd1:auto_generated|               ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM1:imageram1|altsyncram:image_RAM1_rtl_0|altsyncram_grd1:auto_generated                                 ; altsyncram_grd1        ; work         ;
;    |imageRAM2:imageram2|                                ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM2:imageram2                                                                                            ; imageRAM2              ; work         ;
;       |altsyncram:image_RAM2_rtl_0|                     ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM2:imageram2|altsyncram:image_RAM2_rtl_0                                                                ; altsyncram             ; work         ;
;          |altsyncram_erd1:auto_generated|               ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM2:imageram2|altsyncram:image_RAM2_rtl_0|altsyncram_erd1:auto_generated                                 ; altsyncram_erd1        ; work         ;
;    |imageRAM3:imageram3|                                ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM3:imageram3                                                                                            ; imageRAM3              ; work         ;
;       |altsyncram:image_RAM3_rtl_0|                     ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM3:imageram3|altsyncram:image_RAM3_rtl_0                                                                ; altsyncram             ; work         ;
;          |altsyncram_msd1:auto_generated|               ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM3:imageram3|altsyncram:image_RAM3_rtl_0|altsyncram_msd1:auto_generated                                 ; altsyncram_msd1        ; work         ;
;    |imageRAM4:imageram4|                                ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM4:imageram4                                                                                            ; imageRAM4              ; work         ;
;       |altsyncram:image_RAM4_rtl_0|                     ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM4:imageram4|altsyncram:image_RAM4_rtl_0                                                                ; altsyncram             ; work         ;
;          |altsyncram_osd1:auto_generated|               ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM4:imageram4|altsyncram:image_RAM4_rtl_0|altsyncram_osd1:auto_generated                                 ; altsyncram_osd1        ; work         ;
;    |imageRAM5:imageram5|                                ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM5:imageram5                                                                                            ; imageRAM5              ; work         ;
;       |altsyncram:image_RAM5_rtl_0|                     ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM5:imageram5|altsyncram:image_RAM5_rtl_0                                                                ; altsyncram             ; work         ;
;          |altsyncram_crd1:auto_generated|               ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM5:imageram5|altsyncram:image_RAM5_rtl_0|altsyncram_crd1:auto_generated                                 ; altsyncram_crd1        ; work         ;
;    |imageRAM6:imageram6|                                ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM6:imageram6                                                                                            ; imageRAM6              ; work         ;
;       |altsyncram:image_RAM6_rtl_0|                     ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM6:imageram6|altsyncram:image_RAM6_rtl_0                                                                ; altsyncram             ; work         ;
;          |altsyncram_drd1:auto_generated|               ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM6:imageram6|altsyncram:image_RAM6_rtl_0|altsyncram_drd1:auto_generated                                 ; altsyncram_drd1        ; work         ;
;    |imageRAM7:imageram7|                                ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM7:imageram7                                                                                            ; imageRAM7              ; work         ;
;       |altsyncram:image_RAM7_rtl_0|                     ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM7:imageram7|altsyncram:image_RAM7_rtl_0                                                                ; altsyncram             ; work         ;
;          |altsyncram_frd1:auto_generated|               ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM7:imageram7|altsyncram:image_RAM7_rtl_0|altsyncram_frd1:auto_generated                                 ; altsyncram_frd1        ; work         ;
;    |imageRAM8:imageram8|                                ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM8:imageram8                                                                                            ; imageRAM8              ; work         ;
;       |altsyncram:image_RAM8_rtl_0|                     ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM8:imageram8|altsyncram:image_RAM8_rtl_0                                                                ; altsyncram             ; work         ;
;          |altsyncram_hrd1:auto_generated|               ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM8:imageram8|altsyncram:image_RAM8_rtl_0|altsyncram_hrd1:auto_generated                                 ; altsyncram_hrd1        ; work         ;
;    |imageRAM9:imageram9|                                ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM9:imageram9                                                                                            ; imageRAM9              ; work         ;
;       |altsyncram:image_RAM9_rtl_0|                     ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM9:imageram9|altsyncram:image_RAM9_rtl_0                                                                ; altsyncram             ; work         ;
;          |altsyncram_brd1:auto_generated|               ; 0 (0)             ; 0 (0)        ; 6272              ; 0          ; 0    ; 0            ; |finalProject|imageRAM9:imageram9|altsyncram:image_RAM9_rtl_0|altsyncram_brd1:auto_generated                                 ; altsyncram_brd1        ; work         ;
;    |imgRAM_readOnly:imgRAM|                             ; 0 (0)             ; 32 (32)      ; 25088             ; 0          ; 0    ; 0            ; |finalProject|imgRAM_readOnly:imgRAM                                                                                         ; imgRAM_readOnly        ; work         ;
;       |altsyncram:IMG_ram_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 25088             ; 0          ; 0    ; 0            ; |finalProject|imgRAM_readOnly:imgRAM|altsyncram:IMG_ram_rtl_0                                                                ; altsyncram             ; work         ;
;          |altsyncram_b7p1:auto_generated|               ; 0 (0)             ; 0 (0)        ; 25088             ; 0          ; 0    ; 0            ; |finalProject|imgRAM_readOnly:imgRAM|altsyncram:IMG_ram_rtl_0|altsyncram_b7p1:auto_generated                                 ; altsyncram_b7p1        ; work         ;
;    |resultRAM_layer1:resultRAM_1|                       ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |finalProject|resultRAM_layer1:resultRAM_1                                                                                   ; resultRAM_layer1       ; work         ;
;       |altsyncram:layer1Result_ram_rtl_0|               ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |finalProject|resultRAM_layer1:resultRAM_1|altsyncram:layer1Result_ram_rtl_0                                                 ; altsyncram             ; work         ;
;          |altsyncram_a3n1:auto_generated|               ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |finalProject|resultRAM_layer1:resultRAM_1|altsyncram:layer1Result_ram_rtl_0|altsyncram_a3n1:auto_generated                  ; altsyncram_a3n1        ; work         ;
;    |resultRAM_layer2:resultRAM_2|                       ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |finalProject|resultRAM_layer2:resultRAM_2                                                                                   ; resultRAM_layer2       ; work         ;
;       |altsyncram:layer2Result_ram_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |finalProject|resultRAM_layer2:resultRAM_2|altsyncram:layer2Result_ram_rtl_0                                                 ; altsyncram             ; work         ;
;          |altsyncram_u2n1:auto_generated|               ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |finalProject|resultRAM_layer2:resultRAM_2|altsyncram:layer2Result_ram_rtl_0|altsyncram_u2n1:auto_generated                  ; altsyncram_u2n1        ; work         ;
;    |resultRAM_outputLayer:resultRAM_output|             ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |finalProject|resultRAM_outputLayer:resultRAM_output                                                                         ; resultRAM_outputLayer  ; work         ;
;       |altsyncram:outputResult_ram_rtl_0|               ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |finalProject|resultRAM_outputLayer:resultRAM_output|altsyncram:outputResult_ram_rtl_0                                       ; altsyncram             ; work         ;
;          |altsyncram_03n1:auto_generated|               ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |finalProject|resultRAM_outputLayer:resultRAM_output|altsyncram:outputResult_ram_rtl_0|altsyncram_03n1:auto_generated        ; altsyncram_03n1        ; work         ;
;    |vga_adapter:VGA|                                    ; 86 (2)            ; 30 (0)       ; 460800            ; 0          ; 0    ; 0            ; |finalProject|vga_adapter:VGA                                                                                                ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 30 (0)            ; 4 (0)        ; 460800            ; 0          ; 0    ; 0            ; |finalProject|vga_adapter:VGA|altsyncram:VideoMemory                                                                         ; altsyncram             ; work         ;
;          |altsyncram_s9m1:auto_generated|               ; 30 (0)            ; 4 (4)        ; 460800            ; 0          ; 0    ; 0            ; |finalProject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated                                          ; altsyncram_s9m1        ; work         ;
;             |decode_01a:rden_decode_b|                  ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalProject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|decode_01a:rden_decode_b                 ; decode_01a             ; work         ;
;             |decode_7la:decode2|                        ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalProject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|decode_7la:decode2                       ; decode_7la             ; work         ;
;             |mux_5hb:mux3|                              ; 24 (24)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalProject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|mux_5hb:mux3                             ; mux_5hb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalProject|vga_adapter:VGA|vga_address_translator:user_input_translator                                                   ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 42 (32)           ; 26 (26)      ; 0                 ; 0          ; 0    ; 0            ; |finalProject|vga_adapter:VGA|vga_controller:controller                                                                      ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalProject|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                         ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalProject|vga_adapter:VGA|vga_pll:mypll                                                                                  ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalProject|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                          ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalProject|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                ; altpll_80u             ; work         ;
;    |weightRAM_layer1:weightRAM_1|                       ; 70 (0)            ; 3 (0)        ; 1605632           ; 0          ; 0    ; 0            ; |finalProject|weightRAM_layer1:weightRAM_1                                                                                   ; weightRAM_layer1       ; work         ;
;       |altsyncram:layer1_ram_rtl_0|                     ; 70 (0)            ; 3 (0)        ; 1605632           ; 0          ; 0    ; 0            ; |finalProject|weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0                                                       ; altsyncram             ; work         ;
;          |altsyncram_ope1:auto_generated|               ; 70 (0)            ; 3 (3)        ; 1605632           ; 0          ; 0    ; 0            ; |finalProject|weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated                        ; altsyncram_ope1        ; work         ;
;             |decode_51a:rden_decode|                    ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalProject|weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|decode_51a:rden_decode ; decode_51a             ; work         ;
;             |mux_9hb:mux2|                              ; 64 (64)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalProject|weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|mux_9hb:mux2           ; mux_9hb                ; work         ;
;    |weightRAM_layer2:weightRAM_2|                       ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |finalProject|weightRAM_layer2:weightRAM_2                                                                                   ; weightRAM_layer2       ; work         ;
;       |altsyncram:layer2_ram_rtl_0|                     ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |finalProject|weightRAM_layer2:weightRAM_2|altsyncram:layer2_ram_rtl_0                                                       ; altsyncram             ; work         ;
;          |altsyncram_bme1:auto_generated|               ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |finalProject|weightRAM_layer2:weightRAM_2|altsyncram:layer2_ram_rtl_0|altsyncram_bme1:auto_generated                        ; altsyncram_bme1        ; work         ;
;    |weightRAM_outputLayer:weightRAM_output|             ; 0 (0)             ; 0 (0)        ; 10240             ; 0          ; 0    ; 0            ; |finalProject|weightRAM_outputLayer:weightRAM_output                                                                         ; weightRAM_outputLayer  ; work         ;
;       |altsyncram:output_ram_rtl_0|                     ; 0 (0)             ; 0 (0)        ; 10240             ; 0          ; 0    ; 0            ; |finalProject|weightRAM_outputLayer:weightRAM_output|altsyncram:output_ram_rtl_0                                             ; altsyncram             ; work         ;
;          |altsyncram_m6f1:auto_generated|               ; 0 (0)             ; 0 (0)        ; 10240             ; 0          ; 0    ; 0            ; |finalProject|weightRAM_outputLayer:weightRAM_output|altsyncram:output_ram_rtl_0|altsyncram_m6f1:auto_generated              ; altsyncram_m6f1        ; work         ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------------------------+
; Name                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                                         ;
+--------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------------------------+
; imageRAM0:imageram0|altsyncram:image_RAM0_rtl_0|altsyncram_psd1:auto_generated|ALTSYNCRAM                          ; AUTO ; ROM              ; 784          ; 8            ; --           ; --           ; 6272    ; db/finalProject.ram0_imageRAM0_4a25a7ef.hdl.mif             ;
; imageRAM1:imageram1|altsyncram:image_RAM1_rtl_0|altsyncram_grd1:auto_generated|ALTSYNCRAM                          ; AUTO ; ROM              ; 784          ; 8            ; --           ; --           ; 6272    ; db/finalProject.ram0_imageRAM1_4a25a7e8.hdl.mif             ;
; imageRAM2:imageram2|altsyncram:image_RAM2_rtl_0|altsyncram_erd1:auto_generated|ALTSYNCRAM                          ; AUTO ; ROM              ; 784          ; 8            ; --           ; --           ; 6272    ; db/finalProject.ram0_imageRAM2_4a25a7e9.hdl.mif             ;
; imageRAM3:imageram3|altsyncram:image_RAM3_rtl_0|altsyncram_msd1:auto_generated|ALTSYNCRAM                          ; AUTO ; ROM              ; 784          ; 8            ; --           ; --           ; 6272    ; db/finalProject.ram0_imageRAM3_4a25a7ea.hdl.mif             ;
; imageRAM4:imageram4|altsyncram:image_RAM4_rtl_0|altsyncram_osd1:auto_generated|ALTSYNCRAM                          ; AUTO ; ROM              ; 784          ; 8            ; --           ; --           ; 6272    ; db/finalProject.ram0_imageRAM4_4a25a7eb.hdl.mif             ;
; imageRAM5:imageram5|altsyncram:image_RAM5_rtl_0|altsyncram_crd1:auto_generated|ALTSYNCRAM                          ; AUTO ; ROM              ; 784          ; 8            ; --           ; --           ; 6272    ; db/finalProject.ram0_imageRAM5_4a25a7e4.hdl.mif             ;
; imageRAM6:imageram6|altsyncram:image_RAM6_rtl_0|altsyncram_drd1:auto_generated|ALTSYNCRAM                          ; AUTO ; ROM              ; 784          ; 8            ; --           ; --           ; 6272    ; db/finalProject.ram0_imageRAM6_4a25a7e5.hdl.mif             ;
; imageRAM7:imageram7|altsyncram:image_RAM7_rtl_0|altsyncram_frd1:auto_generated|ALTSYNCRAM                          ; AUTO ; ROM              ; 784          ; 8            ; --           ; --           ; 6272    ; db/finalProject.ram0_imageRAM7_4a25a7e6.hdl.mif             ;
; imageRAM8:imageram8|altsyncram:image_RAM8_rtl_0|altsyncram_hrd1:auto_generated|ALTSYNCRAM                          ; AUTO ; ROM              ; 784          ; 8            ; --           ; --           ; 6272    ; db/finalProject.ram0_imageRAM8_4a25a7e7.hdl.mif             ;
; imageRAM9:imageram9|altsyncram:image_RAM9_rtl_0|altsyncram_brd1:auto_generated|ALTSYNCRAM                          ; AUTO ; ROM              ; 784          ; 8            ; --           ; --           ; 6272    ; db/finalProject.ram0_imageRAM9_4a25a7e0.hdl.mif             ;
; imgRAM_readOnly:imgRAM|altsyncram:IMG_ram_rtl_0|altsyncram_b7p1:auto_generated|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 784          ; 32           ; 784          ; 32           ; 25088   ; db/finalProject.ram0_imgRAM_readOnly_70739135.hdl.mif       ;
; resultRAM_layer1:resultRAM_1|altsyncram:layer1Result_ram_rtl_0|altsyncram_a3n1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048    ; None                                                        ;
; resultRAM_layer2:resultRAM_2|altsyncram:layer2Result_ram_rtl_0|altsyncram_u2n1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                                                        ;
; resultRAM_outputLayer:resultRAM_output|altsyncram:outputResult_ram_rtl_0|altsyncram_03n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512     ; None                                                        ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 19200        ; 24           ; 19200        ; 24           ; 460800  ; black.mif                                                   ;
; weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM              ; 50176        ; 32           ; --           ; --           ; 1605632 ; db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif      ;
; weightRAM_layer2:weightRAM_2|altsyncram:layer2_ram_rtl_0|altsyncram_bme1:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM              ; 2048         ; 32           ; --           ; --           ; 65536   ; db/finalProject.ram0_weightRAM_layer2_5ce9d471.hdl.mif      ;
; weightRAM_outputLayer:weightRAM_output|altsyncram:output_ram_rtl_0|altsyncram_m6f1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 320          ; 32           ; --           ; --           ; 10240   ; db/finalProject.ram0_weightRAM_outputLayer_81bb015a.hdl.mif ;
+--------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 6           ;
; Sum of two 18x18                  ; 3           ;
; Total number of DSP blocks        ; 9           ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 3           ;
; Fixed Point Unsigned Multiplier   ; 3           ;
; Fixed Point Mixed Sign Multiplier ; 6           ;
+-----------------------------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |finalProject|control:C0|current_state                                                                                                                                                                                                                                                                                                             ;
+------------------------------------+-------------------------+--------------------------+----------------------------------+--------------------------------+------------------------------+--------------------------------+------------------------------------+-------------------------------+-----------------------------------+-----------------------------+
; Name                               ; current_state.startOver ; current_state.draw_image ; current_state.display_mostLikely ; current_state.load_resetOutput ; current_state.load_outputRAM ; current_state.load_resetSecond ; current_state.load_secondResultRAM ; current_state.load_resetFirst ; current_state.load_firstResultRAM ; current_state.load_imageRAM ;
+------------------------------------+-------------------------+--------------------------+----------------------------------+--------------------------------+------------------------------+--------------------------------+------------------------------------+-------------------------------+-----------------------------------+-----------------------------+
; current_state.load_imageRAM        ; 0                       ; 0                        ; 0                                ; 0                              ; 0                            ; 0                              ; 0                                  ; 0                             ; 0                                 ; 0                           ;
; current_state.load_firstResultRAM  ; 0                       ; 0                        ; 0                                ; 0                              ; 0                            ; 0                              ; 0                                  ; 0                             ; 1                                 ; 1                           ;
; current_state.load_resetFirst      ; 0                       ; 0                        ; 0                                ; 0                              ; 0                            ; 0                              ; 0                                  ; 1                             ; 0                                 ; 1                           ;
; current_state.load_secondResultRAM ; 0                       ; 0                        ; 0                                ; 0                              ; 0                            ; 0                              ; 1                                  ; 0                             ; 0                                 ; 1                           ;
; current_state.load_resetSecond     ; 0                       ; 0                        ; 0                                ; 0                              ; 0                            ; 1                              ; 0                                  ; 0                             ; 0                                 ; 1                           ;
; current_state.load_outputRAM       ; 0                       ; 0                        ; 0                                ; 0                              ; 1                            ; 0                              ; 0                                  ; 0                             ; 0                                 ; 1                           ;
; current_state.load_resetOutput     ; 0                       ; 0                        ; 0                                ; 1                              ; 0                            ; 0                              ; 0                                  ; 0                             ; 0                                 ; 1                           ;
; current_state.display_mostLikely   ; 0                       ; 0                        ; 1                                ; 0                              ; 0                            ; 0                              ; 0                                  ; 0                             ; 0                                 ; 1                           ;
; current_state.draw_image           ; 0                       ; 1                        ; 0                                ; 0                              ; 0                            ; 0                              ; 0                                  ; 0                             ; 0                                 ; 1                           ;
; current_state.startOver            ; 1                       ; 0                        ; 0                                ; 0                              ; 0                            ; 0                              ; 0                                  ; 0                             ; 0                                 ; 1                           ;
+------------------------------------+-------------------------+--------------------------+----------------------------------+--------------------------------+------------------------------+--------------------------------+------------------------------------+-------------------------------+-----------------------------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                ;
+-----------------------------------------------------+-----------------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                                 ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------------------------------+------------------------+
; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_data[9]  ; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_index[5] ; yes                    ;
; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_data[8]  ; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_index[5] ; yes                    ;
; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_data[7]  ; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_index[5] ; yes                    ;
; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_data[5]  ; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_index[5] ; yes                    ;
; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_data[6]  ; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_index[5] ; yes                    ;
; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_data[3]  ; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_index[5] ; yes                    ;
; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_data[4]  ; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_index[5] ; yes                    ;
; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_data[15] ; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_index[5] ; yes                    ;
; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_data[14] ; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_index[5] ; yes                    ;
; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_data[13] ; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_index[5] ; yes                    ;
; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_data[12] ; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_index[5] ; yes                    ;
; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_data[11] ; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_index[5] ; yes                    ;
; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_data[10] ; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_index[5] ; yes                    ;
; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_data[1]  ; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_index[5] ; yes                    ;
; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_data[2]  ; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_index[5] ; yes                    ;
; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_data[0]  ; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|LUT_index[5] ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                                                     ;                        ;
+-----------------------------------------------------+-----------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                             ;
+--------------------------------------------------------------+-----------------------------------------------------------------+
; Register name                                                ; Reason for Removal                                              ;
+--------------------------------------------------------------+-----------------------------------------------------------------+
; I2C_programmer:i2cprog_0|ACK2                                ; Stuck at GND due to stuck port data_in                          ;
; I2C_programmer:i2cprog_0|ACK3                                ; Stuck at GND due to stuck port data_in                          ;
; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|i2c_data[16,17,19,23] ; Stuck at GND due to stuck port data_in                          ;
; imageLoad:img|imgRAM_dataInB[-16]                            ; Stuck at GND due to stuck port data_in                          ;
; imageLoad:img|imgRAM_dataInB[-17]                            ; Stuck at GND due to stuck port data_in                          ;
; imageLoad:img|imgRAM_dataInB[-15]                            ; Stuck at GND due to stuck port data_in                          ;
; imageLoad:img|imgRAM_dataInB[-14]                            ; Stuck at GND due to stuck port data_in                          ;
; imageLoad:img|imgRAM_dataInB[-13]                            ; Stuck at GND due to stuck port data_in                          ;
; imageLoad:img|imgRAM_dataInB[-12]                            ; Stuck at GND due to stuck port data_in                          ;
; imageLoad:img|imgRAM_dataInB[-11]                            ; Stuck at GND due to stuck port data_in                          ;
; imageLoad:img|imgRAM_dataInB[-10]                            ; Stuck at GND due to stuck port data_in                          ;
; imageLoad:img|imgRAM_dataInB[-9]                             ; Stuck at GND due to stuck port data_in                          ;
; imageLoad:img|imgRAM_dataInB[0..14]                          ; Stuck at GND due to stuck port data_in                          ;
; I2C_programmer:i2cprog_0|SD[16,17,19,23]                     ; Stuck at GND due to stuck port data_in                          ;
; I2C_programmer:i2cprog_0|SD[20,21]                           ; Merged with I2C_programmer:i2cprog_0|SD[18]                     ;
; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|mstep[3]              ; Merged with I2C_programmer:i2cprog_0|i2c_av_cfg:u0|mstep[2]     ;
; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|i2c_data[20,21]       ; Merged with I2C_programmer:i2cprog_0|i2c_av_cfg:u0|i2c_data[18] ;
; imageLoad:img|camera:cam_0|timer2[1,2]                       ; Lost fanout                                                     ;
; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|mstep[2]              ; Stuck at GND due to stuck port data_in                          ;
; control:C0|current_state~2                                   ; Lost fanout                                                     ;
; control:C0|current_state~3                                   ; Lost fanout                                                     ;
; control:C0|current_state~4                                   ; Lost fanout                                                     ;
; control:C0|current_state~5                                   ; Lost fanout                                                     ;
; Total Number of Removed Registers = 46                       ;                                                                 ;
+--------------------------------------------------------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                              ;
+-----------------------------------------------------+---------------------------+----------------------------------------+
; Register name                                       ; Reason for Removal        ; Registers Removed due to This Register ;
+-----------------------------------------------------+---------------------------+----------------------------------------+
; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|i2c_data[23] ; Stuck at GND              ; I2C_programmer:i2cprog_0|SD[23]        ;
;                                                     ; due to stuck port data_in ;                                        ;
; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|i2c_data[19] ; Stuck at GND              ; I2C_programmer:i2cprog_0|SD[19]        ;
;                                                     ; due to stuck port data_in ;                                        ;
; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|i2c_data[17] ; Stuck at GND              ; I2C_programmer:i2cprog_0|SD[17]        ;
;                                                     ; due to stuck port data_in ;                                        ;
; I2C_programmer:i2cprog_0|i2c_av_cfg:u0|i2c_data[16] ; Stuck at GND              ; I2C_programmer:i2cprog_0|SD[16]        ;
;                                                     ; due to stuck port data_in ;                                        ;
+-----------------------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 623   ;
; Number of registers using Synchronous Clear  ; 442   ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 58    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 467   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; dataPath:D0|currentMaxVal[14]           ; 3       ;
; I2C_programmer:i2cprog_0|TRN_END        ; 6       ;
; I2C_programmer:i2cprog_0|SCLK           ; 4       ;
; I2C_programmer:i2cprog_0|SDO            ; 5       ;
; I2C_programmer:i2cprog_0|ACK_enable     ; 5       ;
; I2C_programmer:i2cprog_0|SD_COUNTER[0]  ; 18      ;
; I2C_programmer:i2cprog_0|SD_COUNTER[6]  ; 10      ;
; I2C_programmer:i2cprog_0|SD_COUNTER[5]  ; 10      ;
; I2C_programmer:i2cprog_0|SD_COUNTER[2]  ; 26      ;
; I2C_programmer:i2cprog_0|SD_COUNTER[1]  ; 22      ;
; I2C_programmer:i2cprog_0|SD_COUNTER[4]  ; 15      ;
; I2C_programmer:i2cprog_0|SD_COUNTER[3]  ; 14      ;
; Total number of inverted registers = 12 ;         ;
+-----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                      ;
+------------------------------------------------------------+---------------------------------------------------------------+------+
; Register Name                                              ; Megafunction                                                  ; Type ;
+------------------------------------------------------------+---------------------------------------------------------------+------+
; imageRAM9:imageram9|outputData[0..7]                       ; imageRAM9:imageram9|image_RAM9_rtl_0                          ; RAM  ;
; imageRAM8:imageram8|outputData[0..7]                       ; imageRAM8:imageram8|image_RAM8_rtl_0                          ; RAM  ;
; imageRAM7:imageram7|outputData[0..7]                       ; imageRAM7:imageram7|image_RAM7_rtl_0                          ; RAM  ;
; imageRAM6:imageram6|outputData[0..7]                       ; imageRAM6:imageram6|image_RAM6_rtl_0                          ; RAM  ;
; imageRAM5:imageram5|outputData[0..7]                       ; imageRAM5:imageram5|image_RAM5_rtl_0                          ; RAM  ;
; imageRAM4:imageram4|outputData[0..7]                       ; imageRAM4:imageram4|image_RAM4_rtl_0                          ; RAM  ;
; imageRAM3:imageram3|outputData[0..7]                       ; imageRAM3:imageram3|image_RAM3_rtl_0                          ; RAM  ;
; imageRAM2:imageram2|outputData[0..7]                       ; imageRAM2:imageram2|image_RAM2_rtl_0                          ; RAM  ;
; imageRAM1:imageram1|outputData[0..7]                       ; imageRAM1:imageram1|image_RAM1_rtl_0                          ; RAM  ;
; imageRAM0:imageram0|outputData[0..7]                       ; imageRAM0:imageram0|image_RAM0_rtl_0                          ; RAM  ;
; resultRAM_outputLayer:resultRAM_output|outputData[-17..14] ; resultRAM_outputLayer:resultRAM_output|outputResult_ram_rtl_0 ; RAM  ;
; weightRAM_outputLayer:weightRAM_output|outputData[-17..14] ; weightRAM_outputLayer:weightRAM_output|output_ram_rtl_0       ; RAM  ;
; resultRAM_layer2:resultRAM_2|outputData[-17..14]           ; resultRAM_layer2:resultRAM_2|layer2Result_ram_rtl_0           ; RAM  ;
; weightRAM_layer2:weightRAM_2|outputData[-17..14]           ; weightRAM_layer2:weightRAM_2|layer2_ram_rtl_0                 ; RAM  ;
; resultRAM_layer1:resultRAM_1|outputData[-17..14]           ; resultRAM_layer1:resultRAM_1|layer1Result_ram_rtl_0           ; RAM  ;
; weightRAM_layer1:weightRAM_1|outputData[-17..14]           ; weightRAM_layer1:weightRAM_1|layer1_ram_rtl_0                 ; RAM  ;
+------------------------------------------------------------+---------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |finalProject|imageLoad:img|camera:cam_0|vid_address[6]                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |finalProject|imageLoad:img|imgRAM_dataInB[-2]                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |finalProject|imageLoad:img|imageRAM_addressB[8]                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |finalProject|vga_adapter:VGA|vga_controller:controller|yCounter[6]                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |finalProject|imageLoad:img|r_county[1]                                                                         ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |finalProject|dataPath:D0|currentMaxVal[5]                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |finalProject|waitTimer[1]                                                                                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |finalProject|imageLoad:img|r_countx[9]                                                                         ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |finalProject|dataPath:D0|layer1_weight_address[2]                                                              ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |finalProject|I2C_programmer:i2cprog_0|i2c_av_cfg:u0|mstep[2]                                                   ;
; 5:1                ; 11 bits   ; 33 LEs        ; 0 LEs                ; 33 LEs                 ; Yes        ; |finalProject|dataPath:D0|layer2_weight_address[5]                                                              ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |finalProject|dataPath:D0|layerOutput_weight_address[1]                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |finalProject|imageLoad:img|waitTimer[0]                                                                        ;
; 18:1               ; 10 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |finalProject|dataPath:D0|resultingNumber[1]                                                                    ;
; 7:1                ; 63 bits   ; 252 LEs       ; 0 LEs                ; 252 LEs                ; Yes        ; |finalProject|dataPath:D0|tempResultRAM_Output[-14]                                                             ;
; 7:1                ; 63 bits   ; 252 LEs       ; 0 LEs                ; 252 LEs                ; Yes        ; |finalProject|dataPath:D0|tempResultRAM_2[-18]                                                                  ;
; 7:1                ; 63 bits   ; 252 LEs       ; 0 LEs                ; 252 LEs                ; Yes        ; |finalProject|dataPath:D0|tempResultRAM_1[12]                                                                   ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |finalProject|dataPath:D0|layerOutput_result_address[0]                                                         ;
; 8:1                ; 6 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; Yes        ; |finalProject|dataPath:D0|layer1_result_address[4]                                                              ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |finalProject|dataPath:D0|layer2_result_address[0]                                                              ;
; 9:1                ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |finalProject|dataPath:D0|position_y[2]                                                                         ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |finalProject|dataPath:D0|position_x[3]                                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |finalProject|I2C_programmer:i2cprog_0|SD_COUNTER[6]                                                            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |finalProject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|mux_5hb:mux3|result_node[1] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |finalProject|dataPath:D0|imageRAM_address                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |finalProject|dataPath:D0|tempResultRAM_2                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |finalProject|dataPath:D0|tempResultRAM_Output                                                                  ;
; 17:1               ; 8 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; No         ; |finalProject|dataPath:D0|drawingColor[20]                                                                      ;
; 8:1                ; 10 bits   ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |finalProject|dataPath:D0|imageRAM_address                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for imageRAM9:imageram9|altsyncram:image_RAM9_rtl_0|altsyncram_brd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for imageRAM8:imageram8|altsyncram:image_RAM8_rtl_0|altsyncram_hrd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for imageRAM7:imageram7|altsyncram:image_RAM7_rtl_0|altsyncram_frd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for imageRAM6:imageram6|altsyncram:image_RAM6_rtl_0|altsyncram_drd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for imageRAM5:imageram5|altsyncram:image_RAM5_rtl_0|altsyncram_crd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for imageRAM4:imageram4|altsyncram:image_RAM4_rtl_0|altsyncram_osd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for imageRAM3:imageram3|altsyncram:image_RAM3_rtl_0|altsyncram_msd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for imageRAM2:imageram2|altsyncram:image_RAM2_rtl_0|altsyncram_erd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for imageRAM1:imageram1|altsyncram:image_RAM1_rtl_0|altsyncram_grd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for imageRAM0:imageram0|altsyncram:image_RAM0_rtl_0|altsyncram_psd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for resultRAM_outputLayer:resultRAM_output|altsyncram:outputResult_ram_rtl_0|altsyncram_03n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for weightRAM_outputLayer:weightRAM_output|altsyncram:output_ram_rtl_0|altsyncram_m6f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for resultRAM_layer2:resultRAM_2|altsyncram:layer2Result_ram_rtl_0|altsyncram_u2n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for weightRAM_layer2:weightRAM_2|altsyncram:layer2_ram_rtl_0|altsyncram_bme1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for resultRAM_layer1:resultRAM_1|altsyncram:layer1Result_ram_rtl_0|altsyncram_a3n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0|altsyncram_ope1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for imgRAM_readOnly:imgRAM|altsyncram:IMG_ram_rtl_0|altsyncram_b7p1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imageLoad:img|camera:cam_0 ;
+----------------+------------------+-------------------------------------+
; Parameter Name ; Value            ; Type                                ;
+----------------+------------------+-------------------------------------+
; address_0      ; 0000000000000000 ; Unsigned Binary                     ;
+----------------+------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_programmer:i2cprog_0 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; clk_freq       ; 27000000 ; Signed Integer                            ;
; i2c_freq       ; 40000    ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_programmer:i2cprog_0|i2c_av_cfg:u0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; LUT_size       ; 32    ; Signed Integer                                             ;
; set_lin_l      ; 0     ; Signed Integer                                             ;
; set_lin_r      ; 1     ; Signed Integer                                             ;
; set_head_l     ; 2     ; Signed Integer                                             ;
; set_head_r     ; 3     ; Signed Integer                                             ;
; a_path_cntrl   ; 4     ; Signed Integer                                             ;
; d_path_cntrl   ; 5     ; Signed Integer                                             ;
; power_on       ; 6     ; Signed Integer                                             ;
; set_format     ; 7     ; Signed Integer                                             ;
; sample_cntrl   ; 8     ; Signed Integer                                             ;
; set_active     ; 9     ; Signed Integer                                             ;
; set_video      ; 10    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 8         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 24                   ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 24                   ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_s9m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 8          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: imageRAM9:imageram9|altsyncram:image_RAM9_rtl_0      ;
+------------------------------------+-------------------------------------------------+----------------+
; Parameter Name                     ; Value                                           ; Type           ;
+------------------------------------+-------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped        ;
; OPERATION_MODE                     ; ROM                                             ; Untyped        ;
; WIDTH_A                            ; 8                                               ; Untyped        ;
; WIDTHAD_A                          ; 10                                              ; Untyped        ;
; NUMWORDS_A                         ; 784                                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WIDTH_B                            ; 1                                               ; Untyped        ;
; WIDTHAD_B                          ; 1                                               ; Untyped        ;
; NUMWORDS_B                         ; 1                                               ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped        ;
; BYTE_SIZE                          ; 8                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; INIT_FILE                          ; db/finalProject.ram0_imageRAM9_4a25a7e0.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_brd1                                 ; Untyped        ;
+------------------------------------+-------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: imageRAM8:imageram8|altsyncram:image_RAM8_rtl_0      ;
+------------------------------------+-------------------------------------------------+----------------+
; Parameter Name                     ; Value                                           ; Type           ;
+------------------------------------+-------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped        ;
; OPERATION_MODE                     ; ROM                                             ; Untyped        ;
; WIDTH_A                            ; 8                                               ; Untyped        ;
; WIDTHAD_A                          ; 10                                              ; Untyped        ;
; NUMWORDS_A                         ; 784                                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WIDTH_B                            ; 1                                               ; Untyped        ;
; WIDTHAD_B                          ; 1                                               ; Untyped        ;
; NUMWORDS_B                         ; 1                                               ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped        ;
; BYTE_SIZE                          ; 8                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; INIT_FILE                          ; db/finalProject.ram0_imageRAM8_4a25a7e7.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_hrd1                                 ; Untyped        ;
+------------------------------------+-------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: imageRAM7:imageram7|altsyncram:image_RAM7_rtl_0      ;
+------------------------------------+-------------------------------------------------+----------------+
; Parameter Name                     ; Value                                           ; Type           ;
+------------------------------------+-------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped        ;
; OPERATION_MODE                     ; ROM                                             ; Untyped        ;
; WIDTH_A                            ; 8                                               ; Untyped        ;
; WIDTHAD_A                          ; 10                                              ; Untyped        ;
; NUMWORDS_A                         ; 784                                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WIDTH_B                            ; 1                                               ; Untyped        ;
; WIDTHAD_B                          ; 1                                               ; Untyped        ;
; NUMWORDS_B                         ; 1                                               ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped        ;
; BYTE_SIZE                          ; 8                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; INIT_FILE                          ; db/finalProject.ram0_imageRAM7_4a25a7e6.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_frd1                                 ; Untyped        ;
+------------------------------------+-------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: imageRAM6:imageram6|altsyncram:image_RAM6_rtl_0      ;
+------------------------------------+-------------------------------------------------+----------------+
; Parameter Name                     ; Value                                           ; Type           ;
+------------------------------------+-------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped        ;
; OPERATION_MODE                     ; ROM                                             ; Untyped        ;
; WIDTH_A                            ; 8                                               ; Untyped        ;
; WIDTHAD_A                          ; 10                                              ; Untyped        ;
; NUMWORDS_A                         ; 784                                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WIDTH_B                            ; 1                                               ; Untyped        ;
; WIDTHAD_B                          ; 1                                               ; Untyped        ;
; NUMWORDS_B                         ; 1                                               ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped        ;
; BYTE_SIZE                          ; 8                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; INIT_FILE                          ; db/finalProject.ram0_imageRAM6_4a25a7e5.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_drd1                                 ; Untyped        ;
+------------------------------------+-------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: imageRAM5:imageram5|altsyncram:image_RAM5_rtl_0      ;
+------------------------------------+-------------------------------------------------+----------------+
; Parameter Name                     ; Value                                           ; Type           ;
+------------------------------------+-------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped        ;
; OPERATION_MODE                     ; ROM                                             ; Untyped        ;
; WIDTH_A                            ; 8                                               ; Untyped        ;
; WIDTHAD_A                          ; 10                                              ; Untyped        ;
; NUMWORDS_A                         ; 784                                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WIDTH_B                            ; 1                                               ; Untyped        ;
; WIDTHAD_B                          ; 1                                               ; Untyped        ;
; NUMWORDS_B                         ; 1                                               ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped        ;
; BYTE_SIZE                          ; 8                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; INIT_FILE                          ; db/finalProject.ram0_imageRAM5_4a25a7e4.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_crd1                                 ; Untyped        ;
+------------------------------------+-------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: imageRAM4:imageram4|altsyncram:image_RAM4_rtl_0      ;
+------------------------------------+-------------------------------------------------+----------------+
; Parameter Name                     ; Value                                           ; Type           ;
+------------------------------------+-------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped        ;
; OPERATION_MODE                     ; ROM                                             ; Untyped        ;
; WIDTH_A                            ; 8                                               ; Untyped        ;
; WIDTHAD_A                          ; 10                                              ; Untyped        ;
; NUMWORDS_A                         ; 784                                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WIDTH_B                            ; 1                                               ; Untyped        ;
; WIDTHAD_B                          ; 1                                               ; Untyped        ;
; NUMWORDS_B                         ; 1                                               ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped        ;
; BYTE_SIZE                          ; 8                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; INIT_FILE                          ; db/finalProject.ram0_imageRAM4_4a25a7eb.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_osd1                                 ; Untyped        ;
+------------------------------------+-------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: imageRAM3:imageram3|altsyncram:image_RAM3_rtl_0      ;
+------------------------------------+-------------------------------------------------+----------------+
; Parameter Name                     ; Value                                           ; Type           ;
+------------------------------------+-------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped        ;
; OPERATION_MODE                     ; ROM                                             ; Untyped        ;
; WIDTH_A                            ; 8                                               ; Untyped        ;
; WIDTHAD_A                          ; 10                                              ; Untyped        ;
; NUMWORDS_A                         ; 784                                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WIDTH_B                            ; 1                                               ; Untyped        ;
; WIDTHAD_B                          ; 1                                               ; Untyped        ;
; NUMWORDS_B                         ; 1                                               ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped        ;
; BYTE_SIZE                          ; 8                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; INIT_FILE                          ; db/finalProject.ram0_imageRAM3_4a25a7ea.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_msd1                                 ; Untyped        ;
+------------------------------------+-------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: imageRAM2:imageram2|altsyncram:image_RAM2_rtl_0      ;
+------------------------------------+-------------------------------------------------+----------------+
; Parameter Name                     ; Value                                           ; Type           ;
+------------------------------------+-------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped        ;
; OPERATION_MODE                     ; ROM                                             ; Untyped        ;
; WIDTH_A                            ; 8                                               ; Untyped        ;
; WIDTHAD_A                          ; 10                                              ; Untyped        ;
; NUMWORDS_A                         ; 784                                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WIDTH_B                            ; 1                                               ; Untyped        ;
; WIDTHAD_B                          ; 1                                               ; Untyped        ;
; NUMWORDS_B                         ; 1                                               ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped        ;
; BYTE_SIZE                          ; 8                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; INIT_FILE                          ; db/finalProject.ram0_imageRAM2_4a25a7e9.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_erd1                                 ; Untyped        ;
+------------------------------------+-------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: imageRAM1:imageram1|altsyncram:image_RAM1_rtl_0      ;
+------------------------------------+-------------------------------------------------+----------------+
; Parameter Name                     ; Value                                           ; Type           ;
+------------------------------------+-------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped        ;
; OPERATION_MODE                     ; ROM                                             ; Untyped        ;
; WIDTH_A                            ; 8                                               ; Untyped        ;
; WIDTHAD_A                          ; 10                                              ; Untyped        ;
; NUMWORDS_A                         ; 784                                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WIDTH_B                            ; 1                                               ; Untyped        ;
; WIDTHAD_B                          ; 1                                               ; Untyped        ;
; NUMWORDS_B                         ; 1                                               ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped        ;
; BYTE_SIZE                          ; 8                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; INIT_FILE                          ; db/finalProject.ram0_imageRAM1_4a25a7e8.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_grd1                                 ; Untyped        ;
+------------------------------------+-------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: imageRAM0:imageram0|altsyncram:image_RAM0_rtl_0      ;
+------------------------------------+-------------------------------------------------+----------------+
; Parameter Name                     ; Value                                           ; Type           ;
+------------------------------------+-------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped        ;
; OPERATION_MODE                     ; ROM                                             ; Untyped        ;
; WIDTH_A                            ; 8                                               ; Untyped        ;
; WIDTHAD_A                          ; 10                                              ; Untyped        ;
; NUMWORDS_A                         ; 784                                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WIDTH_B                            ; 1                                               ; Untyped        ;
; WIDTHAD_B                          ; 1                                               ; Untyped        ;
; NUMWORDS_B                         ; 1                                               ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped        ;
; BYTE_SIZE                          ; 8                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; INIT_FILE                          ; db/finalProject.ram0_imageRAM0_4a25a7ef.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_psd1                                 ; Untyped        ;
+------------------------------------+-------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: resultRAM_outputLayer:resultRAM_output|altsyncram:outputResult_ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                       ;
; WIDTH_A                            ; 32                   ; Untyped                                                       ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                       ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 32                   ; Untyped                                                       ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_03n1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: weightRAM_outputLayer:weightRAM_output|altsyncram:output_ram_rtl_0 ;
+------------------------------------+-------------------------------------------------------------+------------------+
; Parameter Name                     ; Value                                                       ; Type             ;
+------------------------------------+-------------------------------------------------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                           ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                                                          ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                         ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                                                          ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                         ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                                                           ; Untyped          ;
; OPERATION_MODE                     ; ROM                                                         ; Untyped          ;
; WIDTH_A                            ; 32                                                          ; Untyped          ;
; WIDTHAD_A                          ; 9                                                           ; Untyped          ;
; NUMWORDS_A                         ; 320                                                         ; Untyped          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                                                        ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                                                        ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                                                        ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                                                        ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                                                        ; Untyped          ;
; WIDTH_B                            ; 1                                                           ; Untyped          ;
; WIDTHAD_B                          ; 1                                                           ; Untyped          ;
; NUMWORDS_B                         ; 1                                                           ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1                                                      ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                      ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1                                                      ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK1                                                      ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1                                                      ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                                                        ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                                                        ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                                                        ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                                                        ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                                                        ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                                                        ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                                                           ; Untyped          ;
; WIDTH_BYTEENA_B                    ; 1                                                           ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                                                        ; Untyped          ;
; BYTE_SIZE                          ; 8                                                           ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                        ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                        ; Untyped          ;
; INIT_FILE                          ; db/finalProject.ram0_weightRAM_outputLayer_81bb015a.hdl.mif ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                      ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                                                           ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                      ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                      ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                      ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                      ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                             ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                             ; Untyped          ;
; ENABLE_ECC                         ; FALSE                                                       ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                       ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                                                           ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone V                                                   ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_m6f1                                             ; Untyped          ;
+------------------------------------+-------------------------------------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: resultRAM_layer2:resultRAM_2|altsyncram:layer2Result_ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 32                   ; Untyped                                             ;
; WIDTHAD_A                          ; 5                    ; Untyped                                             ;
; NUMWORDS_A                         ; 32                   ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 32                   ; Untyped                                             ;
; WIDTHAD_B                          ; 5                    ; Untyped                                             ;
; NUMWORDS_B                         ; 32                   ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_u2n1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: weightRAM_layer2:weightRAM_2|altsyncram:layer2_ram_rtl_0    ;
+------------------------------------+--------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                  ; Type           ;
+------------------------------------+--------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                      ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                    ; Untyped        ;
; WIDTH_A                            ; 32                                                     ; Untyped        ;
; WIDTHAD_A                          ; 11                                                     ; Untyped        ;
; NUMWORDS_A                         ; 2048                                                   ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                   ; Untyped        ;
; WIDTH_B                            ; 1                                                      ; Untyped        ;
; WIDTHAD_B                          ; 1                                                      ; Untyped        ;
; NUMWORDS_B                         ; 1                                                      ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                   ; Untyped        ;
; INIT_FILE                          ; db/finalProject.ram0_weightRAM_layer2_5ce9d471.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                      ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_bme1                                        ; Untyped        ;
+------------------------------------+--------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: resultRAM_layer1:resultRAM_1|altsyncram:layer1Result_ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 32                   ; Untyped                                             ;
; WIDTHAD_A                          ; 6                    ; Untyped                                             ;
; NUMWORDS_A                         ; 64                   ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 32                   ; Untyped                                             ;
; WIDTHAD_B                          ; 6                    ; Untyped                                             ;
; NUMWORDS_B                         ; 64                   ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_a3n1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0    ;
+------------------------------------+--------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                  ; Type           ;
+------------------------------------+--------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                      ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                    ; Untyped        ;
; WIDTH_A                            ; 32                                                     ; Untyped        ;
; WIDTHAD_A                          ; 16                                                     ; Untyped        ;
; NUMWORDS_A                         ; 50176                                                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                   ; Untyped        ;
; WIDTH_B                            ; 1                                                      ; Untyped        ;
; WIDTHAD_B                          ; 1                                                      ; Untyped        ;
; NUMWORDS_B                         ; 1                                                      ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                   ; Untyped        ;
; INIT_FILE                          ; db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                      ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ope1                                        ; Untyped        ;
+------------------------------------+--------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: imgRAM_readOnly:imgRAM|altsyncram:IMG_ram_rtl_0            ;
+------------------------------------+-------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                 ; Type           ;
+------------------------------------+-------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                             ; Untyped        ;
; WIDTH_A                            ; 32                                                    ; Untyped        ;
; WIDTHAD_A                          ; 10                                                    ; Untyped        ;
; NUMWORDS_A                         ; 784                                                   ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped        ;
; WIDTH_B                            ; 32                                                    ; Untyped        ;
; WIDTHAD_B                          ; 10                                                    ; Untyped        ;
; NUMWORDS_B                         ; 784                                                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                          ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                  ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped        ;
; BYTE_SIZE                          ; 8                                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped        ;
; INIT_FILE                          ; db/finalProject.ram0_imgRAM_readOnly_70739135.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                             ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_b7p1                                       ; Untyped        ;
+------------------------------------+-------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                     ;
+-------------------------------------------+--------------------------------------------------------------------------+
; Name                                      ; Value                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------+
; Number of entity instances                ; 18                                                                       ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                ;
;     -- WIDTH_A                            ; 24                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 24                                                                       ;
;     -- NUMWORDS_B                         ; 19200                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; imageRAM9:imageram9|altsyncram:image_RAM9_rtl_0                          ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 784                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; imageRAM8:imageram8|altsyncram:image_RAM8_rtl_0                          ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 784                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; imageRAM7:imageram7|altsyncram:image_RAM7_rtl_0                          ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 784                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; imageRAM6:imageram6|altsyncram:image_RAM6_rtl_0                          ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 784                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; imageRAM5:imageram5|altsyncram:image_RAM5_rtl_0                          ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 784                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; imageRAM4:imageram4|altsyncram:image_RAM4_rtl_0                          ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 784                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; imageRAM3:imageram3|altsyncram:image_RAM3_rtl_0                          ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 784                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; imageRAM2:imageram2|altsyncram:image_RAM2_rtl_0                          ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 784                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; imageRAM1:imageram1|altsyncram:image_RAM1_rtl_0                          ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 784                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; imageRAM0:imageram0|altsyncram:image_RAM0_rtl_0                          ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 784                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; resultRAM_outputLayer:resultRAM_output|altsyncram:outputResult_ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                ;
;     -- WIDTH_A                            ; 32                                                                       ;
;     -- NUMWORDS_A                         ; 16                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 32                                                                       ;
;     -- NUMWORDS_B                         ; 16                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                 ;
; Entity Instance                           ; weightRAM_outputLayer:weightRAM_output|altsyncram:output_ram_rtl_0       ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 32                                                                       ;
;     -- NUMWORDS_A                         ; 320                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; resultRAM_layer2:resultRAM_2|altsyncram:layer2Result_ram_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                ;
;     -- WIDTH_A                            ; 32                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 32                                                                       ;
;     -- NUMWORDS_B                         ; 32                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                 ;
; Entity Instance                           ; weightRAM_layer2:weightRAM_2|altsyncram:layer2_ram_rtl_0                 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 32                                                                       ;
;     -- NUMWORDS_A                         ; 2048                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; resultRAM_layer1:resultRAM_1|altsyncram:layer1Result_ram_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                ;
;     -- WIDTH_A                            ; 32                                                                       ;
;     -- NUMWORDS_A                         ; 64                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 32                                                                       ;
;     -- NUMWORDS_B                         ; 64                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                 ;
; Entity Instance                           ; weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0                 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 32                                                                       ;
;     -- NUMWORDS_A                         ; 50176                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; imgRAM_readOnly:imgRAM|altsyncram:IMG_ram_rtl_0                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                ;
;     -- WIDTH_A                            ; 32                                                                       ;
;     -- NUMWORDS_A                         ; 784                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 32                                                                       ;
;     -- NUMWORDS_B                         ; 784                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "imageRAM9:imageram9" ;
+-------------+-------+----------+----------------+
; Port        ; Type  ; Severity ; Details        ;
+-------------+-------+----------+----------------+
; inputData   ; Input ; Info     ; Stuck at GND   ;
; writeEnable ; Input ; Info     ; Stuck at GND   ;
+-------------+-------+----------+----------------+


+-------------------------------------------------+
; Port Connectivity Checks: "imageRAM8:imageram8" ;
+-------------+-------+----------+----------------+
; Port        ; Type  ; Severity ; Details        ;
+-------------+-------+----------+----------------+
; inputData   ; Input ; Info     ; Stuck at GND   ;
; writeEnable ; Input ; Info     ; Stuck at GND   ;
+-------------+-------+----------+----------------+


+-------------------------------------------------+
; Port Connectivity Checks: "imageRAM7:imageram7" ;
+-------------+-------+----------+----------------+
; Port        ; Type  ; Severity ; Details        ;
+-------------+-------+----------+----------------+
; inputData   ; Input ; Info     ; Stuck at GND   ;
; writeEnable ; Input ; Info     ; Stuck at GND   ;
+-------------+-------+----------+----------------+


+-------------------------------------------------+
; Port Connectivity Checks: "imageRAM6:imageram6" ;
+-------------+-------+----------+----------------+
; Port        ; Type  ; Severity ; Details        ;
+-------------+-------+----------+----------------+
; inputData   ; Input ; Info     ; Stuck at GND   ;
; writeEnable ; Input ; Info     ; Stuck at GND   ;
+-------------+-------+----------+----------------+


+-------------------------------------------------+
; Port Connectivity Checks: "imageRAM5:imageram5" ;
+-------------+-------+----------+----------------+
; Port        ; Type  ; Severity ; Details        ;
+-------------+-------+----------+----------------+
; inputData   ; Input ; Info     ; Stuck at GND   ;
; writeEnable ; Input ; Info     ; Stuck at GND   ;
+-------------+-------+----------+----------------+


+-------------------------------------------------+
; Port Connectivity Checks: "imageRAM4:imageram4" ;
+-------------+-------+----------+----------------+
; Port        ; Type  ; Severity ; Details        ;
+-------------+-------+----------+----------------+
; inputData   ; Input ; Info     ; Stuck at GND   ;
; writeEnable ; Input ; Info     ; Stuck at GND   ;
+-------------+-------+----------+----------------+


+-------------------------------------------------+
; Port Connectivity Checks: "imageRAM3:imageram3" ;
+-------------+-------+----------+----------------+
; Port        ; Type  ; Severity ; Details        ;
+-------------+-------+----------+----------------+
; inputData   ; Input ; Info     ; Stuck at GND   ;
; writeEnable ; Input ; Info     ; Stuck at GND   ;
+-------------+-------+----------+----------------+


+-------------------------------------------------+
; Port Connectivity Checks: "imageRAM2:imageram2" ;
+-------------+-------+----------+----------------+
; Port        ; Type  ; Severity ; Details        ;
+-------------+-------+----------+----------------+
; inputData   ; Input ; Info     ; Stuck at GND   ;
; writeEnable ; Input ; Info     ; Stuck at GND   ;
+-------------+-------+----------+----------------+


+-------------------------------------------------+
; Port Connectivity Checks: "imageRAM1:imageram1" ;
+-------------+-------+----------+----------------+
; Port        ; Type  ; Severity ; Details        ;
+-------------+-------+----------+----------------+
; inputData   ; Input ; Info     ; Stuck at GND   ;
; writeEnable ; Input ; Info     ; Stuck at GND   ;
+-------------+-------+----------+----------------+


+-------------------------------------------------+
; Port Connectivity Checks: "imageRAM0:imageram0" ;
+-------------+-------+----------+----------------+
; Port        ; Type  ; Severity ; Details        ;
+-------------+-------+----------+----------------+
; inputData   ; Input ; Info     ; Stuck at GND   ;
; writeEnable ; Input ; Info     ; Stuck at GND   ;
+-------------+-------+----------+----------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "weightRAM_outputLayer:weightRAM_output" ;
+-------------+-------+----------+-----------------------------------+
; Port        ; Type  ; Severity ; Details                           ;
+-------------+-------+----------+-----------------------------------+
; inputData   ; Input ; Info     ; Stuck at GND                      ;
; writeEnable ; Input ; Info     ; Stuck at GND                      ;
+-------------+-------+----------+-----------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "weightRAM_layer2:weightRAM_2" ;
+-------------+-------+----------+-------------------------+
; Port        ; Type  ; Severity ; Details                 ;
+-------------+-------+----------+-------------------------+
; inputData   ; Input ; Info     ; Stuck at GND            ;
; writeEnable ; Input ; Info     ; Stuck at GND            ;
+-------------+-------+----------+-------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "weightRAM_layer1:weightRAM_1" ;
+-------------+-------+----------+-------------------------+
; Port        ; Type  ; Severity ; Details                 ;
+-------------+-------+----------+-------------------------+
; inputData   ; Input ; Info     ; Stuck at GND            ;
; writeEnable ; Input ; Info     ; Stuck at GND            ;
+-------------+-------+----------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "imgRAM_readOnly:imgRAM"                                                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; inputData   ; Input  ; Info     ; Stuck at GND                                                                        ;
; writeEnable ; Input  ; Info     ; Stuck at GND                                                                        ;
; outputDataB ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_programmer:i2cprog_0|i2c_av_cfg:u0"                                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; mstep ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "I2C_programmer:i2cprog_0"    ;
+------------+--------+----------+------------------------+
; Port       ; Type   ; Severity ; Details                ;
+------------+--------+----------+------------------------+
; TRN_END    ; Output ; Info     ; Explicitly unconnected ;
; ACK        ; Output ; Info     ; Explicitly unconnected ;
; ACK_enable ; Output ; Info     ; Explicitly unconnected ;
+------------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "imageLoad:img|camera:cam_0"                                                                     ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; vid_vs           ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vid_hs           ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vid_address      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_caml[23..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_camh[23..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vid_ldlh         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vid_ldhh         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vid_udll         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vid_udlh         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vid_udhh         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; we_cam           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 623                         ;
;     CLR               ; 12                          ;
;     CLR SCLR          ; 26                          ;
;     ENA               ; 95                          ;
;     ENA CLR           ; 10                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 344                         ;
;     ENA SCLR SLD      ; 8                           ;
;     SCLR              ; 54                          ;
;     plain             ; 64                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 943                         ;
;     arith             ; 200                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 190                         ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 4                           ;
;     extend            ; 35                          ;
;         7 data inputs ; 35                          ;
;     normal            ; 506                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 41                          ;
;         3 data inputs ; 69                          ;
;         4 data inputs ; 70                          ;
;         5 data inputs ; 152                         ;
;         6 data inputs ; 167                         ;
;     shared            ; 202                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 60                          ;
;         3 data inputs ; 139                         ;
; arriav_mac            ; 9                           ;
; boundary_port         ; 79                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 568                         ;
;                       ;                             ;
; Max LUT depth         ; 8.30                        ;
; Average LUT depth     ; 3.27                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Wed Nov 29 02:19:13 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file i2c_programmer.v
    Info (12023): Found entity 1: I2C_programmer File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/I2C_programmer.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file i2c_av_cfg.v
    Info (12023): Found entity 1: i2c_av_cfg File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file camera.v
    Info (12023): Found entity 1: camera File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/camera.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_adapter.v Line: 78
Warning (10275): Verilog HDL Module Instantiation warning at finalProject.v(161): ignored dangling comma in List of Port Connections File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 161
Warning (10238): Verilog Module Declaration warning at finalProject.v(26): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "finalProject" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 26
Warning (10238): Verilog Module Declaration warning at finalProject.v(471): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "control" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 471
Info (12021): Found 22 design units, including 22 entities, in source file finalproject.v
    Info (12023): Found entity 1: finalProject File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1
    Info (12023): Found entity 2: control File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 447
    Info (12023): Found entity 3: dataPath File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 600
    Info (12023): Found entity 4: imageLoad File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1186
    Info (12023): Found entity 5: imgRAM_readOnly File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1348
    Info (12023): Found entity 6: weightRAM_layer1 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1393
    Info (12023): Found entity 7: resultRAM_layer1 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1423
    Info (12023): Found entity 8: weightRAM_layer2 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1446
    Info (12023): Found entity 9: resultRAM_layer2 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1474
    Info (12023): Found entity 10: weightRAM_outputLayer File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1497
    Info (12023): Found entity 11: resultRAM_outputLayer File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1523
    Info (12023): Found entity 12: imageRAM0 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1547
    Info (12023): Found entity 13: imageRAM1 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1569
    Info (12023): Found entity 14: imageRAM2 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1591
    Info (12023): Found entity 15: imageRAM3 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1613
    Info (12023): Found entity 16: imageRAM4 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1635
    Info (12023): Found entity 17: imageRAM5 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1657
    Info (12023): Found entity 18: imageRAM6 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1679
    Info (12023): Found entity 19: imageRAM7 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1701
    Info (12023): Found entity 20: imageRAM8 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1723
    Info (12023): Found entity 21: imageRAM9 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1745
    Info (12023): Found entity 22: hex_decoder File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1768
Info (12127): Elaborating entity "finalProject" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at finalProject.v(140): truncated value with size 32 to match size of target (5) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 140
Info (12128): Elaborating entity "imageLoad" for hierarchy "imageLoad:img" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 161
Warning (10230): Verilog HDL assignment warning at finalProject.v(1278): truncated value with size 32 to match size of target (5) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1278
Warning (10230): Verilog HDL assignment warning at finalProject.v(1333): truncated value with size 32 to match size of target (10) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1333
Info (12128): Elaborating entity "camera" for hierarchy "imageLoad:img|camera:cam_0" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1236
Warning (10230): Verilog HDL assignment warning at camera.v(100): truncated value with size 32 to match size of target (18) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/camera.v Line: 100
Warning (10230): Verilog HDL assignment warning at camera.v(111): truncated value with size 32 to match size of target (3) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/camera.v Line: 111
Warning (10230): Verilog HDL assignment warning at camera.v(126): truncated value with size 32 to match size of target (11) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/camera.v Line: 126
Warning (10230): Verilog HDL assignment warning at camera.v(148): truncated value with size 32 to match size of target (18) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/camera.v Line: 148
Info (12128): Elaborating entity "I2C_programmer" for hierarchy "I2C_programmer:i2cprog_0" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 171
Warning (10230): Verilog HDL assignment warning at I2C_programmer.v(64): truncated value with size 32 to match size of target (1) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/I2C_programmer.v Line: 64
Warning (10230): Verilog HDL assignment warning at I2C_programmer.v(96): truncated value with size 32 to match size of target (16) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/I2C_programmer.v Line: 96
Warning (10230): Verilog HDL assignment warning at I2C_programmer.v(112): truncated value with size 32 to match size of target (7) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/I2C_programmer.v Line: 112
Info (12128): Elaborating entity "i2c_av_cfg" for hierarchy "I2C_programmer:i2cprog_0|i2c_av_cfg:u0" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/I2C_programmer.v Line: 59
Warning (10230): Verilog HDL assignment warning at i2c_av_cfg.v(110): truncated value with size 32 to match size of target (6) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v Line: 110
Warning (10270): Verilog HDL Case Statement warning at i2c_av_cfg.v(126): incomplete case statement has no default case item File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v Line: 126
Warning (10240): Verilog HDL Always Construct warning at i2c_av_cfg.v(126): inferring latch(es) for variable "LUT_data", which holds its previous value in one or more paths through the always construct File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v Line: 126
Info (10041): Inferred latch for "LUT_data[0]" at i2c_av_cfg.v(126) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v Line: 126
Info (10041): Inferred latch for "LUT_data[1]" at i2c_av_cfg.v(126) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v Line: 126
Info (10041): Inferred latch for "LUT_data[2]" at i2c_av_cfg.v(126) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v Line: 126
Info (10041): Inferred latch for "LUT_data[3]" at i2c_av_cfg.v(126) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v Line: 126
Info (10041): Inferred latch for "LUT_data[4]" at i2c_av_cfg.v(126) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v Line: 126
Info (10041): Inferred latch for "LUT_data[5]" at i2c_av_cfg.v(126) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v Line: 126
Info (10041): Inferred latch for "LUT_data[6]" at i2c_av_cfg.v(126) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v Line: 126
Info (10041): Inferred latch for "LUT_data[7]" at i2c_av_cfg.v(126) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v Line: 126
Info (10041): Inferred latch for "LUT_data[8]" at i2c_av_cfg.v(126) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v Line: 126
Info (10041): Inferred latch for "LUT_data[9]" at i2c_av_cfg.v(126) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v Line: 126
Info (10041): Inferred latch for "LUT_data[10]" at i2c_av_cfg.v(126) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v Line: 126
Info (10041): Inferred latch for "LUT_data[11]" at i2c_av_cfg.v(126) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v Line: 126
Info (10041): Inferred latch for "LUT_data[12]" at i2c_av_cfg.v(126) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v Line: 126
Info (10041): Inferred latch for "LUT_data[13]" at i2c_av_cfg.v(126) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v Line: 126
Info (10041): Inferred latch for "LUT_data[14]" at i2c_av_cfg.v(126) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v Line: 126
Info (10041): Inferred latch for "LUT_data[15]" at i2c_av_cfg.v(126) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/i2c_av_cfg.v Line: 126
Info (12128): Elaborating entity "control" for hierarchy "control:C0" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 200
Info (12128): Elaborating entity "dataPath" for hierarchy "dataPath:D0" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 265
Warning (10230): Verilog HDL assignment warning at finalProject.v(832): truncated value with size 32 to match size of target (16) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 832
Warning (10230): Verilog HDL assignment warning at finalProject.v(838): truncated value with size 32 to match size of target (6) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 838
Warning (10230): Verilog HDL assignment warning at finalProject.v(873): truncated value with size 32 to match size of target (16) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 873
Warning (10230): Verilog HDL assignment warning at finalProject.v(875): truncated value with size 32 to match size of target (10) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 875
Warning (10230): Verilog HDL assignment warning at finalProject.v(897): truncated value with size 32 to match size of target (11) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 897
Warning (10230): Verilog HDL assignment warning at finalProject.v(903): truncated value with size 32 to match size of target (5) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 903
Warning (10230): Verilog HDL assignment warning at finalProject.v(938): truncated value with size 32 to match size of target (11) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 938
Warning (10230): Verilog HDL assignment warning at finalProject.v(940): truncated value with size 32 to match size of target (6) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 940
Warning (10230): Verilog HDL assignment warning at finalProject.v(962): truncated value with size 32 to match size of target (9) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 962
Warning (10230): Verilog HDL assignment warning at finalProject.v(968): truncated value with size 32 to match size of target (4) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 968
Warning (10230): Verilog HDL assignment warning at finalProject.v(1004): truncated value with size 32 to match size of target (9) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1004
Warning (10230): Verilog HDL assignment warning at finalProject.v(1006): truncated value with size 32 to match size of target (5) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1006
Warning (10230): Verilog HDL assignment warning at finalProject.v(1041): truncated value with size 32 to match size of target (7) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1041
Warning (10230): Verilog HDL assignment warning at finalProject.v(1044): truncated value with size 32 to match size of target (8) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1044
Warning (10230): Verilog HDL assignment warning at finalProject.v(1046): truncated value with size 32 to match size of target (10) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1046
Warning (10230): Verilog HDL assignment warning at finalProject.v(1097): truncated value with size 32 to match size of target (4) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1097
Warning (10230): Verilog HDL assignment warning at finalProject.v(1121): truncated value with size 32 to match size of target (7) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1121
Warning (10230): Verilog HDL assignment warning at finalProject.v(1124): truncated value with size 32 to match size of target (8) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1124
Warning (10230): Verilog HDL assignment warning at finalProject.v(1126): truncated value with size 32 to match size of target (10) File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 1126
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 285
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s9m1.tdf
    Info (12023): Found entity 1: altsyncram_s9m1 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_s9m1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_s9m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/decode_7la.tdf Line: 23
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|decode_7la:decode2" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_s9m1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/decode_01a.tdf Line: 23
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|decode_01a:rden_decode_b" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_s9m1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/mux_5hb.tdf Line: 23
Info (12128): Elaborating entity "mux_5hb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|mux_5hb:mux3" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_s9m1.tdf Line: 50
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altpll_80u.tdf Line: 26
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/vga_adapter/vga_adapter.v Line: 252
Info (12128): Elaborating entity "imgRAM_readOnly" for hierarchy "imgRAM_readOnly:imgRAM" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 307
Info (12128): Elaborating entity "weightRAM_layer1" for hierarchy "weightRAM_layer1:weightRAM_1" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 315
Info (12128): Elaborating entity "resultRAM_layer1" for hierarchy "resultRAM_layer1:resultRAM_1" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 323
Info (12128): Elaborating entity "weightRAM_layer2" for hierarchy "weightRAM_layer2:weightRAM_2" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 332
Info (12128): Elaborating entity "resultRAM_layer2" for hierarchy "resultRAM_layer2:resultRAM_2" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 340
Info (12128): Elaborating entity "weightRAM_outputLayer" for hierarchy "weightRAM_outputLayer:weightRAM_output" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 349
Info (12128): Elaborating entity "resultRAM_outputLayer" for hierarchy "resultRAM_outputLayer:resultRAM_output" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 357
Info (12128): Elaborating entity "imageRAM0" for hierarchy "imageRAM0:imageram0" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 365
Info (12128): Elaborating entity "imageRAM1" for hierarchy "imageRAM1:imageram1" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 373
Info (12128): Elaborating entity "imageRAM2" for hierarchy "imageRAM2:imageram2" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 381
Info (12128): Elaborating entity "imageRAM3" for hierarchy "imageRAM3:imageram3" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 389
Info (12128): Elaborating entity "imageRAM4" for hierarchy "imageRAM4:imageram4" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 397
Info (12128): Elaborating entity "imageRAM5" for hierarchy "imageRAM5:imageram5" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 405
Info (12128): Elaborating entity "imageRAM6" for hierarchy "imageRAM6:imageram6" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 413
Info (12128): Elaborating entity "imageRAM7" for hierarchy "imageRAM7:imageram7" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 421
Info (12128): Elaborating entity "imageRAM8" for hierarchy "imageRAM8:imageram8" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 429
Info (12128): Elaborating entity "imageRAM9" for hierarchy "imageRAM9:imageram9" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 437
Info (12128): Elaborating entity "hex_decoder" for hierarchy "hex_decoder:hex0" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 443
Warning (276027): Inferred dual-clock RAM node "imgRAM_readOnly:imgRAM|IMG_ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 17 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "imageRAM9:imageram9|image_RAM9_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 784
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/finalProject.ram0_imageRAM9_4a25a7e0.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "imageRAM8:imageram8|image_RAM8_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 784
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/finalProject.ram0_imageRAM8_4a25a7e7.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "imageRAM7:imageram7|image_RAM7_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 784
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/finalProject.ram0_imageRAM7_4a25a7e6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "imageRAM6:imageram6|image_RAM6_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 784
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/finalProject.ram0_imageRAM6_4a25a7e5.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "imageRAM5:imageram5|image_RAM5_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 784
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/finalProject.ram0_imageRAM5_4a25a7e4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "imageRAM4:imageram4|image_RAM4_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 784
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/finalProject.ram0_imageRAM4_4a25a7eb.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "imageRAM3:imageram3|image_RAM3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 784
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/finalProject.ram0_imageRAM3_4a25a7ea.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "imageRAM2:imageram2|image_RAM2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 784
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/finalProject.ram0_imageRAM2_4a25a7e9.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "imageRAM1:imageram1|image_RAM1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 784
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/finalProject.ram0_imageRAM1_4a25a7e8.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "imageRAM0:imageram0|image_RAM0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 784
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/finalProject.ram0_imageRAM0_4a25a7ef.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "resultRAM_outputLayer:resultRAM_output|outputResult_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "weightRAM_outputLayer:weightRAM_output|output_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 320
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/finalProject.ram0_weightRAM_outputLayer_81bb015a.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "resultRAM_layer2:resultRAM_2|layer2Result_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "weightRAM_layer2:weightRAM_2|layer2_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/finalProject.ram0_weightRAM_layer2_5ce9d471.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "resultRAM_layer1:resultRAM_1|layer1Result_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "weightRAM_layer1:weightRAM_1|layer1_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 50176
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "imgRAM_readOnly:imgRAM|IMG_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 784
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 784
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/finalProject.ram0_imgRAM_readOnly_70739135.hdl.mif
Info (12130): Elaborated megafunction instantiation "imageRAM9:imageram9|altsyncram:image_RAM9_rtl_0"
Info (12133): Instantiated megafunction "imageRAM9:imageram9|altsyncram:image_RAM9_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "784"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/finalProject.ram0_imageRAM9_4a25a7e0.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_brd1.tdf
    Info (12023): Found entity 1: altsyncram_brd1 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_brd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "imageRAM8:imageram8|altsyncram:image_RAM8_rtl_0"
Info (12133): Instantiated megafunction "imageRAM8:imageram8|altsyncram:image_RAM8_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "784"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/finalProject.ram0_imageRAM8_4a25a7e7.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hrd1.tdf
    Info (12023): Found entity 1: altsyncram_hrd1 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_hrd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "imageRAM7:imageram7|altsyncram:image_RAM7_rtl_0"
Info (12133): Instantiated megafunction "imageRAM7:imageram7|altsyncram:image_RAM7_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "784"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/finalProject.ram0_imageRAM7_4a25a7e6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_frd1.tdf
    Info (12023): Found entity 1: altsyncram_frd1 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_frd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "imageRAM6:imageram6|altsyncram:image_RAM6_rtl_0"
Info (12133): Instantiated megafunction "imageRAM6:imageram6|altsyncram:image_RAM6_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "784"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/finalProject.ram0_imageRAM6_4a25a7e5.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_drd1.tdf
    Info (12023): Found entity 1: altsyncram_drd1 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_drd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "imageRAM5:imageram5|altsyncram:image_RAM5_rtl_0"
Info (12133): Instantiated megafunction "imageRAM5:imageram5|altsyncram:image_RAM5_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "784"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/finalProject.ram0_imageRAM5_4a25a7e4.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_crd1.tdf
    Info (12023): Found entity 1: altsyncram_crd1 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_crd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "imageRAM4:imageram4|altsyncram:image_RAM4_rtl_0"
Info (12133): Instantiated megafunction "imageRAM4:imageram4|altsyncram:image_RAM4_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "784"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/finalProject.ram0_imageRAM4_4a25a7eb.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_osd1.tdf
    Info (12023): Found entity 1: altsyncram_osd1 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_osd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "imageRAM3:imageram3|altsyncram:image_RAM3_rtl_0"
Info (12133): Instantiated megafunction "imageRAM3:imageram3|altsyncram:image_RAM3_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "784"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/finalProject.ram0_imageRAM3_4a25a7ea.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msd1.tdf
    Info (12023): Found entity 1: altsyncram_msd1 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_msd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "imageRAM2:imageram2|altsyncram:image_RAM2_rtl_0"
Info (12133): Instantiated megafunction "imageRAM2:imageram2|altsyncram:image_RAM2_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "784"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/finalProject.ram0_imageRAM2_4a25a7e9.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_erd1.tdf
    Info (12023): Found entity 1: altsyncram_erd1 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_erd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "imageRAM1:imageram1|altsyncram:image_RAM1_rtl_0"
Info (12133): Instantiated megafunction "imageRAM1:imageram1|altsyncram:image_RAM1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "784"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/finalProject.ram0_imageRAM1_4a25a7e8.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_grd1.tdf
    Info (12023): Found entity 1: altsyncram_grd1 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_grd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "imageRAM0:imageram0|altsyncram:image_RAM0_rtl_0"
Info (12133): Instantiated megafunction "imageRAM0:imageram0|altsyncram:image_RAM0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "784"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/finalProject.ram0_imageRAM0_4a25a7ef.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_psd1.tdf
    Info (12023): Found entity 1: altsyncram_psd1 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_psd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "resultRAM_outputLayer:resultRAM_output|altsyncram:outputResult_ram_rtl_0"
Info (12133): Instantiated megafunction "resultRAM_outputLayer:resultRAM_output|altsyncram:outputResult_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_03n1.tdf
    Info (12023): Found entity 1: altsyncram_03n1 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_03n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "weightRAM_outputLayer:weightRAM_output|altsyncram:output_ram_rtl_0"
Info (12133): Instantiated megafunction "weightRAM_outputLayer:weightRAM_output|altsyncram:output_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "320"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/finalProject.ram0_weightRAM_outputLayer_81bb015a.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m6f1.tdf
    Info (12023): Found entity 1: altsyncram_m6f1 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_m6f1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "resultRAM_layer2:resultRAM_2|altsyncram:layer2Result_ram_rtl_0"
Info (12133): Instantiated megafunction "resultRAM_layer2:resultRAM_2|altsyncram:layer2Result_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u2n1.tdf
    Info (12023): Found entity 1: altsyncram_u2n1 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_u2n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "weightRAM_layer2:weightRAM_2|altsyncram:layer2_ram_rtl_0"
Info (12133): Instantiated megafunction "weightRAM_layer2:weightRAM_2|altsyncram:layer2_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/finalProject.ram0_weightRAM_layer2_5ce9d471.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bme1.tdf
    Info (12023): Found entity 1: altsyncram_bme1 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_bme1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "resultRAM_layer1:resultRAM_1|altsyncram:layer1Result_ram_rtl_0"
Info (12133): Instantiated megafunction "resultRAM_layer1:resultRAM_1|altsyncram:layer1Result_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a3n1.tdf
    Info (12023): Found entity 1: altsyncram_a3n1 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_a3n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0"
Info (12133): Instantiated megafunction "weightRAM_layer1:weightRAM_1|altsyncram:layer1_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "50176"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/finalProject.ram0_weightRAM_layer1_5ce9d47e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ope1.tdf
    Info (12023): Found entity 1: altsyncram_ope1 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_ope1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_51a.tdf
    Info (12023): Found entity 1: decode_51a File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/decode_51a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf
    Info (12023): Found entity 1: mux_9hb File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/mux_9hb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "imgRAM_readOnly:imgRAM|altsyncram:IMG_ram_rtl_0"
Info (12133): Instantiated megafunction "imgRAM_readOnly:imgRAM|altsyncram:IMG_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "784"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "784"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/finalProject.ram0_imgRAM_readOnly_70739135.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b7p1.tdf
    Info (12023): Found entity 1: altsyncram_b7p1 File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altsyncram_b7p1.tdf Line: 28
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "FPGA_I2C_SCLK" and its non-tri-state driver. File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 54
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "FPGA_I2C_SCLK~synth" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 54
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 44
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 45
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 45
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 46
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 46
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 47
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 47
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/output_files/finalProject.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/db/altpll_80u.tdf Line: 34
    Info: Must be connected
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/finalProject.v Line: 28
Info (21057): Implemented 1760 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 53 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1103 logic cells
    Info (21064): Implemented 568 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 9 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings
    Info: Peak virtual memory: 1198 megabytes
    Info: Processing ended: Wed Nov 29 02:21:32 2017
    Info: Elapsed time: 00:02:19
    Info: Total CPU time (on all processors): 00:02:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Johnny Zou/Desktop/2nd Year/Verilog/Final Project - Camera integration/output_files/finalProject.map.smsg.


