blk_mem_gen_2_sim_netlist.v,verilog,xil_defaultlib,../../../../ram.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
