# Reading C:/questasim64_10.3c/tcl/vsim/pref.tcl
# //  Questa Sim-64
# //  Version 10.3c win64 Jul 19 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# OpenFile Z:/.win/git/digitaldesign/Lab4/Lab4.mpf
# Loading project Lab4
# Compile of regn.vhd was successful.
# Compile of alu_wRCA.vhd was successful.
# Compile of and8.vhd was successful.
# Compile of cmp.vhd was successful.
# Compile of EDA322_processor.vhd was successful.
# Compile of FA.vhd was successful.
# Compile of mem_array.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of not8.vhd was successful.
# Compile of or8.vhd was successful.
# Compile of procBus.vhd was successful.
# Compile of procController.vhd was successful.
# Compile of RCA.vhd was successful.
# Compile of prep.vhd was successful.
# Compile of Testbenchlab4.vhd was successful.
# 16 compiles, 0 failed with no errors.
vsim -gui work.testbenchlab4
# vsim -gui Z:\.win\git\digitaldesign\Lab4\Lab4.mpf 
# Start time: 13:22:50 on Feb 12,2015
# ** Error: (vsim-7) Failed to open page file "Z:/.win/git/digitaldesign/Lab4/work/@_opt/_lib1_1.qpg" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# doVOpenFlatFile(): INTERNAL ERROR: Cannot obtain auxid to open Z:/.win/git/digitaldesign/Lab4/work/@_opt/_deps
# ** Warning: (vsim-56) Problem with optimized design dependency file "Z:/.win/git/digitaldesign/Lab4/work/@_opt/_deps" - file open failed.
# 
# No such file or directory. (errno = ENOENT)
# do_read(): BLOCKFILE ERROR (read): unexpected end-of-file
# ** Warning: (vsim-56) Problem with optimized design dependency file "Z:/.win/git/digitaldesign/Lab4/work/@_opt1/_deps" - file is corrupted.
# 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbenchlab4(behavioral)#1
# Loading work.eda322_processor(arch)#1
add wave -position insertpoint sim:/testbenchlab4/EDA322_dut/Freg/*
add wave -position insertpoint  \
sim:/testbenchlab4/EDA322_dut/Freg/N \
sim:/testbenchlab4/EDA322_dut/Freg/input \
sim:/testbenchlab4/EDA322_dut/Freg/res \
sim:/testbenchlab4/EDA322_dut/Freg/CLK
add wave -position insertpoint sim:/testbenchlab4/EDA322_dut/alu/*
add wave -position insertpoint  \
sim:/testbenchlab4/EDA322_dut/pController/opcode
add wave -position insertpoint  \
sim:/testbenchlab4/EDA322_dut/pController/current_state
add wave -position insertpoint  \
sim:/testbenchlab4/EDA322_dut/CLK
add wave -position insertpoint  \
sim:/testbenchlab4/EDA322_dut/flagLd
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/inst_mem
add wave -position insertpoint  \
sim:/testbenchlab4/EDA322_dut/pcLd
restart
# ** Error: (vsim-7) Failed to open page file "Z:/.win/git/digitaldesign/Lab4/work/@_opt/_lib1_1.qpg" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# doVOpenFlatFile(): INTERNAL ERROR: Cannot obtain auxid to open Z:/.win/git/digitaldesign/Lab4/work/@_opt/_deps
# ** Warning: (vsim-56) Problem with optimized design dependency file "Z:/.win/git/digitaldesign/Lab4/work/@_opt/_deps" - file open failed.
# 
# No such file or directory. (errno = ENOENT)
# do_read(): BLOCKFILE ERROR (read): unexpected end-of-file
# ** Warning: (vsim-56) Problem with optimized design dependency file "Z:/.win/git/digitaldesign/Lab4/work/@_opt1/_deps" - file is corrupted.
# 
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# 
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/inst_mem
add wave -position insertpoint  \
sim:/testbenchlab4/pc2seg \
sim:/testbenchlab4/instr2seg
restart
# ** Error: (vsim-7) Failed to open page file "Z:/.win/git/digitaldesign/Lab4/work/@_opt/_lib1_1.qpg" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# doVOpenFlatFile(): INTERNAL ERROR: Cannot obtain auxid to open Z:/.win/git/digitaldesign/Lab4/work/@_opt/_deps
# ** Warning: (vsim-56) Problem with optimized design dependency file "Z:/.win/git/digitaldesign/Lab4/work/@_opt/_deps" - file open failed.
# 
# No such file or directory. (errno = ENOENT)
# do_read(): BLOCKFILE ERROR (read): unexpected end-of-file
# ** Warning: (vsim-56) Problem with optimized design dependency file "Z:/.win/git/digitaldesign/Lab4/work/@_opt1/_deps" - file is corrupted.
# 
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# 
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/inst_mem
add wave -position insertpoint  \
sim:/testbenchlab4/EDA322_dut/pController/A \
sim:/testbenchlab4/EDA322_dut/pController/B \
sim:/testbenchlab4/EDA322_dut/pController/C \
sim:/testbenchlab4/EDA322_dut/pController/D
add wave -position insertpoint  \
sim:/testbenchlab4/EDA322_dut/pController/next_state
restart
# ** Error: (vsim-7) Failed to open page file "Z:/.win/git/digitaldesign/Lab4/work/@_opt/_lib1_1.qpg" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# doVOpenFlatFile(): INTERNAL ERROR: Cannot obtain auxid to open Z:/.win/git/digitaldesign/Lab4/work/@_opt/_deps
# ** Warning: (vsim-56) Problem with optimized design dependency file "Z:/.win/git/digitaldesign/Lab4/work/@_opt/_deps" - file open failed.
# 
# No such file or directory. (errno = ENOENT)
# do_read(): BLOCKFILE ERROR (read): unexpected end-of-file
# ** Warning: (vsim-56) Problem with optimized design dependency file "Z:/.win/git/digitaldesign/Lab4/work/@_opt1/_deps" - file is corrupted.
# 
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# 
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/inst_mem
# Compile of regn.vhd was successful.
# Compile of alu_wRCA.vhd was successful.
# Compile of and8.vhd was successful.
# Compile of cmp.vhd was successful.
# Compile of EDA322_processor.vhd was successful.
# Compile of FA.vhd was successful.
# Compile of mem_array.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of not8.vhd was successful.
# Compile of or8.vhd was successful.
# Compile of procBus.vhd was successful.
# Compile of procController.vhd was successful.
# Compile of RCA.vhd was successful.
# Compile of prep.vhd was successful.
# Compile of Testbenchlab4.vhd was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Error: (vsim-7) Failed to open page file "Z:/.win/git/digitaldesign/Lab4/work/@_opt/_lib1_1.qpg" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# doVOpenFlatFile(): INTERNAL ERROR: Cannot obtain auxid to open Z:/.win/git/digitaldesign/Lab4/work/@_opt/_deps
# ** Warning: (vsim-56) Problem with optimized design dependency file "Z:/.win/git/digitaldesign/Lab4/work/@_opt/_deps" - file open failed.
# 
# No such file or directory. (errno = ENOENT)
# do_read(): BLOCKFILE ERROR (read): unexpected end-of-file
# ** Warning: (vsim-56) Problem with optimized design dependency file "Z:/.win/git/digitaldesign/Lab4/work/@_opt1/_deps" - file is corrupted.
# 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbenchlab4(behavioral)#1
# Loading work.eda322_processor(arch)#1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/inst_mem
# Compile of regn.vhd was successful.
# Compile of alu_wRCA.vhd was successful.
# Compile of and8.vhd was successful.
# Compile of cmp.vhd was successful.
# Compile of EDA322_processor.vhd was successful.
# Compile of FA.vhd was successful.
# Compile of mem_array.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of not8.vhd was successful.
# Compile of or8.vhd was successful.
# Compile of procBus.vhd was successful.
# Compile of procController.vhd failed with 2 errors.
# Compile of RCA.vhd was successful.
# Compile of prep.vhd was successful.
# Compile of Testbenchlab4.vhd was successful.
# 16 compiles, 1 failed with 2 errors.
# Compile of regn.vhd was successful.
# Compile of alu_wRCA.vhd was successful.
# Compile of and8.vhd was successful.
# Compile of cmp.vhd was successful.
# Compile of EDA322_processor.vhd was successful.
# Compile of FA.vhd was successful.
# Compile of mem_array.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of not8.vhd was successful.
# Compile of or8.vhd was successful.
# Compile of procBus.vhd was successful.
# Compile of procController.vhd was successful.
# Compile of RCA.vhd was successful.
# Compile of prep.vhd was successful.
# Compile of Testbenchlab4.vhd was successful.
# 16 compiles, 0 failed with no errors.
restart
# ** Error: (vsim-7) Failed to open page file "Z:/.win/git/digitaldesign/Lab4/work/@_opt/_lib1_1.qpg" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# doVOpenFlatFile(): INTERNAL ERROR: Cannot obtain auxid to open Z:/.win/git/digitaldesign/Lab4/work/@_opt/_deps
# ** Warning: (vsim-56) Problem with optimized design dependency file "Z:/.win/git/digitaldesign/Lab4/work/@_opt/_deps" - file open failed.
# 
# No such file or directory. (errno = ENOENT)
# do_read(): BLOCKFILE ERROR (read): unexpected end-of-file
# ** Warning: (vsim-56) Problem with optimized design dependency file "Z:/.win/git/digitaldesign/Lab4/work/@_opt1/_deps" - file is corrupted.
# 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbenchlab4(behavioral)#1
# Loading work.eda322_processor(arch)#1
# Warning in wave window restart: (vish-4014) No objects found matching '/testbenchlab4/EDA322_dut/pController/A'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testbenchlab4/EDA322_dut/pController/B'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testbenchlab4/EDA322_dut/pController/C'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testbenchlab4/EDA322_dut/pController/D'. 
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/inst_mem
add wave -position insertpoint  \
sim:/testbenchlab4/EDA322_dut/data_mem/MEM_SIGNAL
restart
# ** Error: (vsim-7) Failed to open page file "Z:/.win/git/digitaldesign/Lab4/work/@_opt/_lib1_1.qpg" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# doVOpenFlatFile(): INTERNAL ERROR: Cannot obtain auxid to open Z:/.win/git/digitaldesign/Lab4/work/@_opt/_deps
# ** Warning: (vsim-56) Problem with optimized design dependency file "Z:/.win/git/digitaldesign/Lab4/work/@_opt/_deps" - file open failed.
# 
# No such file or directory. (errno = ENOENT)
# do_read(): BLOCKFILE ERROR (read): unexpected end-of-file
# ** Warning: (vsim-56) Problem with optimized design dependency file "Z:/.win/git/digitaldesign/Lab4/work/@_opt1/_deps" - file is corrupted.
# 
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# 
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/inst_mem
quit -sim
# Compile of procController.vhd was successful.
vsim work.testbenchlab4
# vsim 
# Start time: 14:07:15 on Feb 12,2015
# ** Error: (vsim-7) Failed to open page file "Z:/.win/git/digitaldesign/Lab4/work/@_opt/_lib1_1.qpg" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# doVOpenFlatFile(): INTERNAL ERROR: Cannot obtain auxid to open Z:/.win/git/digitaldesign/Lab4/work/@_opt/_deps
# ** Warning: (vsim-56) Problem with optimized design dependency file "Z:/.win/git/digitaldesign/Lab4/work/@_opt/_deps" - file open failed.
# 
# No such file or directory. (errno = ENOENT)
# do_read(): BLOCKFILE ERROR (read): unexpected end-of-file
# ** Warning: (vsim-56) Problem with optimized design dependency file "Z:/.win/git/digitaldesign/Lab4/work/@_opt1/_deps" - file is corrupted.
# 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbenchlab4(behavioral)#1
# Loading work.eda322_processor(arch)#1
add wave -position insertpoint  \
sim:/testbenchlab4/test_time_step \
sim:/testbenchlab4/CLK \
sim:/testbenchlab4/ARESETN \
sim:/testbenchlab4/master_load_enable \
sim:/testbenchlab4/pc2seg \
sim:/testbenchlab4/addr2seg \
sim:/testbenchlab4/instr2seg \
sim:/testbenchlab4/dMemOut2seg \
sim:/testbenchlab4/aluOut2seg \
sim:/testbenchlab4/acc2seg \
sim:/testbenchlab4/flag2seg \
sim:/testbenchlab4/busOut2seg \
sim:/testbenchlab4/disp2seg \
sim:/testbenchlab4/errSig2seg \
sim:/testbenchlab4/ovf \
sim:/testbenchlab4/zero
add wave -position insertpoint  \
sim:/testbenchlab4/EDA322_dut/data_mem/MEM_SIGNAL
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /testbenchlab4/EDA322_dut/inst_mem
# End time: 14:33:08 on Feb 12,2015, Elapsed time: 0:25:53
# Errors: 1, Warnings: 4
