Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Thu Feb 11 13:52:39 2016
| Host         : ECJ1-222-04 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file BCD_with_divider_control_sets_placed.rpt
| Design       : BCD_with_divider
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     3 |
| Minimum Number of register sites lost to control set restrictions |    11 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+---------------+-----------------------+------------------+----------------+
|   Clock Signal   | Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+------------------+---------------+-----------------------+------------------+----------------+
|  clock_IBUF_BUFG |               |                       |                1 |              1 |
|  div/out         | enable_IBUF   | bcd0/n_0_count[3]_i_2 |                1 |              4 |
|  clock_IBUF_BUFG |               | div/n_0_count[31]_i_1 |                9 |             32 |
+------------------+---------------+-----------------------+------------------+----------------+


