

================================================================
== Vitis HLS Report for 'generateMsgSchedule_32u_s'
================================================================
* Date:           Thu Oct 26 14:39:23 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Dedup
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.676 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      903|      903|  9.030 us|  9.030 us|  903|  903|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_generateMsgSchedule_32u_Pipeline_LOOP_SHA1_GEN_WT16_fu_242  |generateMsgSchedule_32u_Pipeline_LOOP_SHA1_GEN_WT16  |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        |grp_generateMsgSchedule_32u_Pipeline_LOOP_SHA1_GEN_WT64_fu_280  |generateMsgSchedule_32u_Pipeline_LOOP_SHA1_GEN_WT64  |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_GEN_W_MAIN   |      902|      902|       902|          -|          -|     1|        no|
        | + LOOP_GEN_W_NBLK  |      900|      900|        90|          -|          -|    10|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     106|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|    1107|     449|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     144|    -|
|Register         |        -|     -|     717|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1824|     699|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |grp_generateMsgSchedule_32u_Pipeline_LOOP_SHA1_GEN_WT16_fu_242  |generateMsgSchedule_32u_Pipeline_LOOP_SHA1_GEN_WT16  |        0|   0|  552|  136|    0|
    |grp_generateMsgSchedule_32u_Pipeline_LOOP_SHA1_GEN_WT64_fu_280  |generateMsgSchedule_32u_Pipeline_LOOP_SHA1_GEN_WT64  |        0|   0|  555|  313|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                           |                                                     |        0|   0| 1107|  449|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |i_V_5_fu_307_p2        |         +|   0|  0|  71|          64|           1|
    |icmp_ln1027_fu_302_p2  |      icmp|   0|  0|  29|          64|          64|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |ap_block_state2        |        or|   0|  0|   2|           1|           1|
    |ap_block_state3        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 106|         131|          68|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  49|          9|    1|          9|
    |ap_done                |   9|          2|    1|          2|
    |blk_strm_blk_n         |   9|          2|    1|          2|
    |end_nblk_strm18_blk_n  |   9|          2|    1|          2|
    |end_nblk_strm29_blk_n  |   9|          2|    1|          2|
    |i_V_reg_231            |   9|          2|   64|        128|
    |nblk_strm16_blk_n      |   9|          2|    1|          2|
    |nblk_strm27_blk_n      |   9|          2|    1|          2|
    |real_start             |   9|          2|    1|          2|
    |w_strm10_din           |   9|          2|   32|         64|
    |w_strm10_write         |  14|          3|    1|          3|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 144|         30|  105|        218|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                    |   8|   0|    8|          0|
    |ap_done_reg                                                                  |   1|   0|    1|          0|
    |blk_M_V_10_reg_705                                                           |  32|   0|   32|          0|
    |blk_M_V_11_reg_710                                                           |  32|   0|   32|          0|
    |blk_M_V_12_reg_715                                                           |  32|   0|   32|          0|
    |blk_M_V_13_reg_720                                                           |  32|   0|   32|          0|
    |blk_M_V_14_reg_655                                                           |  32|   0|   32|          0|
    |blk_M_V_15_reg_650                                                           |  32|   0|   32|          0|
    |blk_M_V_1_reg_660                                                            |  32|   0|   32|          0|
    |blk_M_V_2_reg_665                                                            |  32|   0|   32|          0|
    |blk_M_V_3_reg_670                                                            |  32|   0|   32|          0|
    |blk_M_V_4_reg_675                                                            |  32|   0|   32|          0|
    |blk_M_V_5_reg_680                                                            |  32|   0|   32|          0|
    |blk_M_V_6_reg_685                                                            |  32|   0|   32|          0|
    |blk_M_V_7_reg_690                                                            |  32|   0|   32|          0|
    |blk_M_V_8_reg_695                                                            |  32|   0|   32|          0|
    |blk_M_V_9_reg_700                                                            |  32|   0|   32|          0|
    |blk_M_V_reg_645                                                              |  32|   0|   32|          0|
    |end_1_reg_222                                                                |   1|   0|    1|          0|
    |grp_generateMsgSchedule_32u_Pipeline_LOOP_SHA1_GEN_WT16_fu_242_ap_start_reg  |   1|   0|    1|          0|
    |grp_generateMsgSchedule_32u_Pipeline_LOOP_SHA1_GEN_WT64_fu_280_ap_start_reg  |   1|   0|    1|          0|
    |i_V_5_reg_640                                                                |  64|   0|   64|          0|
    |i_V_reg_231                                                                  |  64|   0|   64|          0|
    |numBlk_V_reg_632                                                             |  64|   0|   64|          0|
    |start_once_reg                                                               |   1|   0|    1|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        | 717|   0|  717|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+--------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  generateMsgSchedule<32u>|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  generateMsgSchedule<32u>|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  generateMsgSchedule<32u>|  return value|
|start_full_n                    |   in|    1|  ap_ctrl_hs|  generateMsgSchedule<32u>|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  generateMsgSchedule<32u>|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|  generateMsgSchedule<32u>|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  generateMsgSchedule<32u>|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  generateMsgSchedule<32u>|  return value|
|start_out                       |  out|    1|  ap_ctrl_hs|  generateMsgSchedule<32u>|  return value|
|start_write                     |  out|    1|  ap_ctrl_hs|  generateMsgSchedule<32u>|  return value|
|blk_strm_dout                   |   in|  512|     ap_fifo|                  blk_strm|       pointer|
|blk_strm_num_data_valid         |   in|    3|     ap_fifo|                  blk_strm|       pointer|
|blk_strm_fifo_cap               |   in|    3|     ap_fifo|                  blk_strm|       pointer|
|blk_strm_empty_n                |   in|    1|     ap_fifo|                  blk_strm|       pointer|
|blk_strm_read                   |  out|    1|     ap_fifo|                  blk_strm|       pointer|
|nblk_strm16_dout                |   in|   64|     ap_fifo|               nblk_strm16|       pointer|
|nblk_strm16_num_data_valid      |   in|    3|     ap_fifo|               nblk_strm16|       pointer|
|nblk_strm16_fifo_cap            |   in|    3|     ap_fifo|               nblk_strm16|       pointer|
|nblk_strm16_empty_n             |   in|    1|     ap_fifo|               nblk_strm16|       pointer|
|nblk_strm16_read                |  out|    1|     ap_fifo|               nblk_strm16|       pointer|
|end_nblk_strm18_dout            |   in|    1|     ap_fifo|           end_nblk_strm18|       pointer|
|end_nblk_strm18_num_data_valid  |   in|    3|     ap_fifo|           end_nblk_strm18|       pointer|
|end_nblk_strm18_fifo_cap        |   in|    3|     ap_fifo|           end_nblk_strm18|       pointer|
|end_nblk_strm18_empty_n         |   in|    1|     ap_fifo|           end_nblk_strm18|       pointer|
|end_nblk_strm18_read            |  out|    1|     ap_fifo|           end_nblk_strm18|       pointer|
|w_strm10_din                    |  out|   32|     ap_fifo|                  w_strm10|       pointer|
|w_strm10_num_data_valid         |   in|   10|     ap_fifo|                  w_strm10|       pointer|
|w_strm10_fifo_cap               |   in|   10|     ap_fifo|                  w_strm10|       pointer|
|w_strm10_full_n                 |   in|    1|     ap_fifo|                  w_strm10|       pointer|
|w_strm10_write                  |  out|    1|     ap_fifo|                  w_strm10|       pointer|
|nblk_strm27_din                 |  out|   64|     ap_fifo|               nblk_strm27|       pointer|
|nblk_strm27_num_data_valid      |   in|    3|     ap_fifo|               nblk_strm27|       pointer|
|nblk_strm27_fifo_cap            |   in|    3|     ap_fifo|               nblk_strm27|       pointer|
|nblk_strm27_full_n              |   in|    1|     ap_fifo|               nblk_strm27|       pointer|
|nblk_strm27_write               |  out|    1|     ap_fifo|               nblk_strm27|       pointer|
|end_nblk_strm29_din             |  out|    1|     ap_fifo|           end_nblk_strm29|       pointer|
|end_nblk_strm29_num_data_valid  |   in|    3|     ap_fifo|           end_nblk_strm29|       pointer|
|end_nblk_strm29_fifo_cap        |   in|    3|     ap_fifo|           end_nblk_strm29|       pointer|
|end_nblk_strm29_full_n          |   in|    1|     ap_fifo|           end_nblk_strm29|       pointer|
|end_nblk_strm29_write           |  out|    1|     ap_fifo|           end_nblk_strm29|       pointer|
+--------------------------------+-----+-----+------------+--------------------------+--------------+

