Analysis & Synthesis report for jikken
Thu Jun 16 16:13:35 2016
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+-----------------------------+--------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Jun 16 16:13:35 2016                ;
; Quartus II 32-bit Version   ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name               ; jikken                                           ;
; Top-level Entity Name       ; jikken                                           ;
; Family                      ; Cyclone                                          ;
; Total logic elements        ; N/A until Partition Merge                        ;
; Total pins                  ; N/A until Partition Merge                        ;
; Total virtual pins          ; N/A until Partition Merge                        ;
; Total memory bits           ; N/A until Partition Merge                        ;
; Total PLLs                  ; N/A until Partition Merge                        ;
+-----------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP1C6Q240C8        ;                    ;
; Top-level entity name                                                      ; jikken             ; jikken             ;
; Family name                                                                ; Cyclone            ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance   ; IP Include File                         ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |jikken|ram2:ram2 ; /home/014/a0147044/jikken-hard/ram2.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Jun 16 16:13:33 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off jikken -c jikken
Warning (125092): Tcl Script File ram1.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ram1.qip
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file phaze2.bdf
    Info (12023): Found entity 1: phaze2
Info (12021): Found 1 design units, including 1 entities, in source file 88selector.bdf
    Info (12023): Found entity 1: 88selector
Info (12021): Found 1 design units, including 1 entities, in source file 38encoder.bdf
    Info (12023): Found entity 1: 38encoder
Info (12021): Found 1 design units, including 1 entities, in source file 8regesters.bdf
    Info (12023): Found entity 1: 8regesters
Info (12021): Found 1 design units, including 1 entities, in source file jikken.bdf
    Info (12023): Found entity 1: jikken
Info (12021): Found 2 design units, including 1 entities, in source file ram2.vhd
    Info (12022): Found design unit 1: ram2-SYN
    Info (12023): Found entity 1: ram2
Info (12021): Found 1 design units, including 1 entities, in source file half-add.bdf
    Info (12023): Found entity 1: half-add
Info (12021): Found 1 design units, including 1 entities, in source file all-add.bdf
    Info (12023): Found entity 1: all-add
Info (12021): Found 1 design units, including 1 entities, in source file 16bitadd.bdf
    Info (12023): Found entity 1: 16bitadd
Info (12021): Found 1 design units, including 1 entities, in source file 16bitadd2.bdf
    Info (12023): Found entity 1: 16bitadd2
Info (12021): Found 1 design units, including 1 entities, in source file pc.bdf
    Info (12023): Found entity 1: pc
Warning (12019): Can't analyze file -- file maruchipurekusa.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file pc2.bdf
    Info (12023): Found entity 1: pc2
Info (12021): Found 1 design units, including 1 entities, in source file Mulchplexer.bdf
    Info (12023): Found entity 1: Mulchplexer
Info (12021): Found 1 design units, including 1 entities, in source file pc2withcount.bdf
    Info (12023): Found entity 1: pc2withcount
Info (12127): Elaborating entity "jikken" for the top level hierarchy
Warning (275083): Bus "IR9[15..0]" found using same base name as "IR", which might lead to a name conflict.
Warning (275083): Bus "IR10[15..0]" found using same base name as "IR", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "IR" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "IR[15..0]" to "IR15..0"
Warning (275080): Converted elements in bus name "IR10" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "IR10[15..0]" to "IR1015..0"
Warning (275080): Converted elements in bus name "IR9" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "IR9[15..0]" to "IR915..0"
Info (12128): Elaborating entity "phaze2" for hierarchy "phaze2:p2"
Info (12128): Elaborating entity "88selector" for hierarchy "phaze2:p2|88selector:sele0"
Info (12128): Elaborating entity "38encoder" for hierarchy "phaze2:p2|38encoder:38enc2"
Info (12128): Elaborating entity "8regesters" for hierarchy "phaze2:p2|8regesters:reg0"
Info (12128): Elaborating entity "ram2" for hierarchy "ram2:ram2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram2:ram2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram2:ram2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram2:ram2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "init_file" = "/export/home/014/a0147044/processer/meirei.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_obh1.tdf
    Info (12023): Found entity 1: altsyncram_obh1
Info (12128): Elaborating entity "altsyncram_obh1" for hierarchy "ram2:ram2|altsyncram:altsyncram_component|altsyncram_obh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqc2.tdf
    Info (12023): Found entity 1: altsyncram_rqc2
Info (12128): Elaborating entity "altsyncram_rqc2" for hierarchy "ram2:ram2|altsyncram:altsyncram_component|altsyncram_obh1:auto_generated|altsyncram_rqc2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ram2:ram2|altsyncram:altsyncram_component|altsyncram_obh1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "ram2:ram2|altsyncram:altsyncram_component|altsyncram_obh1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "ram2:ram2|altsyncram:altsyncram_component|altsyncram_obh1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ram2:ram2|altsyncram:altsyncram_component|altsyncram_obh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr"
Info (12128): Elaborating entity "pc2withcount" for hierarchy "pc2withcount:pcmawari"
Warning (275083): Bus "add0[15..1]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add0[15..1]" found using same base name as "add", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "add" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "add[0]" to "add0"
    Warning (275081): Converted element name(s) from "add[15..0]" to "add15..0"
    Warning (275081): Converted element name(s) from "add[15..1]" to "add15..1"
    Warning (275081): Converted element name(s) from "add[0]" to "add0"
Warning (275080): Converted elements in bus name "add0" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "add0[15..1]" to "add015..1"
    Warning (275081): Converted element name(s) from "add0[15..1]" to "add015..1"
Warning (275008): Primitive "GND" of instance "inst14" not used
Info (12128): Elaborating entity "pc2" for hierarchy "pc2withcount:pcmawari|pc2:pc"
Info (12128): Elaborating entity "Mulchplexer" for hierarchy "pc2withcount:pcmawari|Mulchplexer:mul1"
Info (12128): Elaborating entity "16bitadd2" for hierarchy "pc2withcount:pcmawari|16bitadd2:16addcout"
Info (12128): Elaborating entity "16bitadd" for hierarchy "pc2withcount:pcmawari|16bitadd2:16addcout|16bitadd:inst"
Info (12128): Elaborating entity "all-add" for hierarchy "pc2withcount:pcmawari|16bitadd2:16addcout|16bitadd:inst|all-add:inst9"
Info (12128): Elaborating entity "half-add" for hierarchy "pc2withcount:pcmawari|16bitadd2:16addcout|16bitadd:inst|all-add:inst9|half-add:half1"
Error (12006): Node instance "16c1" instantiates undefined entity "16bitCtr"
Error (12006): Node instance "16c2" instantiates undefined entity "16bitCtr"
Error (12006): Node instance "16c3" instantiates undefined entity "16bitCtr"
Error (12006): Node instance "16c4" instantiates undefined entity "16bitCtr"
Error (12006): Node instance "16c5" instantiates undefined entity "16bitCtr"
Error (12006): Node instance "16c6" instantiates undefined entity "16bitCtr"
Error (12006): Node instance "16c7" instantiates undefined entity "16bitCtr"
Error (12006): Node instance "16c8" instantiates undefined entity "16bitCtr"
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 8 errors, 21 warnings
    Error: Peak virtual memory: 359 megabytes
    Error: Processing ended: Thu Jun 16 16:13:35 2016
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:02


