

================================================================
== Vivado HLS Report for 'LabelSelect_Batch'
================================================================
* Date:           Sat Jan 30 15:27:15 2021

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        project_LabelSelect_Batch_0
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.677 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9| 90.000 ns | 90.000 ns |    9|    9|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        7|        7|         1|          1|          1|     7|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp_V = alloca i8"   --->   Operation 4 'alloca' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %1" [/workspace/finn-hlslib/maxpool.h:374]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.67>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%topval_V_0_0 = phi i16 [ -32768, %0 ], [ %topval_0_V_1, %hls_label_1 ]"   --->   Operation 8 'phi' 'topval_V_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%idx_0_0 = phi i3 [ 0, %0 ], [ %add_ln397, %hls_label_1 ]" [/workspace/finn-hlslib/maxpool.h:397]   --->   Operation 9 'phi' 'idx_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.13ns)   --->   "%icmp_ln374 = icmp eq i3 %idx_0_0, -1" [/workspace/finn-hlslib/maxpool.h:374]   --->   Operation 10 'icmp' 'icmp_ln374' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.65ns)   --->   "%add_ln397 = add i3 %idx_0_0, 1" [/workspace/finn-hlslib/maxpool.h:397]   --->   Operation 12 'add' 'add_ln397' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln374, label %.preheader.0, label %hls_label_1" [/workspace/finn-hlslib/maxpool.h:374]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_V_load_1 = load i8* %tmp_V" [/workspace/finn-hlslib/maxpool.h:384]   --->   Operation 14 'load' 'tmp_V_load_1' <Predicate = (!icmp_ln374)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [/workspace/finn-hlslib/maxpool.h:374]   --->   Operation 15 'specregionbegin' 'tmp' <Predicate = (!icmp_ln374)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [/workspace/finn-hlslib/maxpool.h:375]   --->   Operation 16 'specpipeline' <Predicate = (!icmp_ln374)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %in_V_V)" [/workspace/finn-hlslib/maxpool.h:376]   --->   Operation 17 'read' 'tmp_V_2' <Predicate = (!icmp_ln374)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 18 [1/1] (2.42ns)   --->   "%icmp_ln895 = icmp sgt i16 %tmp_V_2, %topval_V_0_0" [/workspace/finn-hlslib/maxpool.h:384]   --->   Operation 18 'icmp' 'icmp_ln895' <Predicate = (!icmp_ln374)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%toplabels_0_V = zext i3 %idx_0_0 to i8" [/workspace/finn-hlslib/maxpool.h:387]   --->   Operation 19 'zext' 'toplabels_0_V' <Predicate = (!icmp_ln374)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.80ns)   --->   "%topval_0_V_1 = select i1 %icmp_ln895, i16 %tmp_V_2, i16 %topval_V_0_0" [/workspace/finn-hlslib/maxpool.h:384]   --->   Operation 20 'select' 'topval_0_V_1' <Predicate = (!icmp_ln374)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.24ns)   --->   "%toplabels_0_V_1 = select i1 %icmp_ln895, i8 %toplabels_0_V, i8 %tmp_V_load_1" [/workspace/finn-hlslib/maxpool.h:384]   --->   Operation 21 'select' 'toplabels_0_V_1' <Predicate = (!icmp_ln374)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp)" [/workspace/finn-hlslib/maxpool.h:399]   --->   Operation 22 'specregionend' 'empty_3' <Predicate = (!icmp_ln374)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "store i8 %toplabels_0_V_1, i8* %tmp_V" [/workspace/finn-hlslib/maxpool.h:374]   --->   Operation 23 'store' <Predicate = (!icmp_ln374)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br label %1" [/workspace/finn-hlslib/maxpool.h:374]   --->   Operation 24 'br' <Predicate = (!icmp_ln374)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_V_load = load i8* %tmp_V" [/workspace/finn-hlslib/maxpool.h:402]   --->   Operation 25 'load' 'tmp_V_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %out_V_V, i8 %tmp_V_load)" [/workspace/finn-hlslib/maxpool.h:402]   --->   Operation 26 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [/workspace/finn-hlslib/maxpool.h:405]   --->   Operation 27 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('topval[0].V') with incoming values : ('topval[0].V', /workspace/finn-hlslib/maxpool.h:384) [8]  (1.77 ns)

 <State 2>: 3.68ns
The critical path consists of the following:
	'phi' operation ('topval[0].V') with incoming values : ('topval[0].V', /workspace/finn-hlslib/maxpool.h:384) [8]  (0 ns)
	'icmp' operation ('icmp_ln895', /workspace/finn-hlslib/maxpool.h:384) [19]  (2.43 ns)
	'select' operation ('toplabels[0].V', /workspace/finn-hlslib/maxpool.h:384) [22]  (1.25 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
