// Seed: 369125736
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = "" && id_4;
endmodule
module module_1 (
    output wand id_0,
    input  wor  id_1,
    input  tri1 id_2,
    output tri1 id_3
);
  wire id_5;
  module_0(
      id_5, id_5, id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always @(negedge 1) begin
    `define pp_5 0
    `pp_5 = 1 - 1;
    id_3 <= 1 * 1;
    $display(1'h0, `pp_5);
    id_3 <= 1;
  end
  module_0(
      id_4, id_4, id_4
  );
endmodule
