#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Feb 25 13:38:01 2017
# Process ID: 23715
# Current directory: /home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.runs/synth_1
# Command line: vivado -log MIPS_CPU.vds -mode batch -messageDb vivado.pb -notrace -source MIPS_CPU.tcl
# Log file: /home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.runs/synth_1/MIPS_CPU.vds
# Journal file: /home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source MIPS_CPU.tcl -notrace
Command: synth_design -top MIPS_CPU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23912 
WARNING: [Synth 8-1935] empty port in module declaration [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/RAM_DATA.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1053.555 ; gain = 163.324 ; free physical = 3119 ; free virtual = 13719
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MIPS_CPU' [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/MIPS_CPU.v:23]
INFO: [Synth 8-638] synthesizing module 'dclok' [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/dclok.v:23]
	Parameter count_size bound to: 327680 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dclok' (1#1) [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/dclok.v:23]
INFO: [Synth 8-638] synthesizing module 'REGISTER' [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/REGISTER.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'REGISTER' (2#1) [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/REGISTER.v:23]
INFO: [Synth 8-638] synthesizing module 'ROM_INSTRUCTION' [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/ROM_INSTRUCTION.v:23]
	Parameter INSTRUCTION bound to: /home/strawberrylin/benchmark.hex - type: string 
INFO: [Synth 8-3876] $readmem data file '/home/strawberrylin/benchmark.hex' is read successfully [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/ROM_INSTRUCTION.v:31]
INFO: [Synth 8-256] done synthesizing module 'ROM_INSTRUCTION' (3#1) [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/ROM_INSTRUCTION.v:23]
INFO: [Synth 8-638] synthesizing module 'IFID' [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/IFID.v:23]
INFO: [Synth 8-638] synthesizing module 'REGISTER__parameterized0' [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/REGISTER.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'REGISTER__parameterized0' (3#1) [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/REGISTER.v:23]
INFO: [Synth 8-638] synthesizing module 'REGISTER__parameterized1' [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/REGISTER.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'REGISTER__parameterized1' (3#1) [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/REGISTER.v:23]
INFO: [Synth 8-638] synthesizing module 'CONTROL' [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/CONTROL.v:23]
INFO: [Synth 8-638] synthesizing module 'WE' [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/WE.v:23]
INFO: [Synth 8-256] done synthesizing module 'WE' (4#1) [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/WE.v:23]
INFO: [Synth 8-256] done synthesizing module 'CONTROL' (5#1) [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/CONTROL.v:23]
INFO: [Synth 8-256] done synthesizing module 'IFID' (6#1) [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/IFID.v:23]
INFO: [Synth 8-638] synthesizing module 'REGFILE' [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/REGFILE.v:23]
INFO: [Synth 8-256] done synthesizing module 'REGFILE' (7#1) [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/REGFILE.v:23]
INFO: [Synth 8-638] synthesizing module 'IDEX' [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/IDEX.v:23]
INFO: [Synth 8-256] done synthesizing module 'IDEX' (8#1) [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/IDEX.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU_MIPS' [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/ALU_MIPS.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU_MIPS' (9#1) [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/ALU_MIPS.v:23]
INFO: [Synth 8-638] synthesizing module 'EXMEM' [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/EXMEM.v:23]
INFO: [Synth 8-256] done synthesizing module 'EXMEM' (10#1) [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/EXMEM.v:23]
INFO: [Synth 8-638] synthesizing module 'RAM_DATA' [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/RAM_DATA.v:23]
WARNING: [Synth 8-308] ignoring empty port [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/RAM_DATA.v:23]
INFO: [Synth 8-256] done synthesizing module 'RAM_DATA' (11#1) [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/RAM_DATA.v:23]
INFO: [Synth 8-638] synthesizing module 'MEMWB' [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/MEMWB.v:23]
INFO: [Synth 8-256] done synthesizing module 'MEMWB' (12#1) [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/MEMWB.v:23]
INFO: [Synth 8-638] synthesizing module 'BY_PATH' [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/BY_PATH.v:23]
INFO: [Synth 8-256] done synthesizing module 'BY_PATH' (13#1) [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/BY_PATH.v:23]
INFO: [Synth 8-638] synthesizing module 'HAZARD' [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/HAZARD.v:23]
INFO: [Synth 8-256] done synthesizing module 'HAZARD' (14#1) [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/HAZARD.v:23]
INFO: [Synth 8-638] synthesizing module 'REGISTER__parameterized2' [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/REGISTER.v:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'REGISTER__parameterized2' (14#1) [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/REGISTER.v:23]
INFO: [Synth 8-638] synthesizing module 'choose_seg' [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/choose_seg.v:23]
INFO: [Synth 8-638] synthesizing module 'dclok__parameterized0' [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/dclok.v:23]
	Parameter count_size bound to: 134072 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dclok__parameterized0' (14#1) [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/dclok.v:23]
INFO: [Synth 8-638] synthesizing module 'seven_segment' [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/seven_segment.v:23]
INFO: [Synth 8-226] default block is never used [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/seven_segment.v:28]
INFO: [Synth 8-256] done synthesizing module 'seven_segment' (15#1) [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/seven_segment.v:23]
WARNING: [Synth 8-567] referenced signal 'power' should be on the sensitivity list [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/choose_seg.v:47]
WARNING: [Synth 8-567] referenced signal 'data1s' should be on the sensitivity list [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/choose_seg.v:47]
WARNING: [Synth 8-567] referenced signal 'data2s' should be on the sensitivity list [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/choose_seg.v:47]
WARNING: [Synth 8-567] referenced signal 'data3s' should be on the sensitivity list [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/choose_seg.v:47]
WARNING: [Synth 8-567] referenced signal 'data4s' should be on the sensitivity list [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/choose_seg.v:47]
WARNING: [Synth 8-567] referenced signal 'data5s' should be on the sensitivity list [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/choose_seg.v:47]
WARNING: [Synth 8-567] referenced signal 'data6s' should be on the sensitivity list [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/choose_seg.v:47]
WARNING: [Synth 8-567] referenced signal 'data7s' should be on the sensitivity list [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/choose_seg.v:47]
WARNING: [Synth 8-567] referenced signal 'data8s' should be on the sensitivity list [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/choose_seg.v:47]
INFO: [Synth 8-256] done synthesizing module 'choose_seg' (16#1) [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/choose_seg.v:23]
INFO: [Synth 8-256] done synthesizing module 'MIPS_CPU' (17#1) [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/MIPS_CPU.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1147.320 ; gain = 257.090 ; free physical = 3023 ; free virtual = 13625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1147.320 ; gain = 257.090 ; free physical = 3023 ; free virtual = 13625
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/constrs_1/new/MIPS_CPU_T.xdc]
Finished Parsing XDC File [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/constrs_1/new/MIPS_CPU_T.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/constrs_1/new/MIPS_CPU_T.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MIPS_CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MIPS_CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1521.023 ; gain = 0.000 ; free physical = 2790 ; free virtual = 13392
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1521.023 ; gain = 630.793 ; free physical = 2790 ; free virtual = 13390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1521.023 ; gain = 630.793 ; free physical = 2790 ; free virtual = 13390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1521.023 ; gain = 630.793 ; free physical = 2790 ; free virtual = 13390
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "dclk" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ROM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[64]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[65]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[66]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "dclk" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'carry2_reg' [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/ALU_MIPS.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'carry1_reg' [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/ALU_MIPS.v:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1521.023 ; gain = 630.793 ; free physical = 2782 ; free virtual = 13382
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |RAM_DATA__GB0 |           1|     32768|
|2     |RAM_DATA__GB1 |           1|      5400|
|3     |RAM_DATA__GB2 |           1|      9536|
|4     |RAM_DATA__GB3 |           1|     13615|
|5     |RAM_DATA__GB4 |           1|     18317|
|6     |MIPS_CPU__GC0 |           1|     18155|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     27 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1076  
	               27 Bit    Registers := 2     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 17    
	 220 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 8     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1059  
	  14 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MIPS_CPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module RAM_DATA 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1024  
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1024  
Module dclok 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module REGISTER__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ROM_INSTRUCTION 
Detailed RTL Component Info : 
+---Muxes : 
	 220 Input     32 Bit        Muxes := 1     
Module REGISTER__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module REGISTER__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module WE 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input      1 Bit       Adders := 1     
Module REGISTER__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module IFID 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
Module REGFILE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module IDEX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
Module ALU_MIPS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	  14 Input      1 Bit        Muxes := 4     
Module EXMEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module MEMWB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module BY_PATH 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module REGISTER__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module REGISTER 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module dclok__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module seven_segment__1 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
Module seven_segment__2 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
Module seven_segment__3 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
Module seven_segment__4 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
Module seven_segment__5 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
Module seven_segment__6 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
Module seven_segment__7 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
Module seven_segment 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
Module choose_seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1521.023 ; gain = 630.793 ; free physical = 2777 ; free virtual = 13377
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'UDP5/data_out_reg[31:0]' into 'UDP3/data_out_reg[31:0]' [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/REGISTER.v:37]
DSP Report: Generating DSP alu_r0, operation Mode is: A*B.
DSP Report: operator alu_r0 is absorbed into DSP alu_r0.
DSP Report: operator alu_r0 is absorbed into DSP alu_r0.
DSP Report: Generating DSP alu_r0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator alu_r0 is absorbed into DSP alu_r0.
DSP Report: operator alu_r0 is absorbed into DSP alu_r0.
DSP Report: Generating DSP alu_r0, operation Mode is: A*B.
DSP Report: operator alu_r0 is absorbed into DSP alu_r0.
DSP Report: operator alu_r0 is absorbed into DSP alu_r0.
DSP Report: Generating DSP alu_r0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator alu_r0 is absorbed into DSP alu_r0.
DSP Report: operator alu_r0 is absorbed into DSP alu_r0.
INFO: [Synth 8-5545] ROM "DUTS/dclk" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'EXMEM1/immediate_out_reg' and it is trimmed from '32' to '16' bits. [/home/strawberrylin/Xilinx/VerilogProject/project_1/project_1.srcs/sources_1/new/EXMEM.v:58]
INFO: [Synth 8-5545] ROM "dclock_15/dclk" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1649.031 ; gain = 758.801 ; free physical = 2633 ; free virtual = 13233
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1649.031 ; gain = 758.801 ; free physical = 2633 ; free virtual = 13233

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |RAM_DATA__GB0 |           1|     32800|
|2     |RAM_DATA__GB1 |           1|      5400|
|3     |RAM_DATA__GB2 |           1|      9536|
|4     |RAM_DATA__GB3 |           1|     13615|
|5     |RAM_DATA__GB4 |           1|     18317|
|6     |MIPS_CPU__GC0 |           1|     18468|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU_MIPS    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU_MIPS    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU_MIPS    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU_MIPS    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[27]' (FDR) to 'i_5/IDEX1/jump_addr_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[10]' (FDR) to 'i_5/IDEX1/shamt_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[11]' (FDR) to 'i_5/IDEX1/shamt_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[12]' (FDR) to 'i_5/IDEX1/shamt_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[13]' (FDR) to 'i_5/IDEX1/immediate_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[14]' (FDR) to 'i_5/IDEX1/immediate_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[15]' (FDR) to 'i_5/IDEX1/immediate_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[16]' (FDR) to 'i_5/IDEX1/immediate_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[17]' (FDR) to 'i_5/IDEX1/immediate_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[18]' (FDR) to 'i_5/IDEX1/rt_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[19]' (FDR) to 'i_5/IDEX1/rt_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[20]' (FDR) to 'i_5/IDEX1/rt_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[21]' (FDR) to 'i_5/IDEX1/rt_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[22]' (FDR) to 'i_5/IDEX1/rt_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[23]' (FDR) to 'i_5/IDEX1/rs_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[24]' (FDR) to 'i_5/IDEX1/rs_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[25]' (FDR) to 'i_5/IDEX1/rs_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[26]' (FDR) to 'i_5/IDEX1/jump_addr_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[28]' (FDR) to 'i_5/IDEX1/jump_addr_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[29]' (FDR) to 'i_5/IDEX1/jump_addr_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[30]' (FDR) to 'i_5/IDEX1/jump_addr_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[31]' (FDR) to 'i_5/IDEX1/jump_addr_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[8]' (FDR) to 'i_5/IDEX1/shamt_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[9]' (FDR) to 'i_5/IDEX1/shamt_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[0]' (FDR) to 'i_5/IDEX1/jump_addr_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[1]' (FDR) to 'i_5/IDEX1/shamt_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[2]' (FDR) to 'i_5/IDEX1/immediate_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[3]' (FDR) to 'i_5/IDEX1/immediate_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[4]' (FDR) to 'i_5/IDEX1/immediate_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[5]' (FDR) to 'i_5/IDEX1/immediate_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[6]' (FDR) to 'i_5/IDEX1/immediate_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/jump_addr_out_reg[7]' (FDR) to 'i_5/IDEX1/immediate_out_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/IFID1/\UDP3/data_out_reg[30] )
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/shamt_out_reg[13]' (FDR) to 'i_5/IDEX1/shamt_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/shamt_out_reg[14]' (FDR) to 'i_5/IDEX1/shamt_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/shamt_out_reg[15]' (FDR) to 'i_5/IDEX1/shamt_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/shamt_out_reg[16]' (FDR) to 'i_5/IDEX1/shamt_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/immediate_out_reg[16]' (FDR) to 'i_5/IDEX1/immediate_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/shamt_out_reg[17]' (FDR) to 'i_5/IDEX1/shamt_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/immediate_out_reg[17]' (FDR) to 'i_5/IDEX1/immediate_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/shamt_out_reg[18]' (FDR) to 'i_5/IDEX1/shamt_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/immediate_out_reg[18]' (FDR) to 'i_5/IDEX1/immediate_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/shamt_out_reg[19]' (FDR) to 'i_5/IDEX1/shamt_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/immediate_out_reg[19]' (FDR) to 'i_5/IDEX1/immediate_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/shamt_out_reg[20]' (FDR) to 'i_5/IDEX1/shamt_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/immediate_out_reg[20]' (FDR) to 'i_5/IDEX1/immediate_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/shamt_out_reg[21]' (FDR) to 'i_5/IDEX1/shamt_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/immediate_out_reg[21]' (FDR) to 'i_5/IDEX1/immediate_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/shamt_out_reg[22]' (FDR) to 'i_5/IDEX1/shamt_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/immediate_out_reg[22]' (FDR) to 'i_5/IDEX1/immediate_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/shamt_out_reg[23]' (FDR) to 'i_5/IDEX1/shamt_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/immediate_out_reg[23]' (FDR) to 'i_5/IDEX1/immediate_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/shamt_out_reg[24]' (FDR) to 'i_5/IDEX1/shamt_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/immediate_out_reg[24]' (FDR) to 'i_5/IDEX1/immediate_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/shamt_out_reg[25]' (FDR) to 'i_5/IDEX1/shamt_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/immediate_out_reg[25]' (FDR) to 'i_5/IDEX1/immediate_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/shamt_out_reg[26]' (FDR) to 'i_5/IDEX1/shamt_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/immediate_out_reg[26]' (FDR) to 'i_5/IDEX1/immediate_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/shamt_out_reg[27]' (FDR) to 'i_5/IDEX1/shamt_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/immediate_out_reg[27]' (FDR) to 'i_5/IDEX1/immediate_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/shamt_out_reg[28]' (FDR) to 'i_5/IDEX1/shamt_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/immediate_out_reg[28]' (FDR) to 'i_5/IDEX1/immediate_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/shamt_out_reg[29]' (FDR) to 'i_5/IDEX1/shamt_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/immediate_out_reg[29]' (FDR) to 'i_5/IDEX1/immediate_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/shamt_out_reg[30]' (FDR) to 'i_5/IDEX1/shamt_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/immediate_out_reg[30]' (FDR) to 'i_5/IDEX1/immediate_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/shamt_out_reg[31]' (FDR) to 'i_5/IDEX1/shamt_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/shamt_out_reg[5]' (FDR) to 'i_5/IDEX1/shamt_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/shamt_out_reg[6]' (FDR) to 'i_5/IDEX1/shamt_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/immediate_out_reg[6]' (FDR) to 'i_5/IDEX1/shamt_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/shamt_out_reg[7]' (FDR) to 'i_5/IDEX1/shamt_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/immediate_out_reg[7]' (FDR) to 'i_5/IDEX1/shamt_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/shamt_out_reg[8]' (FDR) to 'i_5/IDEX1/shamt_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/immediate_out_reg[8]' (FDR) to 'i_5/IDEX1/shamt_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/shamt_out_reg[9]' (FDR) to 'i_5/IDEX1/shamt_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/immediate_out_reg[9]' (FDR) to 'i_5/IDEX1/shamt_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/shamt_out_reg[10]' (FDR) to 'i_5/IDEX1/shamt_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/immediate_out_reg[10]' (FDR) to 'i_5/IDEX1/shamt_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_5/IDEX1/shamt_out_reg[11]' (FDR) to 'i_5/IDEX1/shamt_out_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\IDEX1/shamt_out_reg[12] )
WARNING: [Synth 8-3332] Sequential element (UDP3/data_out_reg[30]) is unused and will be removed from module IFID.
WARNING: [Synth 8-3332] Sequential element (carry2_reg) is unused and will be removed from module ALU_MIPS.
WARNING: [Synth 8-3332] Sequential element (carry1_reg) is unused and will be removed from module ALU_MIPS.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:18 . Memory (MB): peak = 1649.031 ; gain = 758.801 ; free physical = 2589 ; free virtual = 13188
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:18 ; elapsed = 00:01:18 . Memory (MB): peak = 1649.031 ; gain = 758.801 ; free physical = 2589 ; free virtual = 13188

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |RAM_DATA__GB0 |           1|     32800|
|2     |RAM_DATA__GB1 |           1|      5398|
|3     |RAM_DATA__GB2 |           1|      9536|
|4     |RAM_DATA__GB3 |           1|      9469|
|5     |RAM_DATA__GB4 |           1|      9799|
|6     |MIPS_CPU__GC0 |           1|     12414|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:01:27 . Memory (MB): peak = 1649.031 ; gain = 758.801 ; free physical = 2586 ; free virtual = 13186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:01:27 . Memory (MB): peak = 1652.031 ; gain = 761.801 ; free physical = 2584 ; free virtual = 13184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |RAM_DATA__GB0 |           1|     32800|
|2     |RAM_DATA__GB1 |           1|      5398|
|3     |RAM_DATA__GB2 |           1|      9536|
|4     |RAM_DATA__GB3 |           1|      9469|
|5     |RAM_DATA__GB4 |           1|      9799|
|6     |MIPS_CPU__GC0 |           1|     12414|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REGFILE1/regfile_reg[0][6] )
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][31]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][30]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][29]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][28]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][27]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][26]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][25]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][24]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][23]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][22]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][21]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][20]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][19]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][18]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][17]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][16]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][15]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][14]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][13]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][12]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][11]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][10]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][9]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][8]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][7]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][6]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][5]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][4]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][3]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][2]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][1]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGFILE1/regfile_reg[0][0]) is unused and will be removed from module MIPS_CPU.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:38 ; elapsed = 00:01:39 . Memory (MB): peak = 1751.766 ; gain = 861.535 ; free physical = 2483 ; free virtual = 13083
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:38 ; elapsed = 00:01:39 . Memory (MB): peak = 1751.766 ; gain = 861.535 ; free physical = 2483 ; free virtual = 13083

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:38 ; elapsed = 00:01:39 . Memory (MB): peak = 1751.766 ; gain = 861.535 ; free physical = 2483 ; free virtual = 13083
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:43 ; elapsed = 00:01:44 . Memory (MB): peak = 1751.766 ; gain = 861.535 ; free physical = 2484 ; free virtual = 13084
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:43 ; elapsed = 00:01:44 . Memory (MB): peak = 1751.766 ; gain = 861.535 ; free physical = 2484 ; free virtual = 13084
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:45 ; elapsed = 00:01:45 . Memory (MB): peak = 1751.766 ; gain = 861.535 ; free physical = 2486 ; free virtual = 13086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:45 ; elapsed = 00:01:46 . Memory (MB): peak = 1751.766 ; gain = 861.535 ; free physical = 2486 ; free virtual = 13086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:46 ; elapsed = 00:01:46 . Memory (MB): peak = 1751.766 ; gain = 861.535 ; free physical = 2486 ; free virtual = 13086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:46 ; elapsed = 00:01:47 . Memory (MB): peak = 1751.766 ; gain = 861.535 ; free physical = 2486 ; free virtual = 13086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |   359|
|3     |DSP48E1 |     3|
|4     |LUT1    |   152|
|5     |LUT2    |   162|
|6     |LUT3    |  1176|
|7     |LUT4    |   296|
|8     |LUT5    |   990|
|9     |LUT6    | 10912|
|10    |MUXF7   |  4692|
|11    |MUXF8   |  2261|
|12    |FDRE    | 34443|
|13    |IBUF    |    17|
|14    |OBUF    |    16|
+------+--------+------+

Report Instance Areas: 
+------+-------------+-------------------------+------+
|      |Instance     |Module                   |Cells |
+------+-------------+-------------------------+------+
|1     |top          |                         | 55481|
|2     |  ALU        |ALU_MIPS                 |  1396|
|3     |  EXMEM1     |EXMEM                    |  1477|
|4     |  IDEX1      |IDEX                     |  1075|
|5     |  IFID1      |IFID                     |   104|
|6     |    UDP2     |REGISTER__parameterized0 |    32|
|7     |    UDP3     |REGISTER__parameterized1 |    72|
|8     |  LED        |choose_seg               |    84|
|9     |    DUTS     |dclok__parameterized0    |    70|
|10    |  MEMWB1     |MEMWB                    |   781|
|11    |  PC_COUNTER |REGISTER                 |   264|
|12    |  RAM        |RAM_DATA                 | 48262|
|13    |  REGFILE1   |REGFILE                  |  1895|
|14    |  REGISTER2  |REGISTER__parameterized2 |     2|
|15    |  REGISTER3  |REGISTER_0               |    32|
|16    |  dclock_15  |dclok                    |    70|
+------+-------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:46 ; elapsed = 00:01:47 . Memory (MB): peak = 1751.766 ; gain = 861.535 ; free physical = 2486 ; free virtual = 13086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:38 ; elapsed = 00:01:39 . Memory (MB): peak = 1751.766 ; gain = 400.691 ; free physical = 2486 ; free virtual = 13086
Synthesis Optimization Complete : Time (s): cpu = 00:01:46 ; elapsed = 00:01:47 . Memory (MB): peak = 1751.773 ; gain = 861.543 ; free physical = 2488 ; free virtual = 13087
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 379 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'MIPS_CPU' is not ideal for floorplanning, since the cellview 'RAM_DATA' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
274 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:51 ; elapsed = 00:01:51 . Memory (MB): peak = 1751.773 ; gain = 786.988 ; free physical = 2488 ; free virtual = 13088
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1783.781 ; gain = 32.008 ; free physical = 2483 ; free virtual = 13086
report_utilization: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1783.781 ; gain = 0.000 ; free physical = 2482 ; free virtual = 13085
INFO: [Common 17-206] Exiting Vivado at Sat Feb 25 13:40:06 2017...
