Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Tue Jul 12 16:21:38 2016
| Host         : desktop4480 running 64-bit Ubuntu 14.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file top_network_timing_summary_routed.rpt -rpx top_network_timing_summary_routed.rpx
| Design       : top_network
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 39 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.043        0.000                      0                19234        0.131        0.000                      0                19234        1.910        0.000                       0                  7609  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 3.160}        6.320           158.228         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.043        0.000                      0                19234        0.131        0.000                      0                19234        1.910        0.000                       0                  7609  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.910ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 PERCEPTRON/rowMux_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Destination:            PERCEPTRON/outputMAC0/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.320ns  (clock rise@6.320ns - clock rise@0.000ns)
  Data Path Delay:        2.657ns  (logic 0.642ns (24.159%)  route 2.015ns (75.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.244 - 6.320 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.973     0.973    PERCEPTRON/clock
    SLICE_X36Y36         FDRE                                         r  PERCEPTRON/rowMux_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  PERCEPTRON/rowMux_reg[0]_replica_1/Q
                         net (fo=21, routed)          0.891     2.382    PERCEPTRON/rowMux_repN_1
    SLICE_X33Y39         LUT3 (Prop_lut3_I2_O)        0.124     2.506 r  PERCEPTRON/outputMAC0_i_1/O
                         net (fo=1, routed)           1.125     3.630    PERCEPTRON/outputMAC0_i_1_n_0
    DSP48_X1Y14          DSP48E1                                      r  PERCEPTRON/outputMAC0/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.320     6.320 r  
                                                      0.000     6.320 r  clock (IN)
                         net (fo=7640, unset)         0.924     7.244    PERCEPTRON/clock
    DSP48_X1Y14          DSP48E1                                      r  PERCEPTRON/outputMAC0/CLK
                         clock pessimism              0.000     7.244    
                         clock uncertainty           -0.035     7.209    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -3.536     3.673    PERCEPTRON/outputMAC0
  -------------------------------------------------------------------
                         required time                          3.673    
                         arrival time                          -3.630    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 PERCEPTRON/rowMux_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Destination:            PERCEPTRON/outputMAC0__2/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.320ns  (clock rise@6.320ns - clock rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.642ns (24.419%)  route 1.987ns (75.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.244 - 6.320 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.973     0.973    PERCEPTRON/clock
    SLICE_X36Y36         FDRE                                         r  PERCEPTRON/rowMux_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  PERCEPTRON/rowMux_reg[0]_replica_1/Q
                         net (fo=21, routed)          0.760     2.251    PERCEPTRON/rowMux_repN_1
    SLICE_X32Y38         LUT3 (Prop_lut3_I2_O)        0.124     2.375 r  PERCEPTRON/outputMAC0__2_i_3/O
                         net (fo=1, routed)           1.227     3.602    PERCEPTRON/B[15]
    DSP48_X1Y12          DSP48E1                                      r  PERCEPTRON/outputMAC0__2/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.320     6.320 r  
                                                      0.000     6.320 r  clock (IN)
                         net (fo=7640, unset)         0.924     7.244    PERCEPTRON/clock
    DSP48_X1Y12          DSP48E1                                      r  PERCEPTRON/outputMAC0__2/CLK
                         clock pessimism              0.000     7.244    
                         clock uncertainty           -0.035     7.209    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -3.536     3.673    PERCEPTRON/outputMAC0__2
  -------------------------------------------------------------------
                         required time                          3.673    
                         arrival time                          -3.602    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 LSTM_LAYER/GATE_O/DOTPROD_Y/rowMux_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Destination:            LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[211]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.320ns  (clock rise@6.320ns - clock rise@0.000ns)
  Data Path Delay:        6.192ns  (logic 2.659ns (42.941%)  route 3.533ns (57.059%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.244 - 6.320 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.973     0.973    LSTM_LAYER/GATE_O/DOTPROD_Y/clock
    SLICE_X99Y11         FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_Y/rowMux_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y11         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  LSTM_LAYER/GATE_O/DOTPROD_Y/rowMux_reg[0]_rep/Q
                         net (fo=110, routed)         1.146     2.538    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC1_0
    SLICE_X89Y18         LUT3 (Prop_lut3_I2_O)        0.296     2.834 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_30__6/O
                         net (fo=1, routed)           1.139     3.973    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_30__6_n_0
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_C[25]_P[26])
                                                      1.820     5.793 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2/P[26]
                         net (fo=2, routed)           1.248     7.041    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_n_79
    SLICE_X88Y18         LUT2 (Prop_lut2_I1_O)        0.124     7.165 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[211]_i_1__6/O
                         net (fo=1, routed)           0.000     7.165    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC010_out[211]
    SLICE_X88Y18         FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[211]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.320     6.320 r  
                                                      0.000     6.320 r  clock (IN)
                         net (fo=7640, unset)         0.924     7.244    LSTM_LAYER/GATE_O/DOTPROD_Y/clock
    SLICE_X88Y18         FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[211]/C
                         clock pessimism              0.000     7.244    
                         clock uncertainty           -0.035     7.209    
    SLICE_X88Y18         FDRE (Setup_fdre_C_D)        0.031     7.240    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[211]
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -7.165    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 LSTM_LAYER/elemWise_op1_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Destination:            LSTM_LAYER/genblk2[4].tanh_i/outputMAC_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.320ns  (clock rise@6.320ns - clock rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 2.169ns (39.262%)  route 3.355ns (60.738%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.244 - 6.320 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.973     0.973    LSTM_LAYER/clock
    SLICE_X47Y32         FDRE                                         r  LSTM_LAYER/elemWise_op1_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  LSTM_LAYER/elemWise_op1_reg[83]/Q
                         net (fo=8, routed)           0.837     2.266    LSTM_LAYER/genblk2[4].tanh_i/Q[1]
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.124     2.390 r  LSTM_LAYER/genblk2[4].tanh_i/adderMux[17]_i_21__3/O
                         net (fo=1, routed)           0.000     2.390    LSTM_LAYER/genblk2[4].tanh_i/adderMux[17]_i_21__3_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.903 f  LSTM_LAYER/genblk2[4].tanh_i/adderMux_reg[17]_i_4__3/CO[3]
                         net (fo=21, routed)          1.314     4.217    LSTM_LAYER/genblk2[4].tanh_i/p212_in
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     4.341 r  LSTM_LAYER/genblk2[4].tanh_i/outputMAC_reg_i_59__3/O
                         net (fo=10, routed)          0.510     4.851    LSTM_LAYER/genblk2[4].tanh_i/C[10]
    SLICE_X38Y32         LUT6 (Prop_lut6_I1_O)        0.124     4.975 r  LSTM_LAYER/genblk2[4].tanh_i/outputMAC_reg_i_42__11/O
                         net (fo=1, routed)           0.000     4.975    LSTM_LAYER/genblk2[4].tanh_i/outputMAC_reg_i_42__11_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.488 r  LSTM_LAYER/genblk2[4].tanh_i/outputMAC_reg_i_3__11/CO[3]
                         net (fo=1, routed)           0.000     5.488    LSTM_LAYER/genblk2[4].tanh_i/outputMAC_reg_i_3__11_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.803 r  LSTM_LAYER/genblk2[4].tanh_i/outputMAC_reg_i_2__11/O[3]
                         net (fo=1, routed)           0.694     6.497    LSTM_LAYER/genblk2[4].tanh_i/outputMAC_reg_i_2__11_n_4
    DSP48_X2Y12          DSP48E1                                      r  LSTM_LAYER/genblk2[4].tanh_i/outputMAC_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.320     6.320 r  
                                                      0.000     6.320 r  clock (IN)
                         net (fo=7640, unset)         0.924     7.244    LSTM_LAYER/genblk2[4].tanh_i/clock
    DSP48_X2Y12          DSP48E1                                      r  LSTM_LAYER/genblk2[4].tanh_i/outputMAC_reg/CLK
                         clock pessimism              0.000     7.244    
                         clock uncertainty           -0.035     7.209    
    DSP48_X2Y12          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.633     6.576    LSTM_LAYER/genblk2[4].tanh_i/outputMAC_reg
  -------------------------------------------------------------------
                         required time                          6.576    
                         arrival time                          -6.497    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 LSTM_LAYER/elemWise_op1_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Destination:            LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.320ns  (clock rise@6.320ns - clock rise@0.000ns)
  Data Path Delay:        5.513ns  (logic 2.460ns (44.625%)  route 3.053ns (55.375%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.244 - 6.320 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.973     0.973    LSTM_LAYER/clock
    SLICE_X41Y33         FDRE                                         r  LSTM_LAYER/elemWise_op1_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  LSTM_LAYER/elemWise_op1_reg[103]/Q
                         net (fo=7, routed)           0.667     2.096    LSTM_LAYER/genblk2[5].tanh_i/Q[3]
    SLICE_X41Y33         LUT2 (Prop_lut2_I0_O)        0.124     2.220 r  LSTM_LAYER/genblk2[5].tanh_i/adderMux[17]_i_12__4/O
                         net (fo=1, routed)           0.000     2.220    LSTM_LAYER/genblk2[5].tanh_i/adderMux[17]_i_12__4_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.770 f  LSTM_LAYER/genblk2[5].tanh_i/adderMux_reg[17]_i_2__4/CO[3]
                         net (fo=19, routed)          1.363     4.133    LSTM_LAYER/genblk2[5].tanh_i/p213_in
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.257 r  LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg_i_62__4/O
                         net (fo=3, routed)           0.334     4.590    LSTM_LAYER/genblk2[5].tanh_i/C[2]
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.124     4.714 r  LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg_i_57__5/O
                         net (fo=1, routed)           0.000     4.714    LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg_i_57__5_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.247 r  LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg_i_5__12/CO[3]
                         net (fo=1, routed)           0.000     5.247    LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg_i_5__12_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.364 r  LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg_i_4__12/CO[3]
                         net (fo=1, routed)           0.000     5.364    LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg_i_4__12_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.481 r  LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg_i_3__12/CO[3]
                         net (fo=1, routed)           0.000     5.481    LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg_i_3__12_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.796 r  LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg_i_2__12/O[3]
                         net (fo=1, routed)           0.689     6.486    LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg_i_2__12_n_4
    DSP48_X2Y13          DSP48E1                                      r  LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.320     6.320 r  
                                                      0.000     6.320 r  clock (IN)
                         net (fo=7640, unset)         0.924     7.244    LSTM_LAYER/genblk2[5].tanh_i/clock
    DSP48_X2Y13          DSP48E1                                      r  LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg/CLK
                         clock pessimism              0.000     7.244    
                         clock uncertainty           -0.035     7.209    
    DSP48_X2Y13          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.633     6.576    LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg
  -------------------------------------------------------------------
                         required time                          6.576    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 LSTM_LAYER/GATE_O/DOTPROD_Y/rowMux_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Destination:            LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[174]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.320ns  (clock rise@6.320ns - clock rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 2.659ns (43.057%)  route 3.517ns (56.943%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.244 - 6.320 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.973     0.973    LSTM_LAYER/GATE_O/DOTPROD_Y/clock
    SLICE_X99Y11         FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_Y/rowMux_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y11         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  LSTM_LAYER/GATE_O/DOTPROD_Y/rowMux_reg[0]_rep/Q
                         net (fo=110, routed)         1.146     2.538    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC1_0
    SLICE_X89Y18         LUT3 (Prop_lut3_I2_O)        0.296     2.834 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_30__6/O
                         net (fo=1, routed)           1.139     3.973    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_30__6_n_0
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_C[25]_P[26])
                                                      1.820     5.793 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2/P[26]
                         net (fo=2, routed)           1.232     7.025    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_n_79
    SLICE_X89Y18         LUT2 (Prop_lut2_I0_O)        0.124     7.149 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[174]_i_1__6/O
                         net (fo=1, routed)           0.000     7.149    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC010_out[174]
    SLICE_X89Y18         FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.320     6.320 r  
                                                      0.000     6.320 r  clock (IN)
                         net (fo=7640, unset)         0.924     7.244    LSTM_LAYER/GATE_O/DOTPROD_Y/clock
    SLICE_X89Y18         FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[174]/C
                         clock pessimism              0.000     7.244    
                         clock uncertainty           -0.035     7.209    
    SLICE_X89Y18         FDRE (Setup_fdre_C_D)        0.031     7.240    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[174]
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 LSTM_LAYER/GATE_O/DOTPROD_Y/rowMux_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Destination:            LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[170]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.320ns  (clock rise@6.320ns - clock rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 2.659ns (43.071%)  route 3.515ns (56.929%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.244 - 6.320 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.973     0.973    LSTM_LAYER/GATE_O/DOTPROD_Y/clock
    SLICE_X99Y11         FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_Y/rowMux_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y11         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  LSTM_LAYER/GATE_O/DOTPROD_Y/rowMux_reg[0]_rep/Q
                         net (fo=110, routed)         1.146     2.538    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC1_0
    SLICE_X89Y18         LUT3 (Prop_lut3_I2_O)        0.296     2.834 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_30__6/O
                         net (fo=1, routed)           1.139     3.973    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_i_30__6_n_0
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_C[25]_P[22])
                                                      1.820     5.793 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2/P[22]
                         net (fo=2, routed)           1.229     7.023    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC2_n_83
    SLICE_X89Y17         LUT2 (Prop_lut2_I0_O)        0.124     7.147 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[170]_i_1__6/O
                         net (fo=1, routed)           0.000     7.147    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC010_out[170]
    SLICE_X89Y17         FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[170]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.320     6.320 r  
                                                      0.000     6.320 r  clock (IN)
                         net (fo=7640, unset)         0.924     7.244    LSTM_LAYER/GATE_O/DOTPROD_Y/clock
    SLICE_X89Y17         FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[170]/C
                         clock pessimism              0.000     7.244    
                         clock uncertainty           -0.035     7.209    
    SLICE_X89Y17         FDRE (Setup_fdre_C_D)        0.029     7.238    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[170]
  -------------------------------------------------------------------
                         required time                          7.238    
                         arrival time                          -7.147    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 LSTM_LAYER/elemWise_op1_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Destination:            LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.320ns  (clock rise@6.320ns - clock rise@0.000ns)
  Data Path Delay:        5.510ns  (logic 2.585ns (46.918%)  route 2.925ns (53.082%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.244 - 6.320 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.973     0.973    LSTM_LAYER/clock
    SLICE_X41Y33         FDRE                                         r  LSTM_LAYER/elemWise_op1_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  LSTM_LAYER/elemWise_op1_reg[103]/Q
                         net (fo=7, routed)           0.667     2.096    LSTM_LAYER/genblk2[5].tanh_i/Q[3]
    SLICE_X41Y33         LUT2 (Prop_lut2_I0_O)        0.124     2.220 r  LSTM_LAYER/genblk2[5].tanh_i/adderMux[17]_i_12__4/O
                         net (fo=1, routed)           0.000     2.220    LSTM_LAYER/genblk2[5].tanh_i/adderMux[17]_i_12__4_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.770 f  LSTM_LAYER/genblk2[5].tanh_i/adderMux_reg[17]_i_2__4/CO[3]
                         net (fo=19, routed)          1.363     4.133    LSTM_LAYER/genblk2[5].tanh_i/p213_in
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.257 r  LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg_i_62__4/O
                         net (fo=3, routed)           0.334     4.590    LSTM_LAYER/genblk2[5].tanh_i/C[2]
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.124     4.714 r  LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg_i_57__5/O
                         net (fo=1, routed)           0.000     4.714    LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg_i_57__5_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.247 r  LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg_i_5__12/CO[3]
                         net (fo=1, routed)           0.000     5.247    LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg_i_5__12_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.364 r  LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg_i_4__12/CO[3]
                         net (fo=1, routed)           0.000     5.364    LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg_i_4__12_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.481 r  LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg_i_3__12/CO[3]
                         net (fo=1, routed)           0.000     5.481    LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg_i_3__12_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.598 r  LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg_i_2__12/CO[3]
                         net (fo=1, routed)           0.000     5.598    LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg_i_2__12_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.921 r  LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg_i_1__12/O[1]
                         net (fo=1, routed)           0.561     6.483    LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg_i_1__12_n_6
    DSP48_X2Y13          DSP48E1                                      r  LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.320     6.320 r  
                                                      0.000     6.320 r  clock (IN)
                         net (fo=7640, unset)         0.924     7.244    LSTM_LAYER/genblk2[5].tanh_i/clock
    DSP48_X2Y13          DSP48E1                                      r  LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg/CLK
                         clock pessimism              0.000     7.244    
                         clock uncertainty           -0.035     7.209    
    DSP48_X2Y13          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.632     6.577    LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg
  -------------------------------------------------------------------
                         required time                          6.577    
                         arrival time                          -6.483    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 LSTM_LAYER/prevLayerOut_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Destination:            PERCEPTRON/outputMAC0__1/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.320ns  (clock rise@6.320ns - clock rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.774ns (29.835%)  route 1.820ns (70.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.244 - 6.320 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.973     0.973    LSTM_LAYER/clock
    SLICE_X26Y37         FDRE                                         r  LSTM_LAYER/prevLayerOut_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  LSTM_LAYER/prevLayerOut_reg[97]/Q
                         net (fo=2, routed)           0.670     2.121    PERCEPTRON/Q[97]
    SLICE_X26Y37         LUT3 (Prop_lut3_I0_O)        0.296     2.417 r  PERCEPTRON/outputMAC0__1_i_11/O
                         net (fo=1, routed)           1.150     3.567    PERCEPTRON/outputMAC0__1_i_11_n_0
    DSP48_X2Y19          DSP48E1                                      r  PERCEPTRON/outputMAC0__1/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.320     6.320 r  
                                                      0.000     6.320 r  clock (IN)
                         net (fo=7640, unset)         0.924     7.244    PERCEPTRON/clock
    DSP48_X2Y19          DSP48E1                                      r  PERCEPTRON/outputMAC0__1/CLK
                         clock pessimism              0.000     7.244    
                         clock uncertainty           -0.035     7.209    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -3.536     3.673    PERCEPTRON/outputMAC0__1
  -------------------------------------------------------------------
                         required time                          3.673    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 LSTM_LAYER/elemWise_op1_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Destination:            LSTM_LAYER/genblk2[4].tanh_i/outputMAC_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.320ns  (clock rise@6.320ns - clock rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 2.294ns (41.751%)  route 3.201ns (58.249%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.244 - 6.320 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.973     0.973    LSTM_LAYER/clock
    SLICE_X47Y32         FDRE                                         r  LSTM_LAYER/elemWise_op1_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  LSTM_LAYER/elemWise_op1_reg[83]/Q
                         net (fo=8, routed)           0.837     2.266    LSTM_LAYER/genblk2[4].tanh_i/Q[1]
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.124     2.390 r  LSTM_LAYER/genblk2[4].tanh_i/adderMux[17]_i_21__3/O
                         net (fo=1, routed)           0.000     2.390    LSTM_LAYER/genblk2[4].tanh_i/adderMux[17]_i_21__3_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.903 f  LSTM_LAYER/genblk2[4].tanh_i/adderMux_reg[17]_i_4__3/CO[3]
                         net (fo=21, routed)          1.314     4.217    LSTM_LAYER/genblk2[4].tanh_i/p212_in
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     4.341 r  LSTM_LAYER/genblk2[4].tanh_i/outputMAC_reg_i_59__3/O
                         net (fo=10, routed)          0.510     4.851    LSTM_LAYER/genblk2[4].tanh_i/C[10]
    SLICE_X38Y32         LUT6 (Prop_lut6_I1_O)        0.124     4.975 r  LSTM_LAYER/genblk2[4].tanh_i/outputMAC_reg_i_42__11/O
                         net (fo=1, routed)           0.000     4.975    LSTM_LAYER/genblk2[4].tanh_i/outputMAC_reg_i_42__11_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.488 r  LSTM_LAYER/genblk2[4].tanh_i/outputMAC_reg_i_3__11/CO[3]
                         net (fo=1, routed)           0.000     5.488    LSTM_LAYER/genblk2[4].tanh_i/outputMAC_reg_i_3__11_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.605 r  LSTM_LAYER/genblk2[4].tanh_i/outputMAC_reg_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     5.605    LSTM_LAYER/genblk2[4].tanh_i/outputMAC_reg_i_2__11_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.928 r  LSTM_LAYER/genblk2[4].tanh_i/outputMAC_reg_i_1__11/O[1]
                         net (fo=1, routed)           0.539     6.468    LSTM_LAYER/genblk2[4].tanh_i/outputMAC_reg_i_1__11_n_6
    DSP48_X2Y12          DSP48E1                                      r  LSTM_LAYER/genblk2[4].tanh_i/outputMAC_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.320     6.320 r  
                                                      0.000     6.320 r  clock (IN)
                         net (fo=7640, unset)         0.924     7.244    LSTM_LAYER/genblk2[4].tanh_i/clock
    DSP48_X2Y12          DSP48E1                                      r  LSTM_LAYER/genblk2[4].tanh_i/outputMAC_reg/CLK
                         clock pessimism              0.000     7.244    
                         clock uncertainty           -0.035     7.209    
    DSP48_X2Y12          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.632     6.577    LSTM_LAYER/genblk2[4].tanh_i/outputMAC_reg
  -------------------------------------------------------------------
                         required time                          6.577    
                         arrival time                          -6.468    
  -------------------------------------------------------------------
                         slack                                  0.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 LSTM_LAYER/GATE_F/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Destination:            LSTM_LAYER/GATE_F/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.410     0.410    LSTM_LAYER/GATE_F/clock
    SLICE_X51Y22         FDRE                                         r  LSTM_LAYER/GATE_F/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  LSTM_LAYER/GATE_F/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.087     0.638    LSTM_LAYER/GATE_F/DOTPROD_Y/out[2]
    SLICE_X50Y22         LUT5 (Prop_lut5_I2_O)        0.045     0.683 r  LSTM_LAYER/GATE_F/DOTPROD_Y/FSM_onehot_state[3]_i_1__7/O
                         net (fo=1, routed)           0.000     0.683    LSTM_LAYER/GATE_F/DOTPROD_Y_n_4
    SLICE_X50Y22         FDRE                                         r  LSTM_LAYER/GATE_F/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.432     0.432    LSTM_LAYER/GATE_F/clock
    SLICE_X50Y22         FDRE                                         r  LSTM_LAYER/GATE_F/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y22         FDRE (Hold_fdre_C_D)         0.121     0.553    LSTM_LAYER/GATE_F/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 LSTM_LAYER/GATE_I/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Destination:            LSTM_LAYER/GATE_I/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.410     0.410    LSTM_LAYER/GATE_I/clock
    SLICE_X59Y6          FDRE                                         r  LSTM_LAYER/GATE_I/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.141     0.551 f  LSTM_LAYER/GATE_I/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.087     0.638    LSTM_LAYER/GATE_I/FSM_onehot_state_reg_n_0_[2]
    SLICE_X58Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.683 r  LSTM_LAYER/GATE_I/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.683    LSTM_LAYER/GATE_I/FSM_onehot_state[0]_i_1__0_n_0
    SLICE_X58Y6          FDSE                                         r  LSTM_LAYER/GATE_I/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.432     0.432    LSTM_LAYER/GATE_I/clock
    SLICE_X58Y6          FDSE                                         r  LSTM_LAYER/GATE_I/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X58Y6          FDSE (Hold_fdse_C_D)         0.121     0.553    LSTM_LAYER/GATE_I/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 LSTM_LAYER/GATE_F/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Destination:            LSTM_LAYER/GATE_F/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.410     0.410    LSTM_LAYER/GATE_F/clock
    SLICE_X51Y22         FDRE                                         r  LSTM_LAYER/GATE_F/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  LSTM_LAYER/GATE_F/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.089     0.640    LSTM_LAYER/GATE_F/DOTPROD_Y/out[2]
    SLICE_X50Y22         LUT5 (Prop_lut5_I3_O)        0.045     0.685 r  LSTM_LAYER/GATE_F/DOTPROD_Y/FSM_onehot_state[4]_i_1__7/O
                         net (fo=1, routed)           0.000     0.685    LSTM_LAYER/GATE_F/DOTPROD_Y_n_3
    SLICE_X50Y22         FDRE                                         r  LSTM_LAYER/GATE_F/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.432     0.432    LSTM_LAYER/GATE_F/clock
    SLICE_X50Y22         FDRE                                         r  LSTM_LAYER/GATE_F/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y22         FDRE (Hold_fdre_C_D)         0.120     0.552    LSTM_LAYER/GATE_F/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC_reg[244]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Destination:            LSTM_LAYER/GATE_I/DOTPROD_Y/outputVector_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.417%)  route 0.065ns (31.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.410     0.410    LSTM_LAYER/GATE_I/DOTPROD_Y/clock
    SLICE_X44Y9          FDRE                                         r  LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC_reg[244]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC_reg[244]/Q
                         net (fo=2, routed)           0.065     0.616    LSTM_LAYER/GATE_I/DOTPROD_Y/p_7_out[119]
    SLICE_X45Y9          FDRE                                         r  LSTM_LAYER/GATE_I/DOTPROD_Y/outputVector_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.432     0.432    LSTM_LAYER/GATE_I/DOTPROD_Y/clock
    SLICE_X45Y9          FDRE                                         r  LSTM_LAYER/GATE_I/DOTPROD_Y/outputVector_reg[119]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y9          FDRE (Hold_fdre_C_D)         0.047     0.479    LSTM_LAYER/GATE_I/DOTPROD_Y/outputVector_reg[119]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC_reg[282]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Destination:            LSTM_LAYER/GATE_Z/DOTPROD_X/outputVector_reg[138]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.974%)  route 0.111ns (44.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.410     0.410    LSTM_LAYER/GATE_Z/DOTPROD_X/clock
    SLICE_X75Y42         FDRE                                         r  LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC_reg[282]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC_reg[282]/Q
                         net (fo=2, routed)           0.111     0.662    LSTM_LAYER/GATE_Z/DOTPROD_X/p_7_out[138]
    SLICE_X73Y42         FDRE                                         r  LSTM_LAYER/GATE_Z/DOTPROD_X/outputVector_reg[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.432     0.432    LSTM_LAYER/GATE_Z/DOTPROD_X/clock
    SLICE_X73Y42         FDRE                                         r  LSTM_LAYER/GATE_Z/DOTPROD_X/outputVector_reg[138]/C
                         clock pessimism              0.000     0.432    
    SLICE_X73Y42         FDRE (Hold_fdre_C_D)         0.075     0.507    LSTM_LAYER/GATE_Z/DOTPROD_X/outputVector_reg[138]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[174]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Destination:            LSTM_LAYER/GATE_O/DOTPROD_Y/outputVector_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.753%)  route 0.112ns (44.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.410     0.410    LSTM_LAYER/GATE_O/DOTPROD_Y/clock
    SLICE_X89Y18         FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[174]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y18         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[174]/Q
                         net (fo=2, routed)           0.112     0.663    LSTM_LAYER/GATE_O/DOTPROD_Y/p_7_out[87]
    SLICE_X87Y18         FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputVector_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.432     0.432    LSTM_LAYER/GATE_O/DOTPROD_Y/clock
    SLICE_X87Y18         FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputVector_reg[87]/C
                         clock pessimism              0.000     0.432    
    SLICE_X87Y18         FDRE (Hold_fdre_C_D)         0.076     0.508    LSTM_LAYER/GATE_O/DOTPROD_Y/outputVector_reg[87]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Destination:            LSTM_LAYER/GATE_O/DOTPROD_X/outputVector_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.410     0.410    LSTM_LAYER/GATE_O/DOTPROD_X/clock
    SLICE_X79Y17         FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y17         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC_reg[102]/Q
                         net (fo=2, routed)           0.111     0.663    LSTM_LAYER/GATE_O/DOTPROD_X/p_7_out[53]
    SLICE_X77Y18         FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_X/outputVector_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.432     0.432    LSTM_LAYER/GATE_O/DOTPROD_X/clock
    SLICE_X77Y18         FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_X/outputVector_reg[53]/C
                         clock pessimism              0.000     0.432    
    SLICE_X77Y18         FDRE (Hold_fdre_C_D)         0.075     0.507    LSTM_LAYER/GATE_O/DOTPROD_X/outputVector_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC_reg[273]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Destination:            LSTM_LAYER/GATE_Z/DOTPROD_X/outputVector_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.061%)  route 0.115ns (44.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.410     0.410    LSTM_LAYER/GATE_Z/DOTPROD_X/clock
    SLICE_X75Y40         FDRE                                         r  LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC_reg[273]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y40         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC_reg[273]/Q
                         net (fo=2, routed)           0.115     0.666    LSTM_LAYER/GATE_Z/DOTPROD_X/p_7_out[129]
    SLICE_X72Y39         FDRE                                         r  LSTM_LAYER/GATE_Z/DOTPROD_X/outputVector_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.432     0.432    LSTM_LAYER/GATE_Z/DOTPROD_X/clock
    SLICE_X72Y39         FDRE                                         r  LSTM_LAYER/GATE_Z/DOTPROD_X/outputVector_reg[129]/C
                         clock pessimism              0.000     0.432    
    SLICE_X72Y39         FDRE (Hold_fdre_C_D)         0.078     0.510    LSTM_LAYER/GATE_Z/DOTPROD_X/outputVector_reg[129]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC_reg[175]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Destination:            LSTM_LAYER/GATE_I/DOTPROD_Y/outputVector_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.137%)  route 0.115ns (44.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.410     0.410    LSTM_LAYER/GATE_I/DOTPROD_Y/clock
    SLICE_X44Y2          FDRE                                         r  LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  LSTM_LAYER/GATE_I/DOTPROD_Y/outputMAC_reg[175]/Q
                         net (fo=2, routed)           0.115     0.666    LSTM_LAYER/GATE_I/DOTPROD_Y/p_7_out[88]
    SLICE_X47Y2          FDRE                                         r  LSTM_LAYER/GATE_I/DOTPROD_Y/outputVector_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.432     0.432    LSTM_LAYER/GATE_I/DOTPROD_Y/clock
    SLICE_X47Y2          FDRE                                         r  LSTM_LAYER/GATE_I/DOTPROD_Y/outputVector_reg[88]/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y2          FDRE (Hold_fdre_C_D)         0.076     0.508    LSTM_LAYER/GATE_I/DOTPROD_Y/outputVector_reg[88]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Destination:            LSTM_LAYER/GATE_O/DOTPROD_X/outputVector_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.160ns period=6.320ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.855%)  route 0.111ns (44.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.410     0.410    LSTM_LAYER/GATE_O/DOTPROD_X/clock
    SLICE_X79Y18         FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y18         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC_reg[101]/Q
                         net (fo=2, routed)           0.111     0.663    LSTM_LAYER/GATE_O/DOTPROD_X/p_7_out[52]
    SLICE_X77Y18         FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_X/outputVector_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=7640, unset)         0.432     0.432    LSTM_LAYER/GATE_O/DOTPROD_X/clock
    SLICE_X77Y18         FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_X/outputVector_reg[52]/C
                         clock pessimism              0.000     0.432    
    SLICE_X77Y18         FDRE (Hold_fdre_C_D)         0.072     0.504    LSTM_LAYER/GATE_O/DOTPROD_X/outputVector_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 3.160 }
Period(ns):         6.320
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.320       2.436      DSP48_X1Y13   LSTM_LAYER/elemWiseMult_out0__3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.320       2.436      DSP48_X1Y16   LSTM_LAYER/elemWiseMult_out0__4/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.320       2.436      DSP48_X1Y10   LSTM_LAYER/genblk1[4].sigmoid_i/outputMAC_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.320       2.436      DSP48_X2Y16   LSTM_LAYER/genblk2[0].tanh_i/outputMAC_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.320       2.436      DSP48_X2Y12   LSTM_LAYER/genblk2[4].tanh_i/outputMAC_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.320       2.436      DSP48_X1Y17   LSTM_LAYER/elemWiseMult_out0__5/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.320       2.436      DSP48_X2Y9    LSTM_LAYER/genblk1[0].sigmoid_i/outputMAC_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.320       2.436      DSP48_X0Y14   LSTM_LAYER/elemWiseMult_out0__6/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.320       2.436      DSP48_X2Y11   LSTM_LAYER/genblk1[5].sigmoid_i/outputMAC_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.320       2.436      DSP48_X3Y14   LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.160       1.910      SLICE_X46Y16  LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.160       1.910      SLICE_X46Y16  LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.160       1.910      SLICE_X46Y16  LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.160       1.910      SLICE_X46Y16  LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.160       1.910      SLICE_X46Y16  LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.160       1.910      SLICE_X46Y16  LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.160       1.910      SLICE_X46Y16  LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.160       1.910      SLICE_X46Y16  LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.160       1.910      SLICE_X38Y4   LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_102_107/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.160       1.910      SLICE_X38Y4   LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_102_107/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         3.160       1.910      SLICE_X46Y16  LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.160       1.910      SLICE_X46Y16  LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         3.160       1.910      SLICE_X46Y16  LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.160       1.910      SLICE_X46Y16  LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         3.160       1.910      SLICE_X46Y16  LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.160       1.910      SLICE_X46Y16  LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         3.160       1.910      SLICE_X46Y16  LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.160       1.910      SLICE_X46Y16  LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         3.160       1.910      SLICE_X46Y16  LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.160       1.910      SLICE_X46Y16  LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMC/CLK



