{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1640516674898 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1640516674898 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mediKitVerilog EPM1270T144C5 " "Selected device EPM1270T144C5 for design \"mediKitVerilog\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1640516674901 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640516674938 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640516674938 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1640516674982 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1640516674990 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Device EPM570T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640516675326 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640516675326 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Device EPM570T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640516675326 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Device EPM1270T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640516675326 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640516675326 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1640516675326 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "272 " "The Timing Analyzer is analyzing 272 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1640516675435 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mediKitVerilog.sdc " "Synopsys Design Constraints File file not found: 'mediKitVerilog.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1640516675436 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1640516675437 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b2\[0\]~0\|combout " "Node \"b2v_inst14\|cnt_b2\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516675445 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b2\[0\]~0\|datab " "Node \"b2v_inst14\|cnt_b2\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516675445 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640516675445 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b6\[0\]~0\|combout " "Node \"b2v_inst14\|cnt_b6\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516675445 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b6\[0\]~0\|datab " "Node \"b2v_inst14\|cnt_b6\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516675445 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 115 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640516675445 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b1\[0\]~0\|combout " "Node \"b2v_inst14\|cnt_b1\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516675445 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b1\[0\]~0\|datac " "Node \"b2v_inst14\|cnt_b1\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516675445 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640516675445 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b5\[0\]~0\|combout " "Node \"b2v_inst14\|cnt_b5\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516675445 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b5\[0\]~0\|datac " "Node \"b2v_inst14\|cnt_b5\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516675445 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640516675445 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b4\[0\]~0\|combout " "Node \"b2v_inst14\|cnt_b4\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516675445 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b4\[0\]~0\|datac " "Node \"b2v_inst14\|cnt_b4\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516675445 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 79 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640516675445 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "main:b2v_inst14\|cur_state.0000_2957 main:b2v_inst14\|cur_state.0000_2957 " "Clock target main:b2v_inst14\|cur_state.0000_2957 of clock main:b2v_inst14\|cur_state.0000_2957 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1640516675447 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1640516675456 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1640516675456 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640516675457 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640516675457 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        clock " "   1.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640516675457 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 freqDiv_20:b2v_inst4\|clktmp " "   1.000 freqDiv_20:b2v_inst4\|clktmp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640516675457 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 freqDiv_125:b2v_inst29\|clktmp " "   1.000 freqDiv_125:b2v_inst29\|clktmp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640516675457 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 freqDiv_250:b2v_inst28\|clktmp " "   1.000 freqDiv_250:b2v_inst28\|clktmp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640516675457 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 freqDiv_500:b2v_inst26\|clktmp " "   1.000 freqDiv_500:b2v_inst26\|clktmp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640516675457 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000   key_row\[0\] " "   1.000   key_row\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640516675457 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 main:b2v_inst14\|cnt_b0\[0\] " "   1.000 main:b2v_inst14\|cnt_b0\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640516675457 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 main:b2v_inst14\|cur_state.0000_2957 " "   1.000 main:b2v_inst14\|cur_state.0000_2957" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640516675457 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1640516675457 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640516675479 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640516675479 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1640516675493 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clock Global clock in PIN 18 " "Automatically promoted some destinations of signal \"clock\" to use Global clock in PIN 18" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LCD_EN " "Destination \"LCD_EN\" may be non-global or may not use global clock" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 40 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516675539 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "buzzerDriver:b2v_inst31\|buzz_out~0 " "Destination \"buzzerDriver:b2v_inst31\|buzz_out~0\" may be non-global or may not use global clock" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516675539 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "keyInput:b2v_inst\|bout4~0 " "Destination \"keyInput:b2v_inst\|bout4~0\" may be non-global or may not use global clock" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 16 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516675539 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "keyInput:b2v_inst\|bout5~0 " "Destination \"keyInput:b2v_inst\|bout5~0\" may be non-global or may not use global clock" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 17 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516675539 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "main:b2v_inst14\|cnt_b6\[0\]~0 " "Destination \"main:b2v_inst14\|cnt_b6\[0\]~0\" may be non-global or may not use global clock" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 115 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516675539 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "main:b2v_inst14\|cnt_b2\[0\]~0 " "Destination \"main:b2v_inst14\|cnt_b2\[0\]~0\" may be non-global or may not use global clock" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 103 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516675539 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "keyInput:b2v_inst\|bout1~0 " "Destination \"keyInput:b2v_inst\|bout1~0\" may be non-global or may not use global clock" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516675539 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|seg_temp14\[0\]~0 " "Destination \"numKeyAndSegDriver:b2v_inst34\|seg_temp14\[0\]~0\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516675539 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "keyInput:b2v_inst\|bout0 " "Destination \"keyInput:b2v_inst\|bout0\" may be non-global or may not use global clock" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 12 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516675539 ""}  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 28 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1640516675539 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "freqDiv_250:b2v_inst28\|clktmp Global clock " "Automatically promoted some destinations of signal \"freqDiv_250:b2v_inst28\|clktmp\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "freqDiv_250:b2v_inst28\|clktmp " "Destination \"freqDiv_250:b2v_inst28\|clktmp\" may be non-global or may not use global clock" {  } { { "freqdiv_250.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_250.v" 10 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516675539 ""}  } { { "freqdiv_250.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_250.v" 10 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1640516675539 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "numKeyAndSegDriver:b2v_inst34\|seg_temp14\[0\]~0 Global clock " "Automatically promoted some destinations of signal \"numKeyAndSegDriver:b2v_inst34\|seg_temp14\[0\]~0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|seg_temp5\[0\]~0 " "Destination \"numKeyAndSegDriver:b2v_inst34\|seg_temp5\[0\]~0\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516675540 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|seg_temp13\[0\]~0 " "Destination \"numKeyAndSegDriver:b2v_inst34\|seg_temp13\[0\]~0\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516675540 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|seg_temp9\[0\]~0 " "Destination \"numKeyAndSegDriver:b2v_inst34\|seg_temp9\[0\]~0\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516675540 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|seg_temp3\[0\]~0 " "Destination \"numKeyAndSegDriver:b2v_inst34\|seg_temp3\[0\]~0\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516675540 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|seg_temp1\[0\]~3 " "Destination \"numKeyAndSegDriver:b2v_inst34\|seg_temp1\[0\]~3\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516675540 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|seg_temp11\[0\]~0 " "Destination \"numKeyAndSegDriver:b2v_inst34\|seg_temp11\[0\]~0\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516675540 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|seg_temp6\[0\]~0 " "Destination \"numKeyAndSegDriver:b2v_inst34\|seg_temp6\[0\]~0\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516675540 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|seg_temp14\[0\]~1 " "Destination \"numKeyAndSegDriver:b2v_inst34\|seg_temp14\[0\]~1\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516675540 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|seg_temp10\[0\]~0 " "Destination \"numKeyAndSegDriver:b2v_inst34\|seg_temp10\[0\]~0\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516675540 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|seg_temp4\[0\]~0 " "Destination \"numKeyAndSegDriver:b2v_inst34\|seg_temp4\[0\]~0\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516675540 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Design Software" 0 -1 1640516675540 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1640516675540 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "numKeyAndSegDriver:b2v_inst34\|WideOr0~0 Global clock " "Automatically promoted some destinations of signal \"numKeyAndSegDriver:b2v_inst34\|WideOr0~0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|C.00000_5925 " "Destination \"numKeyAndSegDriver:b2v_inst34\|C.00000_5925\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516675540 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 84 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1640516675540 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1640516675540 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1640516675550 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1640516675650 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1640516675814 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1640516675816 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1640516675816 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1640516675816 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640516675864 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1640516675869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1640516676010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640516676795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1640516676802 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1640516680012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640516680012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1640516680126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "9e+02 ns 13.9% " "9e+02 ns of routing delay (approximately 13.9% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1640516681187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "51 " "Router estimated average interconnect usage is 51% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "56 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 56% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "D:/works/FPGA/mediKitVerilog/" { { 1 { 0 "Router estimated peak interconnect usage is 56% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 12 { 0 ""} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1640516681809 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1640516681809 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1640516685532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1640516687220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640516687221 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.17 " "Total time spent on timing analysis during the Fitter is 2.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1640516687250 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640516687259 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1640516687324 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/works/FPGA/mediKitVerilog/output_files/mediKitVerilog.fit.smsg " "Generated suppressed messages file D:/works/FPGA/mediKitVerilog/output_files/mediKitVerilog.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1640516687384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5777 " "Peak virtual memory: 5777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640516687434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 26 19:04:47 2021 " "Processing ended: Sun Dec 26 19:04:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640516687434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640516687434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640516687434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1640516687434 ""}
