
5. Printing statistics.

=== shift_register_group_18_32_18 ===

   Number of wires:                 67
   Number of wire bits:           1155
   Number of public wires:          67
   Number of public wire bits:    1155
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     shift_register_unit_18_18      32

=== shift_register_unit_18_18 ===

   Number of wires:                 23
   Number of wire bits:            363
   Number of public wires:          23
   Number of public wire bits:     363
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $sdffe_18                      18

=== design hierarchy ===

   shift_register_group_18_32_18      1
     shift_register_unit_18_18      32

   Number of wires:                803
   Number of wire bits:          12771
   Number of public wires:         803
   Number of public wire bits:   12771
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                576
     $sdffe_18                     576

