Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Apr 26 10:40:13 2018
| Host         : JFW1702-WS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 59 register/latch pins with no clock driven by root clock pin: GCLK (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: vga/counter_line_sig_reg[10]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: vga/counter_line_sig_reg[2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: vga/counter_line_sig_reg[3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: vga/counter_line_sig_reg[4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: vga/counter_line_sig_reg[5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: vga/counter_line_sig_reg[6]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: vga/counter_line_sig_reg[7]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: vga/counter_line_sig_reg[8]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: vga/counter_line_sig_reg[9]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[10]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[11]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[6]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[7]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[8]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: vga/counter_pixel_sig_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 143 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.009        0.000                      0                   69        0.160        0.000                      0                   69        2.898        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
vga/clk_wiz_0_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0          {0.000 3.398}        6.796           147.138         
  clkfbout_clk_wiz_0          {0.000 45.000}       90.000          11.111          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vga/clk_wiz_0_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                2.009        0.000                      0                   69        0.160        0.000                      0                   69        2.898        0.000                       0                    30  
  clkfbout_clk_wiz_0                                                                                                                                                           10.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vga/clk_wiz_0_0/inst/clk_in1
  To Clock:  vga/clk_wiz_0_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga/clk_wiz_0_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga/clk_wiz_0_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.898ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.009ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            disp/frPixAddress0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 0.854ns (22.091%)  route 3.012ns (77.909%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 8.498 - 6.796 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.786     1.786    vga/clk_out1
    SLICE_X91Y31         FDRE                                         r  vga/counter_pixel_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y31         FDRE (Prop_fdre_C_Q)         0.456     2.242 f  vga/counter_pixel_sig_reg[6]/Q
                         net (fo=9, routed)           1.056     3.298    vga/hcnt[6]
    SLICE_X89Y32         LUT6 (Prop_lut6_I1_O)        0.124     3.422 r  vga/frPixAddress0_i_14/O
                         net (fo=1, routed)           0.403     3.825    vga/frPixAddress0_i_14_n_0
    SLICE_X89Y32         LUT4 (Prop_lut4_I0_O)        0.124     3.949 r  vga/frPixAddress0_i_13/O
                         net (fo=13, routed)          0.958     4.907    vga/frPixAddress0_i_13_n_0
    SLICE_X92Y32         LUT2 (Prop_lut2_I0_O)        0.150     5.057 r  vga/frPixAddress0_i_5/O
                         net (fo=2, routed)           0.595     5.652    disp/D[7]
    DSP48_X3Y13          DSP48E1                                      r  disp/frPixAddress0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.702     8.498    disp/clk_out1
    DSP48_X3Y13          DSP48E1                                      r  disp/frPixAddress0/CLK
                         clock pessimism              0.115     8.613    
                         clock uncertainty           -0.271     8.341    
    DSP48_X3Y13          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.681     7.660    disp/frPixAddress0
  -------------------------------------------------------------------
                         required time                          7.660    
                         arrival time                          -5.652    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.157ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/video_active_outp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.440ns (32.367%)  route 3.009ns (67.633%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 8.406 - 6.796 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.786     1.786    vga/clk_out1
    SLICE_X92Y31         FDRE                                         r  vga/counter_pixel_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y31         FDRE (Prop_fdre_C_Q)         0.518     2.304 r  vga/counter_pixel_sig_reg[7]/Q
                         net (fo=13, routed)          1.462     3.766    vga/hcnt[7]
    SLICE_X89Y30         LUT2 (Prop_lut2_I0_O)        0.124     3.890 r  vga/video_active_outp1_carry_i_7/O
                         net (fo=1, routed)           0.000     3.890    vga/video_active_outp1_carry_i_7_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.440 r  vga/video_active_outp1_carry/CO[3]
                         net (fo=2, routed)           0.877     5.317    vga/video_active_outp1__3
    SLICE_X92Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.441 r  vga/video_active_outp_i_3/O
                         net (fo=1, routed)           0.670     6.111    vga/video_active_outp_i_3_n_0
    SLICE_X92Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.235 r  vga/video_active_outp_i_1/O
                         net (fo=1, routed)           0.000     6.235    vga/video_active_outp0
    SLICE_X92Y31         FDRE                                         r  vga/video_active_outp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.609     8.406    vga/clk_out1
    SLICE_X92Y31         FDRE                                         r  vga/video_active_outp_reg/C
                         clock pessimism              0.177     8.582    
                         clock uncertainty           -0.271     8.311    
    SLICE_X92Y31         FDRE (Setup_fdre_C_D)        0.081     8.392    vga/video_active_outp_reg
  -------------------------------------------------------------------
                         required time                          8.392    
                         arrival time                          -6.235    
  -------------------------------------------------------------------
                         slack                                  2.157    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            disp/frPixAddress0/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.828ns (21.843%)  route 2.963ns (78.157%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 8.498 - 6.796 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.786     1.786    vga/clk_out1
    SLICE_X91Y31         FDRE                                         r  vga/counter_pixel_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y31         FDRE (Prop_fdre_C_Q)         0.456     2.242 f  vga/counter_pixel_sig_reg[6]/Q
                         net (fo=9, routed)           1.056     3.298    vga/hcnt[6]
    SLICE_X89Y32         LUT6 (Prop_lut6_I1_O)        0.124     3.422 r  vga/frPixAddress0_i_14/O
                         net (fo=1, routed)           0.403     3.825    vga/frPixAddress0_i_14_n_0
    SLICE_X89Y32         LUT4 (Prop_lut4_I0_O)        0.124     3.949 r  vga/frPixAddress0_i_13/O
                         net (fo=13, routed)          0.958     4.907    vga/frPixAddress0_i_13_n_0
    SLICE_X92Y32         LUT2 (Prop_lut2_I0_O)        0.124     5.031 r  vga/frPixAddress0_i_4/O
                         net (fo=2, routed)           0.546     5.577    disp/D[8]
    DSP48_X3Y13          DSP48E1                                      r  disp/frPixAddress0/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.702     8.498    disp/clk_out1
    DSP48_X3Y13          DSP48E1                                      r  disp/frPixAddress0/CLK
                         clock pessimism              0.115     8.613    
                         clock uncertainty           -0.271     8.341    
    DSP48_X3Y13          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450     7.891    disp/frPixAddress0
  -------------------------------------------------------------------
                         required time                          7.891    
                         arrival time                          -5.577    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.320ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            disp/frPixAddress0/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.857ns (23.923%)  route 2.725ns (76.077%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 8.498 - 6.796 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.786     1.786    vga/clk_out1
    SLICE_X91Y31         FDRE                                         r  vga/counter_pixel_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y31         FDRE (Prop_fdre_C_Q)         0.456     2.242 f  vga/counter_pixel_sig_reg[6]/Q
                         net (fo=9, routed)           1.056     3.298    vga/hcnt[6]
    SLICE_X89Y32         LUT6 (Prop_lut6_I1_O)        0.124     3.422 r  vga/frPixAddress0_i_14/O
                         net (fo=1, routed)           0.403     3.825    vga/frPixAddress0_i_14_n_0
    SLICE_X89Y32         LUT4 (Prop_lut4_I0_O)        0.124     3.949 r  vga/frPixAddress0_i_13/O
                         net (fo=13, routed)          0.854     4.803    vga/frPixAddress0_i_13_n_0
    SLICE_X91Y30         LUT2 (Prop_lut2_I0_O)        0.153     4.956 r  vga/frPixAddress0_i_9/O
                         net (fo=2, routed)           0.412     5.368    disp/D[3]
    DSP48_X3Y13          DSP48E1                                      r  disp/frPixAddress0/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.702     8.498    disp/clk_out1
    DSP48_X3Y13          DSP48E1                                      r  disp/frPixAddress0/CLK
                         clock pessimism              0.115     8.613    
                         clock uncertainty           -0.271     8.341    
    DSP48_X3Y13          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.653     7.688    disp/frPixAddress0
  -------------------------------------------------------------------
                         required time                          7.688    
                         arrival time                          -5.368    
  -------------------------------------------------------------------
                         slack                                  2.320    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            disp/frPixAddress0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.853ns (23.875%)  route 2.720ns (76.125%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 8.498 - 6.796 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.786     1.786    vga/clk_out1
    SLICE_X91Y31         FDRE                                         r  vga/counter_pixel_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y31         FDRE (Prop_fdre_C_Q)         0.456     2.242 f  vga/counter_pixel_sig_reg[6]/Q
                         net (fo=9, routed)           1.056     3.298    vga/hcnt[6]
    SLICE_X89Y32         LUT6 (Prop_lut6_I1_O)        0.124     3.422 r  vga/frPixAddress0_i_14/O
                         net (fo=1, routed)           0.403     3.825    vga/frPixAddress0_i_14_n_0
    SLICE_X89Y32         LUT4 (Prop_lut4_I0_O)        0.124     3.949 r  vga/frPixAddress0_i_13/O
                         net (fo=13, routed)          0.708     4.657    vga/frPixAddress0_i_13_n_0
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.149     4.806 r  vga/frPixAddress0_i_7/O
                         net (fo=2, routed)           0.553     5.359    disp/D[5]
    DSP48_X3Y13          DSP48E1                                      r  disp/frPixAddress0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.702     8.498    disp/clk_out1
    DSP48_X3Y13          DSP48E1                                      r  disp/frPixAddress0/CLK
                         clock pessimism              0.115     8.613    
                         clock uncertainty           -0.271     8.341    
    DSP48_X3Y13          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.658     7.683    disp/frPixAddress0
  -------------------------------------------------------------------
                         required time                          7.683    
                         arrival time                          -5.359    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            disp/frPixAddress0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 0.857ns (24.063%)  route 2.704ns (75.937%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 8.498 - 6.796 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.786     1.786    vga/clk_out1
    SLICE_X91Y31         FDRE                                         r  vga/counter_pixel_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y31         FDRE (Prop_fdre_C_Q)         0.456     2.242 f  vga/counter_pixel_sig_reg[6]/Q
                         net (fo=9, routed)           1.056     3.298    vga/hcnt[6]
    SLICE_X89Y32         LUT6 (Prop_lut6_I1_O)        0.124     3.422 r  vga/frPixAddress0_i_14/O
                         net (fo=1, routed)           0.403     3.825    vga/frPixAddress0_i_14_n_0
    SLICE_X89Y32         LUT4 (Prop_lut4_I0_O)        0.124     3.949 r  vga/frPixAddress0_i_13/O
                         net (fo=13, routed)          0.705     4.654    vga/frPixAddress0_i_13_n_0
    SLICE_X91Y32         LUT2 (Prop_lut2_I0_O)        0.153     4.807 r  vga/frPixAddress0_i_6/O
                         net (fo=2, routed)           0.541     5.347    disp/D[6]
    DSP48_X3Y13          DSP48E1                                      r  disp/frPixAddress0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.702     8.498    disp/clk_out1
    DSP48_X3Y13          DSP48E1                                      r  disp/frPixAddress0/CLK
                         clock pessimism              0.115     8.613    
                         clock uncertainty           -0.271     8.341    
    DSP48_X3Y13          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.653     7.688    disp/frPixAddress0
  -------------------------------------------------------------------
                         required time                          7.688    
                         arrival time                          -5.347    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_pixel_sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.857ns (22.267%)  route 2.992ns (77.733%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 8.405 - 6.796 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.786     1.786    vga/clk_out1
    SLICE_X91Y31         FDRE                                         r  vga/counter_pixel_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y31         FDRE (Prop_fdre_C_Q)         0.456     2.242 f  vga/counter_pixel_sig_reg[6]/Q
                         net (fo=9, routed)           1.056     3.298    vga/hcnt[6]
    SLICE_X89Y32         LUT6 (Prop_lut6_I1_O)        0.124     3.422 r  vga/frPixAddress0_i_14/O
                         net (fo=1, routed)           0.403     3.825    vga/frPixAddress0_i_14_n_0
    SLICE_X89Y32         LUT4 (Prop_lut4_I0_O)        0.124     3.949 r  vga/frPixAddress0_i_13/O
                         net (fo=13, routed)          0.854     4.803    vga/frPixAddress0_i_13_n_0
    SLICE_X91Y30         LUT2 (Prop_lut2_I0_O)        0.153     4.956 r  vga/frPixAddress0_i_9/O
                         net (fo=2, routed)           0.678     5.635    vga/D[3]
    SLICE_X91Y30         FDRE                                         r  vga/counter_pixel_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.608     8.405    vga/clk_out1
    SLICE_X91Y30         FDRE                                         r  vga/counter_pixel_sig_reg[3]/C
                         clock pessimism              0.153     8.557    
                         clock uncertainty           -0.271     8.286    
    SLICE_X91Y30         FDRE (Setup_fdre_C_D)       -0.261     8.025    vga/counter_pixel_sig_reg[3]
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -5.635    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            disp/frPixAddress0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.828ns (22.508%)  route 2.851ns (77.492%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 8.498 - 6.796 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.786     1.786    vga/clk_out1
    SLICE_X91Y31         FDRE                                         r  vga/counter_pixel_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y31         FDRE (Prop_fdre_C_Q)         0.456     2.242 f  vga/counter_pixel_sig_reg[6]/Q
                         net (fo=9, routed)           1.056     3.298    vga/hcnt[6]
    SLICE_X89Y32         LUT6 (Prop_lut6_I1_O)        0.124     3.422 r  vga/frPixAddress0_i_14/O
                         net (fo=1, routed)           0.403     3.825    vga/frPixAddress0_i_14_n_0
    SLICE_X89Y32         LUT4 (Prop_lut4_I0_O)        0.124     3.949 r  vga/frPixAddress0_i_13/O
                         net (fo=13, routed)          0.857     4.806    vga/frPixAddress0_i_13_n_0
    SLICE_X91Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.930 r  vga/frPixAddress0_i_11/O
                         net (fo=2, routed)           0.534     5.465    disp/D[1]
    DSP48_X3Y13          DSP48E1                                      r  disp/frPixAddress0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.702     8.498    disp/clk_out1
    DSP48_X3Y13          DSP48E1                                      r  disp/frPixAddress0/CLK
                         clock pessimism              0.115     8.613    
                         clock uncertainty           -0.271     8.341    
    DSP48_X3Y13          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450     7.891    disp/frPixAddress0
  -------------------------------------------------------------------
                         required time                          7.891    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.446ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_pixel_sig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.854ns (22.745%)  route 2.901ns (77.255%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 8.406 - 6.796 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.786     1.786    vga/clk_out1
    SLICE_X91Y31         FDRE                                         r  vga/counter_pixel_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y31         FDRE (Prop_fdre_C_Q)         0.456     2.242 f  vga/counter_pixel_sig_reg[6]/Q
                         net (fo=9, routed)           1.056     3.298    vga/hcnt[6]
    SLICE_X89Y32         LUT6 (Prop_lut6_I1_O)        0.124     3.422 r  vga/frPixAddress0_i_14/O
                         net (fo=1, routed)           0.403     3.825    vga/frPixAddress0_i_14_n_0
    SLICE_X89Y32         LUT4 (Prop_lut4_I0_O)        0.124     3.949 r  vga/frPixAddress0_i_13/O
                         net (fo=13, routed)          0.958     4.907    vga/frPixAddress0_i_13_n_0
    SLICE_X92Y32         LUT2 (Prop_lut2_I0_O)        0.150     5.057 r  vga/frPixAddress0_i_5/O
                         net (fo=2, routed)           0.484     5.541    vga/D[7]
    SLICE_X92Y31         FDRE                                         r  vga/counter_pixel_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.609     8.406    vga/clk_out1
    SLICE_X92Y31         FDRE                                         r  vga/counter_pixel_sig_reg[7]/C
                         clock pessimism              0.115     8.520    
                         clock uncertainty           -0.271     8.249    
    SLICE_X92Y31         FDRE (Setup_fdre_C_D)       -0.262     7.987    vga/counter_pixel_sig_reg[7]
  -------------------------------------------------------------------
                         required time                          7.987    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.524ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            disp/frPixAddress0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 1.496ns (41.796%)  route 2.083ns (58.204%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 8.498 - 6.796 ) 
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.803     1.803    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.788     1.788    vga/clk_out1
    SLICE_X91Y32         FDRE                                         r  vga/counter_pixel_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y32         FDRE (Prop_fdre_C_Q)         0.456     2.244 r  vga/counter_pixel_sig_reg[8]/Q
                         net (fo=13, routed)          0.747     2.991    vga/hcnt[8]
    SLICE_X90Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     3.491 r  vga/counter_pixel_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.491    vga/counter_pixel_sig0_carry__0_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.730 r  vga/counter_pixel_sig0_carry__1/O[2]
                         net (fo=1, routed)           0.802     4.531    vga/data0[11]
    SLICE_X91Y32         LUT2 (Prop_lut2_I1_O)        0.301     4.832 r  vga/frPixAddress0_i_1/O
                         net (fo=2, routed)           0.535     5.367    disp/D[11]
    DSP48_X3Y13          DSP48E1                                      r  disp/frPixAddress0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.796 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.609     8.406    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.705    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.796 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.702     8.498    disp/clk_out1
    DSP48_X3Y13          DSP48E1                                      r  disp/frPixAddress0/CLK
                         clock pessimism              0.115     8.613    
                         clock uncertainty           -0.271     8.341    
    DSP48_X3Y13          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450     7.891    disp/frPixAddress0
  -------------------------------------------------------------------
                         required time                          7.891    
                         arrival time                          -5.367    
  -------------------------------------------------------------------
                         slack                                  2.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vga/reset_synchronizer_0/gen_syncstages_ff[0].syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/reset_synchronizer_0/gen_syncstages_ff[1].syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.605     0.605    vga/reset_synchronizer_0/dest_clk
    SLICE_X92Y33         FDRE                                         r  vga/reset_synchronizer_0/gen_syncstages_ff[0].syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y33         FDRE (Prop_fdre_C_Q)         0.164     0.769 r  vga/reset_synchronizer_0/gen_syncstages_ff[0].syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.824    vga/reset_synchronizer_0/syncstages_ff[0]
    SLICE_X92Y33         FDRE                                         r  vga/reset_synchronizer_0/gen_syncstages_ff[1].syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.873     0.873    vga/reset_synchronizer_0/dest_clk
    SLICE_X92Y33         FDRE                                         r  vga/reset_synchronizer_0/gen_syncstages_ff[1].syncstages_ff_reg[1]/C
                         clock pessimism             -0.268     0.605    
    SLICE_X92Y33         FDRE (Hold_fdre_C_D)         0.060     0.665    vga/reset_synchronizer_0/gen_syncstages_ff[1].syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.550%)  route 0.126ns (40.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.605     0.605    vga/clk_out1
    SLICE_X95Y32         FDRE                                         r  vga/counter_line_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  vga/counter_line_sig_reg[6]/Q
                         net (fo=17, routed)          0.126     0.872    vga/vcnt[6]
    SLICE_X95Y32         LUT6 (Prop_lut6_I5_O)        0.045     0.917 r  vga/counter_line_sig[6]_i_1/O
                         net (fo=1, routed)           0.000     0.917    vga/counter_line_sig[6]
    SLICE_X95Y32         FDRE                                         r  vga/counter_line_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.873     0.873    vga/clk_out1
    SLICE_X95Y32         FDRE                                         r  vga/counter_line_sig_reg[6]/C
                         clock pessimism             -0.268     0.605    
    SLICE_X95Y32         FDRE (Hold_fdre_C_D)         0.091     0.696    vga/counter_line_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.604     0.604    vga/clk_out1
    SLICE_X94Y31         FDRE                                         r  vga/counter_line_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y31         FDRE (Prop_fdre_C_Q)         0.164     0.768 r  vga/counter_line_sig_reg[1]/Q
                         net (fo=8, routed)           0.187     0.955    vga/vcnt[1]
    SLICE_X94Y31         LUT5 (Prop_lut5_I0_O)        0.043     0.998 r  vga/counter_line_sig[2]_i_1/O
                         net (fo=1, routed)           0.000     0.998    vga/counter_line_sig[2]
    SLICE_X94Y31         FDRE                                         r  vga/counter_line_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.872     0.872    vga/clk_out1
    SLICE_X94Y31         FDRE                                         r  vga/counter_line_sig_reg[2]/C
                         clock pessimism             -0.268     0.604    
    SLICE_X94Y31         FDRE (Hold_fdre_C_D)         0.131     0.735    vga/counter_line_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.604     0.604    vga/clk_out1
    SLICE_X94Y31         FDRE                                         r  vga/counter_line_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y31         FDRE (Prop_fdre_C_Q)         0.164     0.768 r  vga/counter_line_sig_reg[1]/Q
                         net (fo=8, routed)           0.187     0.955    vga/vcnt[1]
    SLICE_X94Y31         LUT5 (Prop_lut5_I3_O)        0.045     1.000 r  vga/counter_line_sig[1]_i_1/O
                         net (fo=1, routed)           0.000     1.000    vga/counter_line_sig[1]
    SLICE_X94Y31         FDRE                                         r  vga/counter_line_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.872     0.872    vga/clk_out1
    SLICE_X94Y31         FDRE                                         r  vga/counter_line_sig_reg[1]/C
                         clock pessimism             -0.268     0.604    
    SLICE_X94Y31         FDRE (Hold_fdre_C_D)         0.120     0.724    vga/counter_line_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.258%)  route 0.192ns (50.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.604     0.604    vga/clk_out1
    SLICE_X95Y31         FDRE                                         r  vga/counter_line_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y31         FDRE (Prop_fdre_C_Q)         0.141     0.745 r  vga/counter_line_sig_reg[3]/Q
                         net (fo=17, routed)          0.192     0.936    vga/vcnt[3]
    SLICE_X95Y31         LUT6 (Prop_lut6_I1_O)        0.045     0.981 r  vga/counter_line_sig[3]_i_1/O
                         net (fo=1, routed)           0.000     0.981    vga/counter_line_sig[3]
    SLICE_X95Y31         FDRE                                         r  vga/counter_line_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.872     0.872    vga/clk_out1
    SLICE_X95Y31         FDRE                                         r  vga/counter_line_sig_reg[3]/C
                         clock pessimism             -0.268     0.604    
    SLICE_X95Y31         FDRE (Hold_fdre_C_D)         0.091     0.695    vga/counter_line_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.998%)  route 0.194ns (51.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.604     0.604    vga/clk_out1
    SLICE_X95Y31         FDRE                                         r  vga/counter_line_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y31         FDRE (Prop_fdre_C_Q)         0.141     0.745 r  vga/counter_line_sig_reg[3]/Q
                         net (fo=17, routed)          0.194     0.938    vga/vcnt[3]
    SLICE_X95Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.983 r  vga/counter_line_sig[4]_i_1/O
                         net (fo=1, routed)           0.000     0.983    vga/counter_line_sig[4]
    SLICE_X95Y31         FDRE                                         r  vga/counter_line_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.872     0.872    vga/clk_out1
    SLICE_X95Y31         FDRE                                         r  vga/counter_line_sig_reg[4]/C
                         clock pessimism             -0.268     0.604    
    SLICE_X95Y31         FDRE (Hold_fdre_C_D)         0.092     0.696    vga/counter_line_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.054%)  route 0.209ns (49.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.605     0.605    vga/clk_out1
    SLICE_X94Y32         FDRE                                         r  vga/counter_line_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y32         FDRE (Prop_fdre_C_Q)         0.164     0.769 r  vga/counter_line_sig_reg[0]/Q
                         net (fo=13, routed)          0.209     0.977    vga/A[0]
    SLICE_X94Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.022 r  vga/counter_line_sig[10]_i_2/O
                         net (fo=1, routed)           0.000     1.022    vga/counter_line_sig[10]
    SLICE_X94Y32         FDRE                                         r  vga/counter_line_sig_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.873     0.873    vga/clk_out1
    SLICE_X94Y32         FDRE                                         r  vga/counter_line_sig_reg[10]/C
                         clock pessimism             -0.268     0.605    
    SLICE_X94Y32         FDRE (Hold_fdre_C_D)         0.121     0.726    vga/counter_line_sig_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.054%)  route 0.209ns (49.946%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.605     0.605    vga/clk_out1
    SLICE_X94Y32         FDRE                                         r  vga/counter_line_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y32         FDRE (Prop_fdre_C_Q)         0.164     0.769 f  vga/counter_line_sig_reg[0]/Q
                         net (fo=13, routed)          0.209     0.977    vga/A[0]
    SLICE_X94Y32         LUT5 (Prop_lut5_I3_O)        0.045     1.022 r  vga/counter_line_sig[0]_i_1/O
                         net (fo=1, routed)           0.000     1.022    vga/counter_line_sig[0]
    SLICE_X94Y32         FDRE                                         r  vga/counter_line_sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.873     0.873    vga/clk_out1
    SLICE_X94Y32         FDRE                                         r  vga/counter_line_sig_reg[0]/C
                         clock pessimism             -0.268     0.605    
    SLICE_X94Y32         FDRE (Hold_fdre_C_D)         0.120     0.725    vga/counter_line_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.184ns (41.853%)  route 0.256ns (58.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.605     0.605    vga/clk_out1
    SLICE_X95Y32         FDRE                                         r  vga/counter_line_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  vga/counter_line_sig_reg[8]/Q
                         net (fo=16, routed)          0.256     1.001    vga/vcnt[8]
    SLICE_X95Y32         LUT4 (Prop_lut4_I2_O)        0.043     1.044 r  vga/counter_line_sig[9]_i_1/O
                         net (fo=1, routed)           0.000     1.044    vga/counter_line_sig[9]
    SLICE_X95Y32         FDRE                                         r  vga/counter_line_sig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.873     0.873    vga/clk_out1
    SLICE_X95Y32         FDRE                                         r  vga/counter_line_sig_reg[9]/C
                         clock pessimism             -0.268     0.605    
    SLICE_X95Y32         FDRE (Hold_fdre_C_D)         0.107     0.712    vga/counter_line_sig_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.139%)  route 0.255ns (57.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     0.595    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.604     0.604    vga/clk_out1
    SLICE_X95Y31         FDRE                                         r  vga/counter_line_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y31         FDRE (Prop_fdre_C_Q)         0.141     0.745 r  vga/counter_line_sig_reg[5]/Q
                         net (fo=19, routed)          0.255     1.000    vga/vcnt[5]
    SLICE_X95Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.045 r  vga/counter_line_sig[5]_i_1/O
                         net (fo=1, routed)           0.000     1.045    vga/counter_line_sig[5]
    SLICE_X95Y31         FDRE                                         r  vga/counter_line_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.862     0.862    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.872     0.872    vga/clk_out1
    SLICE_X95Y31         FDRE                                         r  vga/counter_line_sig_reg[5]/C
                         clock pessimism             -0.268     0.604    
    SLICE_X95Y31         FDRE (Hold_fdre_C_D)         0.092     0.696    vga/counter_line_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.349    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.398 }
Period(ns):         6.796
Sources:            { vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.796       4.641      BUFGCTRL_X0Y1    vga/clk_wiz_0_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.796       5.547      MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X94Y32     vga/counter_line_sig_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X94Y32     vga/counter_line_sig_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X94Y31     vga/counter_line_sig_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X94Y31     vga/counter_line_sig_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X95Y31     vga/counter_line_sig_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X95Y31     vga/counter_line_sig_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X95Y31     vga/counter_line_sig_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X95Y32     vga/counter_line_sig_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.796       206.564    MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X91Y30     vga/counter_pixel_sig_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X91Y30     vga/counter_pixel_sig_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X91Y30     vga/counter_pixel_sig_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X91Y30     vga/counter_pixel_sig_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X94Y30     vga/vsync_outp_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X94Y32     vga/counter_line_sig_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X94Y32     vga/counter_line_sig_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X95Y32     vga/counter_line_sig_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X95Y32     vga/counter_line_sig_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X95Y32     vga/counter_line_sig_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X91Y30     vga/counter_pixel_sig_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X91Y30     vga/counter_pixel_sig_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X91Y30     vga/counter_pixel_sig_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X91Y30     vga/counter_pixel_sig_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X91Y31     vga/counter_pixel_sig_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X91Y31     vga/counter_pixel_sig_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X91Y31     vga/counter_pixel_sig_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X91Y32     vga/counter_pixel_sig_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X91Y32     vga/counter_pixel_sig_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X92Y31     vga/counter_pixel_sig_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 45.000 }
Period(ns):         90.000
Sources:            { vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         90.000      87.845     BUFGCTRL_X0Y2    vga/clk_wiz_0_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         90.000      88.751     MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         90.000      88.751     MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       90.000      10.000     MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       90.000      123.360    MMCME2_ADV_X1Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBOUT



