
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003583                       # Number of seconds simulated
sim_ticks                                  3582618387                       # Number of ticks simulated
final_tick                               533153962641                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  63358                       # Simulator instruction rate (inst/s)
host_op_rate                                    80314                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 112195                       # Simulator tick rate (ticks/s)
host_mem_usage                               16885988                       # Number of bytes of host memory used
host_seconds                                 31932.08                       # Real time elapsed on the host
sim_insts                                  2023156370                       # Number of instructions simulated
sim_ops                                    2564587537                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       357120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       190592                       # Number of bytes read from this memory
system.physmem.bytes_read::total               558336                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10624                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       148736                       # Number of bytes written to this memory
system.physmem.bytes_written::total            148736                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2790                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1489                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4362                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1162                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1162                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1500578                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     99681284                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1464850                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53199079                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               155845792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1500578                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1464850                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2965429                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41516004                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41516004                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41516004                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1500578                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     99681284                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1464850                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53199079                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              197361796                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8591412                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3082490                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2529115                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206423                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1267360                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1192899                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300292                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8805                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3318838                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16782671                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3082490                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493191                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3591805                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1036302                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        715550                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633543                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92388                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8452897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.435132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.321123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4861092     57.51%     57.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354893      4.20%     61.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          333127      3.94%     65.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316602      3.75%     69.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          258648      3.06%     72.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189020      2.24%     74.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135937      1.61%     76.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210974      2.50%     78.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1792604     21.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8452897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.358787                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.953424                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3475117                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       681713                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3432250                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        40968                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        822846                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       497059                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3874                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19940273                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10421                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        822846                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3657150                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         325469                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        75747                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3284401                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       287281                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19348436                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           44                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        153674                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82574                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26834819                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90134626                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90134626                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10039641                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3658                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1917                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           702525                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1893093                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1018682                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23532                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       413935                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18033468                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3530                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14613131                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23209                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5703885                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17388634                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          278                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8452897                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.728772                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842612                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2974247     35.19%     35.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711381     20.25%     55.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1351039     15.98%     71.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       818413      9.68%     81.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835617      9.89%     90.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       378990      4.48%     95.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       245437      2.90%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67791      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69982      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8452897                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64010     58.46%     58.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20813     19.01%     77.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24675     22.53%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12014715     82.22%     82.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200447      1.37%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1546502     10.58%     94.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       849873      5.82%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14613131                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.700900                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109498                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007493                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37811864                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23741111                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14238950                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14722629                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45560                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       660730                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          405                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          233                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       236713                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           75                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        822846                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         238600                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13885                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18036999                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        80073                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1893093                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1018682                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1909                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9522                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1439                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          233                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122605                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115761                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238366                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14369691                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1468313                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       243438                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2303914                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019223                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            835601                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.672565                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14249671                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14238950                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9201066                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24884908                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.657347                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369745                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5798640                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205580                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7630051                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.604077                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.116774                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3040235     39.85%     39.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048568     26.85%     66.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       851227     11.16%     77.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431445      5.65%     83.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       448872      5.88%     89.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226821      2.97%     92.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154853      2.03%     94.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89117      1.17%     95.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338913      4.44%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7630051                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009335                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338913                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25328813                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36899083                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4294                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 138515                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.859141                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.859141                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.163953                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.163953                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64959062                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19483989                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18722824                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3244                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8591412                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3226731                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2628695                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213912                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1339325                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1255957                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          345410                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9572                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3326602                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17633155                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3226731                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1601367                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3694682                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1151288                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        508119                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1633103                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        93058                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8463734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.580546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.371209                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4769052     56.35%     56.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          256641      3.03%     59.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          268772      3.18%     62.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          424501      5.02%     67.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          200919      2.37%     69.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          285339      3.37%     73.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          191872      2.27%     75.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          141336      1.67%     77.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1925302     22.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8463734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.375576                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.052416                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3503170                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       462527                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3535083                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        29629                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        933324                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       547406                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1004                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21064529                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3873                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        933324                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3679147                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         103783                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       130890                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3387031                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       229551                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20308578                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        133073                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        67385                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28428072                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94696768                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94696768                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17359951                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11068110                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3487                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1779                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           598111                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1890146                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       977496                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10546                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       415755                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19035711                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3504                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15119102                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26915                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6550156                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20241838                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8463734                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.786339                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.924476                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2927800     34.59%     34.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1813724     21.43%     56.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1241325     14.67%     70.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       812114      9.60%     80.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       724347      8.56%     88.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       414756      4.90%     93.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       370423      4.38%     98.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        81280      0.96%     99.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        77965      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8463734                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         114001     78.23%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16081     11.03%     89.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15649     10.74%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12623897     83.50%     83.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       201191      1.33%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1708      0.01%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1501803      9.93%     94.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       790503      5.23%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15119102                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.759792                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             145731                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009639                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38874584                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25589488                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14690698                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15264833                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        21301                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       753750                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          119                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       258044                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        933324                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          62666                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12841                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19039218                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        49130                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1890146                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       977496                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1770                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10462                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          119                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       128723                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120341                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249064                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14849033                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1400699                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       270069                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2166674                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2110331                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            765975                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.728358                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14701691                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14690698                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9644725                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27426621                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.709928                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351656                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10116624                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12456334                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6582913                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3481                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       215895                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7530410                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.654138                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.171207                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2882553     38.28%     38.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2129573     28.28%     66.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       845495     11.23%     77.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       425256      5.65%     83.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       395085      5.25%     88.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       182186      2.42%     91.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       196344      2.61%     93.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       100675      1.34%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       373243      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7530410                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10116624                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12456334                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1855848                       # Number of memory references committed
system.switch_cpus1.commit.loads              1136396                       # Number of loads committed
system.switch_cpus1.commit.membars               1734                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1798569                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11221435                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       256856                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       373243                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26196245                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39012840                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3922                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 127678                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10116624                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12456334                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10116624                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.849237                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.849237                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.177528                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.177528                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66676044                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20374147                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19391453                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3468                       # number of misc regfile writes
system.l2.replacements                           4364                       # number of replacements
system.l2.tagsinuse                       4093.442261                       # Cycle average of tags in use
system.l2.total_refs                           516867                       # Total number of references to valid blocks.
system.l2.sampled_refs                           8458                       # Sample count of references to valid blocks.
system.l2.avg_refs                          61.109837                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            26.298966                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     25.239826                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1191.505498                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     25.259900                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    639.736814                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1382.122986                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            803.278271                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006421                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.006162                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.290895                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.006167                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.156186                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.337432                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.196113                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999376                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         7542                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3009                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   10554                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2296                       # number of Writeback hits
system.l2.Writeback_hits::total                  2296                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   100                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         7590                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3061                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10654                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         7590                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3061                       # number of overall hits
system.l2.overall_hits::total                   10654                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2790                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1489                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4362                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2790                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1489                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4362                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2790                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1489                       # number of overall misses
system.l2.overall_misses::total                  4362                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1877821                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    135727131                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1899929                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     69203375                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       208708256                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1877821                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    135727131                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1899929                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     69203375                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        208708256                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1877821                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    135727131                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1899929                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     69203375                       # number of overall miss cycles
system.l2.overall_miss_latency::total       208708256                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10332                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4498                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               14916                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2296                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2296                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               100                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10380                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4550                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                15016                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10380                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4550                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               15016                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.270035                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.331036                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.292438                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.268786                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.327253                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.290490                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.268786                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.327253                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.290490                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44710.023810                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48647.717204                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46339.731707                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46476.410343                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47846.917928                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44710.023810                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48647.717204                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46339.731707                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46476.410343                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47846.917928                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44710.023810                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48647.717204                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46339.731707                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46476.410343                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47846.917928                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1162                       # number of writebacks
system.l2.writebacks::total                      1162                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2790                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1489                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4362                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2790                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1489                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4362                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2790                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1489                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4362                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1640678                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    119781014                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1666394                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     60583928                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    183672014                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1640678                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    119781014                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1666394                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     60583928                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    183672014                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1640678                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    119781014                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1666394                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     60583928                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    183672014                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.270035                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.331036                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.292438                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.268786                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.327253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.290490                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.268786                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.327253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.290490                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39063.761905                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42932.263082                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40643.756098                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40687.661518                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42107.293443                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39063.761905                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42932.263082                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40643.756098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40687.661518                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42107.293443                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39063.761905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42932.263082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40643.756098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40687.661518                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42107.293443                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               576.341826                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001642181                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1715140.720890                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.545525                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.796302                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061772                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861853                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.923625                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633487                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633487                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633487                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633487                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633487                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633487                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           56                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           56                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           56                       # number of overall misses
system.cpu0.icache.overall_misses::total           56                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2757909                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2757909                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2757909                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2757909                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2757909                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2757909                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633543                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633543                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633543                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633543                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633543                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633543                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 49248.375000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 49248.375000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 49248.375000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 49248.375000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 49248.375000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 49248.375000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2118172                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2118172                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2118172                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2118172                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2118172                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2118172                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49259.813953                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 49259.813953                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 49259.813953                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 49259.813953                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 49259.813953                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 49259.813953                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10380                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174377451                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10636                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16395.021719                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.130212                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.869788                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898946                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101054                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1132666                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1132666                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778491                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778491                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1766                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1766                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1622                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1622                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1911157                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1911157                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1911157                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1911157                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36468                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36468                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          154                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          154                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        36622                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         36622                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        36622                       # number of overall misses
system.cpu0.dcache.overall_misses::total        36622                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1167317293                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1167317293                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4388408                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4388408                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1171705701                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1171705701                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1171705701                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1171705701                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1169134                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1169134                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1947779                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1947779                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1947779                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1947779                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031192                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031192                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018802                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018802                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018802                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018802                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32009.358698                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32009.358698                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 28496.155844                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28496.155844                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31994.585249                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31994.585249                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31994.585249                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31994.585249                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1307                       # number of writebacks
system.cpu0.dcache.writebacks::total             1307                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26136                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26136                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26242                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26242                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26242                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26242                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10332                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10332                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10380                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10380                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10380                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10380                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    206547908                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    206547908                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       926859                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       926859                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    207474767                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    207474767                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    207474767                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    207474767                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008837                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008837                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005329                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005329                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005329                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005329                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19991.086721                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19991.086721                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19309.562500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19309.562500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19987.935164                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19987.935164                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19987.935164                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19987.935164                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               501.142062                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004681615                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1989468.544554                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.142062                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062728                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.803112                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1633052                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1633052                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1633052                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1633052                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1633052                       # number of overall hits
system.cpu1.icache.overall_hits::total        1633052                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2830614                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2830614                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2830614                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2830614                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2830614                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2830614                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1633103                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1633103                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1633103                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1633103                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1633103                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1633103                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 55502.235294                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55502.235294                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 55502.235294                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55502.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 55502.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55502.235294                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2262837                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2262837                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2262837                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2262837                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2262837                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2262837                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52624.116279                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52624.116279                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 52624.116279                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52624.116279                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 52624.116279                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52624.116279                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4550                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153822407                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4806                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              32006.326883                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.477950                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.522050                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.884679                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.115321                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1096742                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1096742                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       715802                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        715802                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1735                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1735                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1734                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1734                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1812544                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1812544                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1812544                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1812544                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11295                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11295                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          166                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11461                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11461                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11461                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11461                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    412330458                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    412330458                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5312425                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5312425                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    417642883                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    417642883                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    417642883                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    417642883                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1108037                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1108037                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       715968                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       715968                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1824005                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1824005                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1824005                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1824005                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010194                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010194                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000232                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000232                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006283                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006283                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006283                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006283                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36505.573971                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36505.573971                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32002.560241                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32002.560241                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36440.352762                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36440.352762                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36440.352762                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36440.352762                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          989                       # number of writebacks
system.cpu1.dcache.writebacks::total              989                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6797                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6797                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6911                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6911                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6911                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6911                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4498                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4498                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4550                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4550                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4550                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4550                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     98337896                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     98337896                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1149767                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1149767                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     99487663                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     99487663                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     99487663                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     99487663                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004059                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004059                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002495                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002495                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002495                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002495                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21862.582481                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21862.582481                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22110.903846                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22110.903846                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21865.420440                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21865.420440                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21865.420440                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21865.420440                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
