{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557193248132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557193248137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 21:40:47 2019 " "Processing started: Mon May 06 21:40:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557193248137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193248137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193248138 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1557193248906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-struct " "Found design unit 1: ALU-struct" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557193265606 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557193265606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265606 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557193265660 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[0\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[0\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265667 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[1\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[1\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265667 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[2\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[2\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265667 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[3\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[3\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265668 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[4\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[4\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265668 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[5\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[5\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265668 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[6\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[6\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265668 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[7\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[7\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265668 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[8\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[8\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265668 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[9\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[9\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265669 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[10\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[10\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265669 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[11\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[11\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265669 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[12\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[12\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265669 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[13\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[13\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265669 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[14\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[14\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265669 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[15\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[15\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265669 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[16\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[16\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265669 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[17\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[17\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265670 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[18\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[18\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265670 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[19\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[19\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265670 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[20\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[20\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265670 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[21\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[21\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265670 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[22\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[22\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265670 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[23\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[23\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265670 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[24\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[24\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265671 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[25\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[25\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265671 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[26\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[26\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265671 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[27\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[27\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265671 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[28\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[28\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265671 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[29\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[29\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265671 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[30\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[30\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265671 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[31\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[31\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193265671 "|ALU"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[0\] " "Latch w_ALUResult\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266560 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[1\] " "Latch w_ALUResult\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266560 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[2\] " "Latch w_ALUResult\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266560 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[3\] " "Latch w_ALUResult\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266560 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[4\] " "Latch w_ALUResult\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266561 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[5\] " "Latch w_ALUResult\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266561 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[6\] " "Latch w_ALUResult\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266561 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[7\] " "Latch w_ALUResult\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266561 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[8\] " "Latch w_ALUResult\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266561 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[9\] " "Latch w_ALUResult\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266561 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[10\] " "Latch w_ALUResult\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266561 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[11\] " "Latch w_ALUResult\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266562 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[12\] " "Latch w_ALUResult\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266562 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[13\] " "Latch w_ALUResult\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266562 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[14\] " "Latch w_ALUResult\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266562 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[15\] " "Latch w_ALUResult\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266562 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[16\] " "Latch w_ALUResult\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266562 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[17\] " "Latch w_ALUResult\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266562 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[18\] " "Latch w_ALUResult\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266562 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[19\] " "Latch w_ALUResult\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266563 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[20\] " "Latch w_ALUResult\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266563 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[21\] " "Latch w_ALUResult\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266563 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[22\] " "Latch w_ALUResult\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266563 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[23\] " "Latch w_ALUResult\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266563 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[24\] " "Latch w_ALUResult\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266563 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[25\] " "Latch w_ALUResult\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266563 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[26\] " "Latch w_ALUResult\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266563 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[27\] " "Latch w_ALUResult\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266563 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[28\] " "Latch w_ALUResult\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266564 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[29\] " "Latch w_ALUResult\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266564 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[30\] " "Latch w_ALUResult\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266564 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_ALUResult\[31\] " "Latch w_ALUResult\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Op_ADS " "Ports D and ENA on the latch are fed by the same signal i_Op_ADS" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557193266564 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557193266564 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[5\] GND " "Pin \"o_CondCodeBits\[5\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193266660 "|ALU|o_CondCodeBits[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[6\] GND " "Pin \"o_CondCodeBits\[6\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193266660 "|ALU|o_CondCodeBits[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[7\] GND " "Pin \"o_CondCodeBits\[7\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193266660 "|ALU|o_CondCodeBits[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[8\] GND " "Pin \"o_CondCodeBits\[8\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193266660 "|ALU|o_CondCodeBits[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[9\] GND " "Pin \"o_CondCodeBits\[9\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193266660 "|ALU|o_CondCodeBits[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[10\] GND " "Pin \"o_CondCodeBits\[10\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193266660 "|ALU|o_CondCodeBits[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[11\] GND " "Pin \"o_CondCodeBits\[11\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193266660 "|ALU|o_CondCodeBits[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[12\] GND " "Pin \"o_CondCodeBits\[12\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193266660 "|ALU|o_CondCodeBits[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[13\] GND " "Pin \"o_CondCodeBits\[13\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193266660 "|ALU|o_CondCodeBits[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[14\] GND " "Pin \"o_CondCodeBits\[14\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193266660 "|ALU|o_CondCodeBits[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[15\] GND " "Pin \"o_CondCodeBits\[15\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193266660 "|ALU|o_CondCodeBits[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[16\] GND " "Pin \"o_CondCodeBits\[16\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193266660 "|ALU|o_CondCodeBits[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[17\] GND " "Pin \"o_CondCodeBits\[17\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193266660 "|ALU|o_CondCodeBits[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[18\] GND " "Pin \"o_CondCodeBits\[18\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193266660 "|ALU|o_CondCodeBits[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[19\] GND " "Pin \"o_CondCodeBits\[19\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193266660 "|ALU|o_CondCodeBits[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[20\] GND " "Pin \"o_CondCodeBits\[20\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193266660 "|ALU|o_CondCodeBits[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[21\] GND " "Pin \"o_CondCodeBits\[21\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193266660 "|ALU|o_CondCodeBits[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[22\] GND " "Pin \"o_CondCodeBits\[22\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193266660 "|ALU|o_CondCodeBits[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[23\] GND " "Pin \"o_CondCodeBits\[23\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193266660 "|ALU|o_CondCodeBits[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[24\] GND " "Pin \"o_CondCodeBits\[24\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193266660 "|ALU|o_CondCodeBits[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[25\] GND " "Pin \"o_CondCodeBits\[25\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193266660 "|ALU|o_CondCodeBits[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[26\] GND " "Pin \"o_CondCodeBits\[26\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193266660 "|ALU|o_CondCodeBits[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[27\] GND " "Pin \"o_CondCodeBits\[27\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193266660 "|ALU|o_CondCodeBits[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[28\] GND " "Pin \"o_CondCodeBits\[28\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193266660 "|ALU|o_CondCodeBits[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[29\] GND " "Pin \"o_CondCodeBits\[29\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193266660 "|ALU|o_CondCodeBits[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[30\] GND " "Pin \"o_CondCodeBits\[30\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193266660 "|ALU|o_CondCodeBits[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_CondCodeBits\[31\] GND " "Pin \"o_CondCodeBits\[31\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557193266660 "|ALU|o_CondCodeBits[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557193266660 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557193266892 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557193269012 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557193269012 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Op_MUL " "No output dependent on input pin \"i_Op_MUL\"" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557193269076 "|ALU|i_Op_MUL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Op_CMP " "No output dependent on input pin \"i_Op_CMP\"" {  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557193269076 "|ALU|i_Op_CMP"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557193269076 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "418 " "Implemented 418 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "75 " "Implemented 75 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557193269076 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557193269076 ""} { "Info" "ICUT_CUT_TM_LCELLS" "279 " "Implemented 279 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557193269076 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557193269076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "650 " "Peak virtual memory: 650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557193269100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 21:41:09 2019 " "Processing ended: Mon May 06 21:41:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557193269100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557193269100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557193269100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557193269100 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1557193270765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557193270771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 21:41:10 2019 " "Processing started: Mon May 06 21:41:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557193270771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1557193270771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1557193270771 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1557193270965 ""}
{ "Info" "0" "" "Project  = ALU" {  } {  } 0 0 "Project  = ALU" 0 0 "Fitter" 0 0 1557193270966 ""}
{ "Info" "0" "" "Revision = ALU" {  } {  } 0 0 "Revision = ALU" 0 0 "Fitter" 0 0 1557193270966 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1557193271168 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU EP4CE115F29C8 " "Selected device EP4CE115F29C8 for design \"ALU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1557193271188 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557193271376 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557193271376 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1557193271933 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1557193271942 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8 " "Device EP4CE40F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557193272271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C8 " "Device EP4CE30F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557193272271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C8 " "Device EP4CE55F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557193272271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C8 " "Device EP4CE75F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557193272271 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1557193272271 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557193272274 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557193272274 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557193272274 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557193272274 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/" { { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557193272274 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1557193272274 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1557193272278 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "139 139 " "No exact pin location assignment(s) for 139 pins of 139 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1557193273694 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1557193274057 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1557193274057 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1557193274058 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1557193274062 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1557193274062 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1557193274063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "w_ALUResult\[31\]~21  " "Automatically promoted node w_ALUResult\[31\]~21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557193274091 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557193274091 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1557193274447 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557193274447 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557193274447 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557193274449 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557193274450 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1557193274451 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1557193274451 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1557193274451 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1557193274451 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1557193274452 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1557193274452 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "139 unused 2.5V 75 64 0 " "Number of I/O pins in group: 139 (unused VREF, 2.5V VCCIO, 75 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1557193274457 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1557193274457 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1557193274457 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557193274458 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557193274458 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557193274458 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557193274458 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557193274458 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557193274458 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557193274458 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557193274458 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1557193274458 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1557193274458 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557193274751 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1557193274756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1557193280241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557193280423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1557193280486 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1557193282628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557193282629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1557193283022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X23_Y61 X33_Y73 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X23_Y61 to location X33_Y73" {  } { { "loc" "" { Generic "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X23_Y61 to location X33_Y73"} { { 12 { 0 ""} 23 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1557193287929 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1557193287929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1557193288756 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1557193288756 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1557193288756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557193288758 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1557193288934 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557193288950 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557193289369 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557193289369 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557193289888 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557193290920 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/output_files/ALU.fit.smsg " "Generated suppressed messages file C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/output_files/ALU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1557193291826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1238 " "Peak virtual memory: 1238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557193292385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 21:41:32 2019 " "Processing ended: Mon May 06 21:41:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557193292385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557193292385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557193292385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557193292385 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1557193293779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557193293784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 21:41:33 2019 " "Processing started: Mon May 06 21:41:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557193293784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1557193293784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1557193293784 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1557193298426 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1557193298575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "544 " "Peak virtual memory: 544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557193298897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 21:41:38 2019 " "Processing ended: Mon May 06 21:41:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557193298897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557193298897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557193298897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1557193298897 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1557193299557 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1557193300672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557193300681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 21:41:40 2019 " "Processing started: Mon May 06 21:41:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557193300681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1557193300681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ALU -c ALU " "Command: quartus_sta ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1557193300681 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1557193300892 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1557193301344 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557193301493 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557193301493 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1557193302224 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1557193302245 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1557193302245 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_Op_ADS i_Op_ADS " "create_clock -period 1.000 -name i_Op_ADS i_Op_ADS" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557193302246 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557193302246 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1557193302249 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557193302249 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1557193302251 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1557193302269 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1557193302313 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1557193302313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.477 " "Worst-case setup slack is -2.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557193302320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557193302320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.477             -62.193 i_Op_ADS  " "   -2.477             -62.193 i_Op_ADS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557193302320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557193302320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.054 " "Worst-case hold slack is -0.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557193302324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557193302324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.054              -0.054 i_Op_ADS  " "   -0.054              -0.054 i_Op_ADS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557193302324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557193302324 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557193302330 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557193302334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557193302337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557193302337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 i_Op_ADS  " "   -3.000              -3.000 i_Op_ADS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557193302337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557193302337 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1557193302373 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1557193302411 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1557193302960 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557193303070 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1557193303095 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1557193303095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.763 " "Worst-case setup slack is -2.763" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557193303098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557193303098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.763             -70.914 i_Op_ADS  " "   -2.763             -70.914 i_Op_ADS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557193303098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557193303098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.057 " "Worst-case hold slack is -0.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557193303102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557193303102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.057              -0.057 i_Op_ADS  " "   -0.057              -0.057 i_Op_ADS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557193303102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557193303102 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557193303109 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557193303112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557193303115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557193303115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.335 i_Op_ADS  " "   -3.000              -3.335 i_Op_ADS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557193303115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557193303115 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1557193303149 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557193303315 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1557193303333 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1557193303333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.297 " "Worst-case setup slack is -0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557193303337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557193303337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.297              -2.425 i_Op_ADS  " "   -0.297              -2.425 i_Op_ADS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557193303337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557193303337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.253 " "Worst-case hold slack is -0.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557193303342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557193303342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.253              -2.636 i_Op_ADS  " "   -0.253              -2.636 i_Op_ADS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557193303342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557193303342 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557193303345 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557193303349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557193303352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557193303352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.952 i_Op_ADS  " "   -3.000              -5.952 i_Op_ADS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557193303352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557193303352 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1557193303967 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1557193303971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "682 " "Peak virtual memory: 682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557193304058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 21:41:44 2019 " "Processing ended: Mon May 06 21:41:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557193304058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557193304058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557193304058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1557193304058 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1557193305465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557193305470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 21:41:45 2019 " "Processing started: Mon May 06 21:41:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557193305470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1557193305470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1557193305470 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_8_1200mv_85c_slow.vho C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/simulation/modelsim/ simulation " "Generated file ALU_8_1200mv_85c_slow.vho in folder \"C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557193306706 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_8_1200mv_0c_slow.vho C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/simulation/modelsim/ simulation " "Generated file ALU_8_1200mv_0c_slow.vho in folder \"C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557193306830 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_min_1200mv_0c_fast.vho C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/simulation/modelsim/ simulation " "Generated file ALU_min_1200mv_0c_fast.vho in folder \"C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557193306929 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU.vho C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/simulation/modelsim/ simulation " "Generated file ALU.vho in folder \"C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557193307019 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_8_1200mv_85c_vhd_slow.sdo C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/simulation/modelsim/ simulation " "Generated file ALU_8_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557193307087 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_8_1200mv_0c_vhd_slow.sdo C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/simulation/modelsim/ simulation " "Generated file ALU_8_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557193307155 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_min_1200mv_0c_vhd_fast.sdo C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/simulation/modelsim/ simulation " "Generated file ALU_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557193307221 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_vhd.sdo C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/simulation/modelsim/ simulation " "Generated file ALU_vhd.sdo in folder \"C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557193307284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557193307341 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 21:41:47 2019 " "Processing ended: Mon May 06 21:41:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557193307341 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557193307341 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557193307341 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1557193307341 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 105 s " "Quartus Prime Full Compilation was successful. 0 errors, 105 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1557193308008 ""}
