// Seed: 1682947298
module module_0 (
    input supply1 id_0,
    output tri id_1,
    output supply0 id_2,
    input uwire id_3,
    output wand id_4,
    input tri0 id_5,
    input tri0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    output uwire id_9,
    input supply0 id_10,
    input wor id_11,
    input wand id_12,
    output supply1 id_13,
    output uwire id_14,
    input wor id_15,
    input wire id_16,
    output uwire id_17,
    input tri id_18,
    output wor id_19,
    output tri0 id_20,
    input tri id_21,
    output supply1 id_22,
    output tri0 id_23,
    input wor id_24,
    input tri1 id_25,
    output supply0 id_26,
    output tri0 id_27,
    output wand id_28,
    input wire id_29
);
endmodule
module module_1 (
    output wand id_0,
    output uwire id_1,
    output tri0 id_2,
    input tri id_3,
    output tri1 id_4,
    input wand id_5
    , id_25,
    input supply0 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input tri id_9,
    output wor id_10,
    output wor id_11,
    output supply0 id_12,
    input tri1 id_13,
    output supply1 id_14,
    output tri1 id_15,
    input wire id_16,
    output wor id_17,
    input wire id_18,
    input uwire id_19,
    output wand id_20,
    output wand id_21,
    input uwire id_22,
    input wand id_23
);
  assign {id_5, (1), 1} = 1'd0 - id_13;
  module_0 modCall_1 (
      id_19,
      id_1,
      id_12,
      id_19,
      id_10,
      id_18,
      id_8,
      id_22,
      id_16,
      id_21,
      id_3,
      id_5,
      id_16,
      id_4,
      id_21,
      id_19,
      id_8,
      id_4,
      id_19,
      id_11,
      id_10,
      id_5,
      id_14,
      id_15,
      id_9,
      id_23,
      id_21,
      id_2,
      id_10,
      id_9
  );
  assign modCall_1.type_0 = 0;
  wire id_26;
  if (id_18) begin : LABEL_0
    supply1 id_27 = id_16;
  end else wire id_28;
endmodule
