#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Fri May 22 11:10:04 2015
# Process ID: 1236
# Log file: C:/Users/faridasoliman.AUC/Downloads/DSP1/DSP/planAhead_run_1/planAhead.log
# Journal file: C:/Users/faridasoliman.AUC/Downloads/DSP1/DSP/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -202 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/faridasoliman.AUC/Downloads/DSP1/DSP/pa.fromNetlist.tcl
# create_project -name DSP -dir "C:/Users/faridasoliman.AUC/Downloads/DSP1/DSP/planAhead_run_1" -part xc6slx16csg324-3
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/faridasoliman.AUC/Downloads/DSP1/DSP/Test.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/faridasoliman.AUC/Downloads/DSP1/DSP} {ipcore_dir} }
# add_files [list {ipcore_dir/delay.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/maged.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "test_ucf.ucf" [current_fileset -constrset]
Adding file 'C:/Users/faridasoliman.AUC/Downloads/DSP1/DSP/test_ucf.ucf' to fileset 'constrs_1'
# add_files [list {test_ucf.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.2 - ngc2edif P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design Test.ngc ...
WARNING:NetListWriters:298 - No output is written to Test.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Test.edif ...
ngc2edif: Total memory usage is 82544 kilobytes

Parsing EDIF File [./planAhead_run_1/DSP.data/cache/Test_ngc_15ab88e1.edif]
Finished Parsing EDIF File [./planAhead_run_1/DSP.data/cache/Test_ngc_15ab88e1.edif]
Release 14.2 - ngc2edif P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design maged.ngc ...
WARNING:NetListWriters:298 - No output is written to maged.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block maged is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file maged.edif ...
ngc2edif: Total memory usage is 80496 kilobytes

Reading core file 'C:/Users/faridasoliman.AUC/Downloads/DSP1/DSP/ipcore_dir/maged.ngc' for (cell view 'maged', library 'Test_lib', file 'Test.ngc')
Parsing EDIF File [./planAhead_run_1/DSP.data/cache/maged_ngc_64a254a2.edif]
Finished Parsing EDIF File [./planAhead_run_1/DSP.data/cache/maged_ngc_64a254a2.edif]
WARNING: [Netlist 29-43] Netlist 'Test' is not ideal for floorplanning, since the cellview 'Test' defined in file 'Test.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/faridasoliman.AUC/Downloads/DSP1/DSP/ipcore_dir/maged.ncf]
Finished Parsing UCF File [C:/Users/faridasoliman.AUC/Downloads/DSP1/DSP/ipcore_dir/maged.ncf]
Parsing UCF File [C:/Users/faridasoliman.AUC/Downloads/DSP1/DSP/test_ucf.ucf]
Finished Parsing UCF File [C:/Users/faridasoliman.AUC/Downloads/DSP1/DSP/test_ucf.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: fec31583
link_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 587.578 ; gain = 147.680
exit
INFO: [Common 17-206] Exiting PlanAhead...
INFO: [Common 17-83] Releasing license: PlanAhead
