v++ -c -k  gqeJoin  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_join_v2.cpp -o gqeJoin.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/report/gqeJoin
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/log/gqeJoin
Running Dispatch Server on port:39681
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xo.compile_summary, at Sat Jan  7 01:37:11 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 01:37:11 2023
Running Rule Check Server on port:41639
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/report/gqeJoin/v++_compile_gqeJoin_guidance.html', at Sat Jan  7 01:37:14 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqeJoin'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqeJoin Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/gqeJoin/gqeJoin/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_89_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_89_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_149_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_149_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_166_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_166_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_191_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_191_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_195_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_195_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_256_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_256_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_260_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_260_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_233_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_233_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_238_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_238_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_242_13'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_242_13'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_357_1.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_357_1.1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_213_1'
INFO: [v++ 204-61] Pipelining loop 'L_VEC_SPLIT'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'L_VEC_SPLIT'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_268_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_268_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_410_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_436_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_436_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_458_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_458_5'
INFO: [v++ 204-61] Pipelining function 'var_const_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_const_cmp<32>'
INFO: [v++ 204-61] Pipelining function 'var_var_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_var_cmp<32>'
INFO: [v++ 204-61] Pipelining loop 'FILTER_MAIN_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_MAIN_LOOP'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_INIT32'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'TRUE_TABLE_INIT32'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_READ'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TRUE_TABLE_READ'
INFO: [v++ 204-61] Pipelining loop 'FILTER_PRED_PASS'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_PRED_PASS'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_83_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_83_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_114_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_114_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_137_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_137_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_336_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_336_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_81_2'
INFO: [v++ 204-61] Pipelining loop 'BUILD_HASH_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'BUILD_HASH_LOOP'
INFO: [v++ 204-61] Pipelining loop 'LOOP_DISPATCH'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_DISPATCH'
INFO: [v++ 204-61] Pipelining loop 'LOOP_MERGE1_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_MERGE1_1'
INFO: [v++ 204-61] Pipelining loop 'LOOP_MERGE1_1'.
INFO: [v++ 17-14] Message 'v++ 204-61' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_MERGE1_1'
INFO: [v++ 17-14] Message 'v++ 200-1470' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/report/gqeJoin/system_estimate_gqeJoin.xtxt
INFO: [v++ 60-586] Created gqeJoin.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 33m 29s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l gqeJoin.xo -o gqeJoin.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/logs/link
Running Dispatch Server on port:42463
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xclbin.link_summary, at Sat Jan  7 02:10:46 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 02:10:46 2023
Running Rule Check Server on port:42553
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/reports/link/v++_link_gqeJoin_guidance.html', at Sat Jan  7 02:10:49 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [02:10:57] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xo --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 02:11:01 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [02:11:03] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/iprepo/xilinx_com_hls_gqeJoin_1_0,gqeJoin -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [02:11:11] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1630.109 ; gain = 0.000 ; free physical = 71200 ; free virtual = 173046
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [02:11:11] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -sp gqeJoin_1.buf_A1:HP1 -sp gqeJoin_1.buf_A2:HP1 -sp gqeJoin_1.buf_A3:HP1 -sp gqeJoin_1.buf_A4:HP1 -sp gqeJoin_1.buf_A5:HP1 -sp gqeJoin_1.buf_A6:HP1 -sp gqeJoin_1.buf_A7:HP1 -sp gqeJoin_1.buf_A8:HP1 -sp gqeJoin_1.tin_meta:HP1 -sp gqeJoin_1.tout_meta:HP0 -sp gqeJoin_1.buf_C1:HP0 -sp gqeJoin_1.buf_C2:HP0 -sp gqeJoin_1.buf_C3:HP0 -sp gqeJoin_1.buf_C4:HP0 -sp gqeJoin_1.buf_C5:HP0 -sp gqeJoin_1.buf_C6:HP0 -sp gqeJoin_1.buf_C7:HP0 -sp gqeJoin_1.buf_C8:HP0 -sp gqeJoin_1.buf_D:HP1 -sp gqeJoin_1.htb_buf0:HP2 -sp gqeJoin_1.htb_buf1:HP2 -sp gqeJoin_1.htb_buf2:HP2 -sp gqeJoin_1.htb_buf3:HP2 -sp gqeJoin_1.htb_buf4:HP2 -sp gqeJoin_1.htb_buf5:HP2 -sp gqeJoin_1.htb_buf6:HP2 -sp gqeJoin_1.htb_buf7:HP2 -sp gqeJoin_1.stb_buf1:HP3 -sp gqeJoin_1.stb_buf2:HP3 -sp gqeJoin_1.stb_buf3:HP3 -sp gqeJoin_1.stb_buf4:HP3 -sp gqeJoin_1.stb_buf5:HP3 -sp gqeJoin_1.stb_buf6:HP3 -sp gqeJoin_1.stb_buf7:HP3 -sp gqeJoin_1.stb_buf0:HP3 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin, num: 1  {gqeJoin_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A1, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A2, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A3, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A4, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A5, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A6, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A7, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A8, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tin_meta, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tout_meta, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C1, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C2, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C3, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C4, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C5, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C6, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C7, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C8, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_D, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf0, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf1, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf2, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf3, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf4, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf5, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf6, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf7, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf1, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf2, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf3, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf4, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf5, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf6, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf7, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf0, sptag: HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A1 to HP1 for directive gqeJoin_1.buf_A1:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A2 to HP1 for directive gqeJoin_1.buf_A2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A3 to HP1 for directive gqeJoin_1.buf_A3:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A4 to HP1 for directive gqeJoin_1.buf_A4:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A5 to HP1 for directive gqeJoin_1.buf_A5:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A6 to HP1 for directive gqeJoin_1.buf_A6:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A7 to HP1 for directive gqeJoin_1.buf_A7:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A8 to HP1 for directive gqeJoin_1.buf_A8:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.tin_meta to HP1 for directive gqeJoin_1.tin_meta:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.tout_meta to HP0 for directive gqeJoin_1.tout_meta:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C1 to HP0 for directive gqeJoin_1.buf_C1:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C2 to HP0 for directive gqeJoin_1.buf_C2:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C3 to HP0 for directive gqeJoin_1.buf_C3:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C4 to HP0 for directive gqeJoin_1.buf_C4:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C5 to HP0 for directive gqeJoin_1.buf_C5:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C6 to HP0 for directive gqeJoin_1.buf_C6:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C7 to HP0 for directive gqeJoin_1.buf_C7:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C8 to HP0 for directive gqeJoin_1.buf_C8:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_D to HP1 for directive gqeJoin_1.buf_D:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf0 to HP2 for directive gqeJoin_1.htb_buf0:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf1 to HP2 for directive gqeJoin_1.htb_buf1:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf2 to HP2 for directive gqeJoin_1.htb_buf2:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf3 to HP2 for directive gqeJoin_1.htb_buf3:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf4 to HP2 for directive gqeJoin_1.htb_buf4:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf5 to HP2 for directive gqeJoin_1.htb_buf5:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf6 to HP2 for directive gqeJoin_1.htb_buf6:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf7 to HP2 for directive gqeJoin_1.htb_buf7:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf0 to HP3 for directive gqeJoin_1.stb_buf0:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf1 to HP3 for directive gqeJoin_1.stb_buf1:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf2 to HP3 for directive gqeJoin_1.stb_buf2:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf3 to HP3 for directive gqeJoin_1.stb_buf3:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf4 to HP3 for directive gqeJoin_1.stb_buf4:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf5 to HP3 for directive gqeJoin_1.stb_buf5:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf6 to HP3 for directive gqeJoin_1.stb_buf6:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf7 to HP3 for directive gqeJoin_1.stb_buf7:HP3
INFO: [SYSTEM_LINK 82-37] [02:11:21] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1630.109 ; gain = 0.000 ; free physical = 71226 ; free virtual = 173054
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [02:11:21] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [02:11:41] cf2bd finished successfully
Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1630.109 ; gain = 0.000 ; free physical = 70617 ; free virtual = 172743
INFO: [v++ 60-1441] [02:11:41] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 1580.059 ; gain = 0.000 ; free physical = 70691 ; free virtual = 172812
INFO: [v++ 60-1443] [02:11:41] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link
INFO: [v++ 60-1441] [02:11:47] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1580.059 ; gain = 0.000 ; free physical = 71321 ; free virtual = 173149
INFO: [v++ 60-1443] [02:11:47] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link
INFO: [v++ 60-1441] [02:11:51] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1580.059 ; gain = 0.000 ; free physical = 70835 ; free virtual = 172663
INFO: [v++ 60-1443] [02:11:51] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/xo/ip_repo/xilinx_com_hls_gqeJoin_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[02:12:25] Run vpl: Step create_project: Started
Creating Vivado project.
[02:12:40] Run vpl: Step create_project: Completed
[02:12:40] Run vpl: Step create_bd: Started
[02:13:17] Run vpl: Step create_bd: Completed
[02:13:17] Run vpl: Step update_bd: Started
[02:13:18] Run vpl: Step update_bd: Completed
[02:13:18] Run vpl: Step generate_target: Started
[02:14:34] Run vpl: Step generate_target: RUNNING...
[02:15:49] Run vpl: Step generate_target: RUNNING...
[02:16:31] Run vpl: Step generate_target: Completed
[02:16:31] Run vpl: Step config_hw_runs: Started
[02:16:46] Run vpl: Step config_hw_runs: Completed
[02:16:46] Run vpl: Step synth: Started
[02:17:18] Block-level synthesis in progress, 0 of 68 jobs complete, 2 jobs running.
[02:17:48] Block-level synthesis in progress, 0 of 68 jobs complete, 8 jobs running.
[02:18:19] Block-level synthesis in progress, 0 of 68 jobs complete, 8 jobs running.
[02:18:49] Block-level synthesis in progress, 0 of 68 jobs complete, 8 jobs running.
[02:19:19] Block-level synthesis in progress, 0 of 68 jobs complete, 8 jobs running.
[02:19:50] Block-level synthesis in progress, 1 of 68 jobs complete, 7 jobs running.
[02:20:20] Block-level synthesis in progress, 6 of 68 jobs complete, 4 jobs running.
[02:20:50] Block-level synthesis in progress, 6 of 68 jobs complete, 8 jobs running.
[02:21:20] Block-level synthesis in progress, 8 of 68 jobs complete, 6 jobs running.
[02:21:50] Block-level synthesis in progress, 10 of 68 jobs complete, 6 jobs running.
[02:22:20] Block-level synthesis in progress, 11 of 68 jobs complete, 8 jobs running.
[02:22:51] Block-level synthesis in progress, 14 of 68 jobs complete, 5 jobs running.
[02:23:21] Block-level synthesis in progress, 15 of 68 jobs complete, 7 jobs running.
[02:23:52] Block-level synthesis in progress, 17 of 68 jobs complete, 7 jobs running.
[02:24:22] Block-level synthesis in progress, 20 of 68 jobs complete, 6 jobs running.
[02:24:52] Block-level synthesis in progress, 21 of 68 jobs complete, 7 jobs running.
[02:25:22] Block-level synthesis in progress, 24 of 68 jobs complete, 6 jobs running.
[02:25:53] Block-level synthesis in progress, 28 of 68 jobs complete, 6 jobs running.
[02:26:23] Block-level synthesis in progress, 30 of 68 jobs complete, 7 jobs running.
[02:26:54] Block-level synthesis in progress, 33 of 68 jobs complete, 7 jobs running.
[02:27:24] Block-level synthesis in progress, 35 of 68 jobs complete, 6 jobs running.
[02:27:54] Block-level synthesis in progress, 38 of 68 jobs complete, 6 jobs running.
[02:28:25] Block-level synthesis in progress, 42 of 68 jobs complete, 5 jobs running.
[02:28:56] Block-level synthesis in progress, 44 of 68 jobs complete, 6 jobs running.
[02:29:26] Block-level synthesis in progress, 48 of 68 jobs complete, 5 jobs running.
[02:29:57] Block-level synthesis in progress, 53 of 68 jobs complete, 3 jobs running.
[02:30:27] Block-level synthesis in progress, 55 of 68 jobs complete, 7 jobs running.
[02:30:57] Block-level synthesis in progress, 56 of 68 jobs complete, 7 jobs running.
[02:31:28] Block-level synthesis in progress, 58 of 68 jobs complete, 6 jobs running.
[02:31:58] Block-level synthesis in progress, 58 of 68 jobs complete, 8 jobs running.
[02:32:28] Block-level synthesis in progress, 61 of 68 jobs complete, 7 jobs running.
[02:32:59] Block-level synthesis in progress, 63 of 68 jobs complete, 5 jobs running.
[02:33:29] Block-level synthesis in progress, 63 of 68 jobs complete, 5 jobs running.
[02:34:00] Block-level synthesis in progress, 63 of 68 jobs complete, 5 jobs running.
[02:34:30] Block-level synthesis in progress, 64 of 68 jobs complete, 4 jobs running.
[02:35:01] Block-level synthesis in progress, 66 of 68 jobs complete, 2 jobs running.
[02:35:31] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:36:02] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:36:32] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:37:03] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:37:33] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:38:03] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:38:34] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:39:04] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:39:35] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:40:05] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:40:36] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:41:06] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:41:37] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:42:07] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:42:38] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:43:09] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:43:39] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:44:09] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:44:39] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:45:09] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:45:39] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:46:10] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:46:40] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:47:10] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:47:40] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:48:10] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:48:41] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:49:11] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:49:41] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:50:11] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:50:41] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:51:11] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:51:42] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:52:12] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:52:42] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:53:12] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:53:42] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:54:12] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:54:43] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:55:14] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:55:44] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:56:15] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:56:45] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:57:16] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:57:46] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:58:17] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:58:47] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:59:18] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[02:59:49] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[03:00:19] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[03:00:50] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[03:01:20] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[03:01:51] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[03:02:21] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[03:02:51] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[03:03:22] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[03:03:52] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[03:04:23] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[03:04:53] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[03:05:24] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[03:05:54] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[03:06:25] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[03:06:55] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[03:07:25] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[03:07:56] Block-level synthesis in progress, 68 of 68 jobs complete, 0 jobs running.
[03:08:26] Top-level synthesis in progress.
[03:08:57] Top-level synthesis in progress.
[03:09:28] Top-level synthesis in progress.
[03:09:58] Top-level synthesis in progress.
[03:10:29] Top-level synthesis in progress.
[03:10:59] Top-level synthesis in progress.
[03:11:17] Run vpl: Step synth: Completed
[03:11:17] Run vpl: Step impl: Started
[03:19:26] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 07m 30s 

[03:19:26] Starting logic optimization..
[03:20:27] Phase 1 Retarget
[03:20:58] Phase 2 Constant propagation
[03:21:28] Phase 3 Sweep
[03:21:59] Phase 4 BUFG optimization
[03:22:30] Phase 5 Shift Register Optimization
[03:22:30] Phase 6 Post Processing Netlist
[03:27:05] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 07m 38s 

[03:27:05] Starting logic placement..
[03:27:35] Phase 1 Placer Initialization
[03:27:35] Phase 1.1 Placer Initialization Netlist Sorting
[03:27:35] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[03:28:06] Phase 1.3 Build Placer Netlist Model
[03:29:38] Phase 1.4 Constrain Clocks/Macros
[03:29:38] Phase 2 Global Placement
[03:30:08] Phase 2.1 Floorplanning
[03:30:39] Phase 2.1.1 Partition Driven Placement
[03:30:39] Phase 2.1.1.1 PBP: Partition Driven Placement
[03:34:44] Phase 2.1.1.2 PBP: Clock Region Placement
[03:35:15] Phase 2.1.1.3 PBP: Discrete Incremental
[03:35:15] Phase 2.1.1.4 PBP: Compute Congestion
[03:35:15] Phase 2.1.1.5 PBP: Macro Placement
[03:35:45] Phase 2.1.1.6 PBP: UpdateTiming
[03:35:45] Phase 2.1.1.7 PBP: Add part constraints
[03:35:45] Phase 2.2 Update Timing before SLR Path Opt
[03:35:45] Phase 2.3 Global Placement Core
[03:43:57] Phase 2.3.1 Physical Synthesis In Placer
[03:48:03] Phase 3 Detail Placement
[03:48:03] Phase 3.1 Commit Multi Column Macros
[03:48:03] Phase 3.2 Commit Most Macros & LUTRAMs
[03:51:07] Phase 3.3 Small Shape DP
[03:51:07] Phase 3.3.1 Small Shape Clustering
[03:51:38] Phase 3.3.2 Flow Legalize Slice Clusters
[03:52:09] Phase 3.3.3 Slice Area Swap
[03:54:10] Phase 3.4 Re-assign LUT pins
[03:54:40] Phase 3.5 Pipeline Register Optimization
[03:55:11] Phase 3.6 Fast Optimization
[03:56:13] Phase 4 Post Placement Optimization and Clean-Up
[03:56:13] Phase 4.1 Post Commit Optimization
[03:57:45] Phase 4.1.1 Post Placement Optimization
[03:57:45] Phase 4.1.1.1 BUFG Insertion
[03:57:45] Phase 1 Physical Synthesis Initialization
[04:00:49] Phase 4.2 Post Placement Cleanup
[04:00:49] Phase 4.3 Placer Reporting
[04:00:49] Phase 4.3.1 Print Estimated Congestion
[04:00:49] Phase 4.4 Final Placement Cleanup
[04:06:58] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 39m 52s 

[04:06:58] Starting logic routing..
[04:07:29] Phase 1 Build RT Design
[04:09:01] Phase 2 Router Initialization
[04:09:01] Phase 2.1 Fix Topology Constraints
[04:09:01] Phase 2.2 Pre Route Cleanup
[04:09:01] Phase 2.3 Global Clock Net Routing
[04:09:32] Phase 2.4 Update Timing
[04:13:06] Phase 3 Initial Routing
[04:13:06] Phase 3.1 Global Routing
[04:15:09] Phase 4 Rip-up And Reroute
[04:15:09] Phase 4.1 Global Iteration 0
[04:45:48] Phase 4.2 Global Iteration 1
[04:48:51] Phase 4.3 Global Iteration 2
[04:51:25] Phase 5 Delay and Skew Optimization
[04:51:25] Phase 5.1 Delay CleanUp
[04:51:25] Phase 5.1.1 Update Timing
[04:52:58] Phase 5.2 Clock Skew Optimization
[04:52:58] Phase 6 Post Hold Fix
[04:52:58] Phase 6.1 Hold Fix Iter
[04:52:58] Phase 6.1.1 Update Timing
[04:53:59] Phase 7 Route finalize
[04:53:59] Phase 8 Verifying routed nets
[04:53:59] Phase 9 Depositing Routes
[04:54:30] Phase 10 Post Router Timing
[04:55:01] Phase 11 Physical Synthesis in Router
[04:55:01] Phase 11.1 Physical Synthesis Initialization
[04:56:33] Phase 11.2 Critical Path Optimization
[04:57:35] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 50m 37s 

[04:57:35] Starting bitstream generation..
[05:06:59] Run vpl: Step impl: Failed
[05:07:01] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while  Compiling (bitstream) accelerator binary: gqeJoin Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log  :
ERROR: [VPL 101-2] design did not meet timing - Design failed to meet timing.
    Failed timing checks (paths):
	{zcu106_base_i/interconnect_axifull/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[0]/C --> zcu106_base_i/interconnect_axifull/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN}

    Please check the routed checkpoint (dr_routed_timing.dcp) and timing summary report (dr_timing_summary.rpt) for more information.
ERROR: [VPL 101-3] sourcing script /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/vivado/vpl/scripts/_full_write_bitstream_pre.tcl failed
ERROR: [VPL 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/vivado/vpl/runme.log', caught Tcl error:  problem implementing dynamic region, impl_1: write_bitstream ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
WARNING: [VPL 60-732] Link warning: No monitor points found for BD automation.
ERROR: [VPL 60-704] Integration error, problem implementing dynamic region, impl_1: write_bitstream ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [05:07:02] Run run_link: Step vpl: Failed
Time (s): cpu = 00:03:11 ; elapsed = 02:55:11 . Memory (MB): peak = 1580.059 ; gain = 0.000 ; free physical = 56240 ; free virtual = 161485
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.

v++ -c -k  gqeJoin  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_join_v2.cpp -o gqeJoin.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/report/gqeJoin
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/log/gqeJoin
Running Dispatch Server on port:34799
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xo.compile_summary, at Sat Jan  7 09:15:33 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 09:15:33 2023
Running Rule Check Server on port:45157
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/report/gqeJoin/v++_compile_gqeJoin_guidance.html', at Sat Jan  7 09:15:36 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqeJoin'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqeJoin Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/gqeJoin/gqeJoin/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_89_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_89_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_149_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_149_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_166_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_166_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_191_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_191_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_195_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_195_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_256_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_256_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_260_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_260_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_233_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_233_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_238_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_238_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_242_13'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_242_13'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_357_1.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_357_1.1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_213_1'
INFO: [v++ 204-61] Pipelining loop 'L_VEC_SPLIT'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'L_VEC_SPLIT'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_268_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_268_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_410_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_436_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_436_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_458_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_458_5'
INFO: [v++ 204-61] Pipelining function 'var_const_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_const_cmp<32>'
INFO: [v++ 204-61] Pipelining function 'var_var_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_var_cmp<32>'
INFO: [v++ 204-61] Pipelining loop 'FILTER_MAIN_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_MAIN_LOOP'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_INIT32'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'TRUE_TABLE_INIT32'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_READ'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TRUE_TABLE_READ'
INFO: [v++ 204-61] Pipelining loop 'FILTER_PRED_PASS'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_PRED_PASS'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_83_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_83_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_114_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_114_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_137_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_137_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_336_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_336_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_81_2'
INFO: [v++ 204-61] Pipelining loop 'BUILD_HASH_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'BUILD_HASH_LOOP'
INFO: [v++ 204-61] Pipelining loop 'LOOP_DISPATCH'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_DISPATCH'
INFO: [v++ 204-61] Pipelining loop 'LOOP_MERGE1_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_MERGE1_1'
INFO: [v++ 204-61] Pipelining loop 'PRE_BUILD_LOOP'.
INFO: [v++ 17-14] Message 'v++ 204-61' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 27, loop 'PRE_BUILD_LOOP'
INFO: [v++ 17-14] Message 'v++ 200-1470' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/report/gqeJoin/system_estimate_gqeJoin.xtxt
INFO: [v++ 60-586] Created gqeJoin.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 22m 35s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l gqeJoin.xo -o gqeJoin.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/logs/link
Running Dispatch Server on port:40357
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xclbin.link_summary, at Sat Jan  7 09:38:14 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 09:38:14 2023
Running Rule Check Server on port:37451
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/reports/link/v++_link_gqeJoin_guidance.html', at Sat Jan  7 09:38:16 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [09:38:22] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xo --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 09:38:26 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [09:38:27] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/iprepo/xilinx_com_hls_gqeJoin_1_0,gqeJoin -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [09:38:44] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1626.629 ; gain = 0.000 ; free physical = 122091 ; free virtual = 226661
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [09:38:44] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -sp gqeJoin_1.buf_A1:HP1 -sp gqeJoin_1.buf_A2:HP1 -sp gqeJoin_1.buf_A3:HP1 -sp gqeJoin_1.buf_A4:HP1 -sp gqeJoin_1.buf_A5:HP1 -sp gqeJoin_1.buf_A6:HP1 -sp gqeJoin_1.buf_A7:HP1 -sp gqeJoin_1.buf_A8:HP1 -sp gqeJoin_1.tin_meta:HP1 -sp gqeJoin_1.tout_meta:HP1 -sp gqeJoin_1.buf_C1:HP0 -sp gqeJoin_1.buf_C2:HP0 -sp gqeJoin_1.buf_C3:HP0 -sp gqeJoin_1.buf_C4:HP0 -sp gqeJoin_1.buf_C5:HP0 -sp gqeJoin_1.buf_C6:HP0 -sp gqeJoin_1.buf_C7:HP0 -sp gqeJoin_1.buf_C8:HP0 -sp gqeJoin_1.buf_D:HP0 -sp gqeJoin_1.htb_buf0:HP2 -sp gqeJoin_1.htb_buf1:HP2 -sp gqeJoin_1.htb_buf2:HP2 -sp gqeJoin_1.htb_buf3:HP2 -sp gqeJoin_1.htb_buf4:HP2 -sp gqeJoin_1.htb_buf5:HP2 -sp gqeJoin_1.htb_buf6:HP2 -sp gqeJoin_1.htb_buf7:HP2 -sp gqeJoin_1.stb_buf1:HP3 -sp gqeJoin_1.stb_buf2:HP3 -sp gqeJoin_1.stb_buf3:HP3 -sp gqeJoin_1.stb_buf4:HP3 -sp gqeJoin_1.stb_buf5:HP3 -sp gqeJoin_1.stb_buf6:HP3 -sp gqeJoin_1.stb_buf7:HP3 -sp gqeJoin_1.stb_buf0:HP3 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin, num: 1  {gqeJoin_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A1, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A2, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A3, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A4, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A5, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A6, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A7, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A8, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tin_meta, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tout_meta, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C1, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C2, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C3, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C4, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C5, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C6, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C7, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C8, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_D, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf0, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf1, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf2, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf3, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf4, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf5, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf6, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf7, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf1, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf2, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf3, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf4, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf5, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf6, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf7, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf0, sptag: HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A1 to HP1 for directive gqeJoin_1.buf_A1:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A2 to HP1 for directive gqeJoin_1.buf_A2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A3 to HP1 for directive gqeJoin_1.buf_A3:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A4 to HP1 for directive gqeJoin_1.buf_A4:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A5 to HP1 for directive gqeJoin_1.buf_A5:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A6 to HP1 for directive gqeJoin_1.buf_A6:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A7 to HP1 for directive gqeJoin_1.buf_A7:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A8 to HP1 for directive gqeJoin_1.buf_A8:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.tin_meta to HP1 for directive gqeJoin_1.tin_meta:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.tout_meta to HP1 for directive gqeJoin_1.tout_meta:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C1 to HP0 for directive gqeJoin_1.buf_C1:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C2 to HP0 for directive gqeJoin_1.buf_C2:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C3 to HP0 for directive gqeJoin_1.buf_C3:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C4 to HP0 for directive gqeJoin_1.buf_C4:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C5 to HP0 for directive gqeJoin_1.buf_C5:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C6 to HP0 for directive gqeJoin_1.buf_C6:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C7 to HP0 for directive gqeJoin_1.buf_C7:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C8 to HP0 for directive gqeJoin_1.buf_C8:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_D to HP0 for directive gqeJoin_1.buf_D:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf0 to HP2 for directive gqeJoin_1.htb_buf0:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf1 to HP2 for directive gqeJoin_1.htb_buf1:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf2 to HP2 for directive gqeJoin_1.htb_buf2:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf3 to HP2 for directive gqeJoin_1.htb_buf3:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf4 to HP2 for directive gqeJoin_1.htb_buf4:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf5 to HP2 for directive gqeJoin_1.htb_buf5:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf6 to HP2 for directive gqeJoin_1.htb_buf6:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf7 to HP2 for directive gqeJoin_1.htb_buf7:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf0 to HP3 for directive gqeJoin_1.stb_buf0:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf1 to HP3 for directive gqeJoin_1.stb_buf1:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf2 to HP3 for directive gqeJoin_1.stb_buf2:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf3 to HP3 for directive gqeJoin_1.stb_buf3:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf4 to HP3 for directive gqeJoin_1.stb_buf4:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf5 to HP3 for directive gqeJoin_1.stb_buf5:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf6 to HP3 for directive gqeJoin_1.stb_buf6:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf7 to HP3 for directive gqeJoin_1.stb_buf7:HP3
ERROR: [CFGEN 83-2229] Failed to find single interface to reach all segments in {HP1, HP0}
ERROR: [SYSTEM_LINK 82-36] [09:38:49] cfgen failed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1626.629 ; gain = 0.000 ; free physical = 121890 ; free virtual = 226602
ERROR: [SYSTEM_LINK 82-62] Error generating design file for /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml, command: /share/xilinx/Vitis/2020.2/bin/cfgen  -sp gqeJoin_1.buf_A1:HP1 -sp gqeJoin_1.buf_A2:HP1 -sp gqeJoin_1.buf_A3:HP1 -sp gqeJoin_1.buf_A4:HP1 -sp gqeJoin_1.buf_A5:HP1 -sp gqeJoin_1.buf_A6:HP1 -sp gqeJoin_1.buf_A7:HP1 -sp gqeJoin_1.buf_A8:HP1 -sp gqeJoin_1.tin_meta:HP1 -sp gqeJoin_1.tout_meta:HP1 -sp gqeJoin_1.buf_C1:HP0 -sp gqeJoin_1.buf_C2:HP0 -sp gqeJoin_1.buf_C3:HP0 -sp gqeJoin_1.buf_C4:HP0 -sp gqeJoin_1.buf_C5:HP0 -sp gqeJoin_1.buf_C6:HP0 -sp gqeJoin_1.buf_C7:HP0 -sp gqeJoin_1.buf_C8:HP0 -sp gqeJoin_1.buf_D:HP0 -sp gqeJoin_1.htb_buf0:HP2 -sp gqeJoin_1.htb_buf1:HP2 -sp gqeJoin_1.htb_buf2:HP2 -sp gqeJoin_1.htb_buf3:HP2 -sp gqeJoin_1.htb_buf4:HP2 -sp gqeJoin_1.htb_buf5:HP2 -sp gqeJoin_1.htb_buf6:HP2 -sp gqeJoin_1.htb_buf7:HP2 -sp gqeJoin_1.stb_buf1:HP3 -sp gqeJoin_1.stb_buf2:HP3 -sp gqeJoin_1.stb_buf3:HP3 -sp gqeJoin_1.stb_buf4:HP3 -sp gqeJoin_1.stb_buf5:HP3 -sp gqeJoin_1.stb_buf6:HP3 -sp gqeJoin_1.stb_buf7:HP3 -sp gqeJoin_1.stb_buf0:HP3 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
ERROR: [SYSTEM_LINK 82-96] Error applying explicit connections to the system connectivity graph
ERROR: [SYSTEM_LINK 82-79] Unable to create system connectivity graph
INFO: [v++ 60-1442] [09:38:49] Run run_link: Step system_link: Failed
Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1581.859 ; gain = 0.000 ; free physical = 121958 ; free virtual = 226668
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l gqeJoin.xo -o gqeJoin.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/logs/link
Running Dispatch Server on port:43149
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xclbin.link_summary, at Sat Jan  7 09:42:18 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 09:42:18 2023
Running Rule Check Server on port:34947
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/reports/link/v++_link_gqeJoin_guidance.html', at Sat Jan  7 09:42:21 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [09:42:26] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xo --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 09:42:30 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [09:42:32] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/iprepo/xilinx_com_hls_gqeJoin_1_0,gqeJoin -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [09:42:50] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1626.629 ; gain = 0.000 ; free physical = 121090 ; free virtual = 226086
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [09:42:50] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -sp gqeJoin_1.buf_A1:HP1 -sp gqeJoin_1.buf_A2:HP1 -sp gqeJoin_1.buf_A3:HP1 -sp gqeJoin_1.buf_A4:HP1 -sp gqeJoin_1.buf_A5:HP1 -sp gqeJoin_1.buf_A6:HP1 -sp gqeJoin_1.buf_A7:HP1 -sp gqeJoin_1.buf_A8:HP1 -sp gqeJoin_1.tin_meta:HP1 -sp gqeJoin_1.tout_meta:HP0 -sp gqeJoin_1.buf_C1:HP0 -sp gqeJoin_1.buf_C2:HP0 -sp gqeJoin_1.buf_C3:HP0 -sp gqeJoin_1.buf_C4:HP0 -sp gqeJoin_1.buf_C5:HP0 -sp gqeJoin_1.buf_C6:HP0 -sp gqeJoin_1.buf_C7:HP0 -sp gqeJoin_1.buf_C8:HP0 -sp gqeJoin_1.buf_D:HP1 -sp gqeJoin_1.htb_buf0:HP2 -sp gqeJoin_1.htb_buf1:HP2 -sp gqeJoin_1.htb_buf2:HP2 -sp gqeJoin_1.htb_buf3:HP2 -sp gqeJoin_1.htb_buf4:HP2 -sp gqeJoin_1.htb_buf5:HP2 -sp gqeJoin_1.htb_buf6:HP2 -sp gqeJoin_1.htb_buf7:HP2 -sp gqeJoin_1.stb_buf1:HP3 -sp gqeJoin_1.stb_buf2:HP3 -sp gqeJoin_1.stb_buf3:HP3 -sp gqeJoin_1.stb_buf4:HP3 -sp gqeJoin_1.stb_buf5:HP3 -sp gqeJoin_1.stb_buf6:HP3 -sp gqeJoin_1.stb_buf7:HP3 -sp gqeJoin_1.stb_buf0:HP3 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin, num: 1  {gqeJoin_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A1, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A2, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A3, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A4, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A5, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A6, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A7, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A8, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tin_meta, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tout_meta, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C1, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C2, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C3, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C4, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C5, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C6, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C7, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C8, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_D, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf0, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf1, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf2, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf3, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf4, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf5, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf6, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf7, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf1, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf2, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf3, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf4, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf5, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf6, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf7, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf0, sptag: HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A1 to HP1 for directive gqeJoin_1.buf_A1:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A2 to HP1 for directive gqeJoin_1.buf_A2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A3 to HP1 for directive gqeJoin_1.buf_A3:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A4 to HP1 for directive gqeJoin_1.buf_A4:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A5 to HP1 for directive gqeJoin_1.buf_A5:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A6 to HP1 for directive gqeJoin_1.buf_A6:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A7 to HP1 for directive gqeJoin_1.buf_A7:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A8 to HP1 for directive gqeJoin_1.buf_A8:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.tin_meta to HP1 for directive gqeJoin_1.tin_meta:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.tout_meta to HP0 for directive gqeJoin_1.tout_meta:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C1 to HP0 for directive gqeJoin_1.buf_C1:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C2 to HP0 for directive gqeJoin_1.buf_C2:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C3 to HP0 for directive gqeJoin_1.buf_C3:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C4 to HP0 for directive gqeJoin_1.buf_C4:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C5 to HP0 for directive gqeJoin_1.buf_C5:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C6 to HP0 for directive gqeJoin_1.buf_C6:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C7 to HP0 for directive gqeJoin_1.buf_C7:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C8 to HP0 for directive gqeJoin_1.buf_C8:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_D to HP1 for directive gqeJoin_1.buf_D:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf0 to HP2 for directive gqeJoin_1.htb_buf0:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf1 to HP2 for directive gqeJoin_1.htb_buf1:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf2 to HP2 for directive gqeJoin_1.htb_buf2:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf3 to HP2 for directive gqeJoin_1.htb_buf3:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf4 to HP2 for directive gqeJoin_1.htb_buf4:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf5 to HP2 for directive gqeJoin_1.htb_buf5:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf6 to HP2 for directive gqeJoin_1.htb_buf6:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf7 to HP2 for directive gqeJoin_1.htb_buf7:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf0 to HP3 for directive gqeJoin_1.stb_buf0:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf1 to HP3 for directive gqeJoin_1.stb_buf1:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf2 to HP3 for directive gqeJoin_1.stb_buf2:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf3 to HP3 for directive gqeJoin_1.stb_buf3:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf4 to HP3 for directive gqeJoin_1.stb_buf4:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf5 to HP3 for directive gqeJoin_1.stb_buf5:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf6 to HP3 for directive gqeJoin_1.stb_buf6:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf7 to HP3 for directive gqeJoin_1.stb_buf7:HP3
INFO: [SYSTEM_LINK 82-37] [09:43:00] cfgen finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1626.629 ; gain = 0.000 ; free physical = 120267 ; free virtual = 225268
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [09:43:00] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [09:43:18] cf2bd finished successfully
Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1626.629 ; gain = 0.000 ; free physical = 121487 ; free virtual = 226158
INFO: [v++ 60-1441] [09:43:18] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:55 ; elapsed = 00:00:52 . Memory (MB): peak = 1581.859 ; gain = 0.000 ; free physical = 121548 ; free virtual = 226214
INFO: [v++ 60-1443] [09:43:18] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link
INFO: [v++ 60-1441] [09:43:37] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1581.859 ; gain = 0.000 ; free physical = 121314 ; free virtual = 225995
INFO: [v++ 60-1443] [09:43:37] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link
INFO: [v++ 60-1441] [09:43:41] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1581.859 ; gain = 0.000 ; free physical = 120684 ; free virtual = 225365
INFO: [v++ 60-1443] [09:43:41] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/xo/ip_repo/xilinx_com_hls_gqeJoin_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[09:44:03] Run vpl: Step create_project: Started
Creating Vivado project.
[09:44:16] Run vpl: Step create_project: Completed
[09:44:16] Run vpl: Step create_bd: Started
[09:44:50] Run vpl: Step create_bd: Completed
[09:44:50] Run vpl: Step update_bd: Started
[09:44:51] Run vpl: Step update_bd: Completed
[09:44:51] Run vpl: Step generate_target: Started
[09:46:07] Run vpl: Step generate_target: RUNNING...
[09:47:22] Run vpl: Step generate_target: RUNNING...
[09:48:38] Run vpl: Step generate_target: RUNNING...
[09:49:30] Run vpl: Step generate_target: Completed
[09:49:30] Run vpl: Step config_hw_runs: Started
[09:49:32] Run vpl: Step config_hw_runs: Completed
[09:49:32] Run vpl: Step synth: Started
[09:50:04] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[09:50:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[09:51:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[09:51:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[09:52:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[09:52:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[09:53:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[09:53:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[09:54:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[09:54:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[09:55:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[09:55:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[09:56:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[09:56:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[09:57:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[09:57:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[09:58:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[09:58:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[09:59:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[09:59:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:00:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:00:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:01:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:01:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:02:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:02:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:03:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:03:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:04:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:04:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:05:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:05:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:06:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:06:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:07:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:07:41] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:08:11] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:08:41] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:09:11] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:09:41] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:10:12] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:10:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:11:12] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:11:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:12:12] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:12:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:13:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:13:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:14:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:14:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:15:14] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:15:44] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:16:14] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:16:44] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[10:17:15] Block-level synthesis in progress, 1 of 1 jobs complete, 0 jobs running.
[10:17:45] Top-level synthesis in progress.
[10:18:15] Top-level synthesis in progress.
[10:18:45] Top-level synthesis in progress.
[10:19:16] Top-level synthesis in progress.
[10:19:46] Top-level synthesis in progress.
[10:20:16] Top-level synthesis in progress.
[10:20:46] Top-level synthesis in progress.
[10:21:10] Run vpl: Step synth: Completed
[10:21:10] Run vpl: Step impl: Started
[10:27:45] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 43m 59s 

[10:27:45] Starting logic optimization..
[10:28:15] Phase 1 Retarget
[10:28:45] Phase 2 Constant propagation
[10:29:46] Phase 3 Sweep
[10:30:16] Phase 4 BUFG optimization
[10:30:47] Phase 5 Shift Register Optimization
[10:30:47] Phase 6 Post Processing Netlist
[10:34:49] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 07m 03s 

[10:34:49] Starting logic placement..
[10:35:19] Phase 1 Placer Initialization
[10:35:19] Phase 1.1 Placer Initialization Netlist Sorting
[10:35:19] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[10:35:19] Phase 1.3 Build Placer Netlist Model
[10:36:50] Phase 1.4 Constrain Clocks/Macros
[10:36:50] Phase 2 Global Placement
[10:36:50] Phase 2.1 Floorplanning
[10:37:20] Phase 2.1.1 Partition Driven Placement
[10:37:20] Phase 2.1.1.1 PBP: Partition Driven Placement
[10:41:22] Phase 2.1.1.2 PBP: Clock Region Placement
[10:41:52] Phase 2.1.1.3 PBP: Discrete Incremental
[10:41:52] Phase 2.1.1.4 PBP: Compute Congestion
[10:41:52] Phase 2.1.1.5 PBP: Macro Placement
[10:41:52] Phase 2.1.1.6 PBP: UpdateTiming
[10:42:22] Phase 2.1.1.7 PBP: Add part constraints
[10:42:22] Phase 2.2 Update Timing before SLR Path Opt
[10:42:22] Phase 2.3 Global Placement Core
[10:47:26] Phase 2.3.1 Physical Synthesis In Placer
[10:50:28] Phase 3 Detail Placement
[10:50:28] Phase 3.1 Commit Multi Column Macros
[10:50:28] Phase 3.2 Commit Most Macros & LUTRAMs
[10:51:59] Phase 3.3 Small Shape DP
[10:51:59] Phase 3.3.1 Small Shape Clustering
[10:52:59] Phase 3.3.2 Flow Legalize Slice Clusters
[10:52:59] Phase 3.3.3 Slice Area Swap
[10:55:01] Phase 3.4 Re-assign LUT pins
[10:55:31] Phase 3.5 Pipeline Register Optimization
[10:55:31] Phase 3.6 Fast Optimization
[10:56:32] Phase 4 Post Placement Optimization and Clean-Up
[10:56:32] Phase 4.1 Post Commit Optimization
[10:57:02] Phase 4.1.1 Post Placement Optimization
[10:57:02] Phase 4.1.1.1 BUFG Insertion
[10:57:02] Phase 1 Physical Synthesis Initialization
[10:59:04] Phase 4.2 Post Placement Cleanup
[10:59:04] Phase 4.3 Placer Reporting
[10:59:04] Phase 4.3.1 Print Estimated Congestion
[10:59:04] Phase 4.4 Final Placement Cleanup
[11:03:36] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 28m 47s 

[11:03:36] Starting logic routing..
[11:03:36] Phase 1 Build RT Design
[11:04:37] Phase 2 Router Initialization
[11:04:37] Phase 2.1 Fix Topology Constraints
[11:04:37] Phase 2.2 Pre Route Cleanup
[11:04:37] Phase 2.3 Global Clock Net Routing
[11:05:07] Phase 2.4 Update Timing
[11:07:09] Phase 3 Initial Routing
[11:07:09] Phase 3.1 Global Routing
[11:08:40] Phase 4 Rip-up And Reroute
[11:08:40] Phase 4.1 Global Iteration 0
[11:18:48] Phase 4.2 Global Iteration 1
[11:20:50] Phase 4.3 Global Iteration 2
[11:21:20] Phase 5 Delay and Skew Optimization
[11:21:20] Phase 5.1 Delay CleanUp
[11:21:20] Phase 5.1.1 Update Timing
[11:22:20] Phase 5.2 Clock Skew Optimization
[11:22:20] Phase 6 Post Hold Fix
[11:22:20] Phase 6.1 Hold Fix Iter
[11:22:20] Phase 6.1.1 Update Timing
[11:22:51] Phase 7 Route finalize
[11:22:51] Phase 8 Verifying routed nets
[11:22:51] Phase 9 Depositing Routes
[11:23:21] Phase 10 Post Router Timing
[11:23:21] Phase 11 Physical Synthesis in Router
[11:23:21] Phase 11.1 Physical Synthesis Initialization
[11:24:22] Phase 11.2 Critical Path Optimization
[11:24:53] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 21m 16s 

[11:24:53] Starting bitstream generation..
[11:32:25] Run vpl: Step impl: Failed
[11:32:25] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while  Compiling (bitstream) accelerator binary: gqeJoin Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log  :
ERROR: [VPL 101-2] design did not meet timing - Design failed to meet timing.
    Failed timing checks (paths):
	{zcu106_base_i/interconnect_axifull/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/C --> zcu106_base_i/interconnect_axifull/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN}

    Please check the routed checkpoint (dr_routed_timing.dcp) and timing summary report (dr_timing_summary.rpt) for more information.
ERROR: [VPL 101-3] sourcing script /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/vivado/vpl/scripts/_full_write_bitstream_pre.tcl failed
ERROR: [VPL 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/vivado/vpl/runme.log', caught Tcl error:  problem implementing dynamic region, impl_1: write_bitstream ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
WARNING: [VPL 60-732] Link warning: No monitor points found for BD automation.
ERROR: [VPL 60-704] Integration error, problem implementing dynamic region, impl_1: write_bitstream ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [11:32:26] Run run_link: Step vpl: Failed
Time (s): cpu = 00:01:10 ; elapsed = 01:48:45 . Memory (MB): peak = 1581.859 ; gain = 0.000 ; free physical = 109004 ; free virtual = 213848
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.

v++ -c -k  gqeJoin  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_join_v2.cpp -o gqeJoin.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/report/gqeJoin
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/log/gqeJoin
Running Dispatch Server on port:37405
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xo.compile_summary, at Sat Jan  7 11:50:06 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 11:50:06 2023
Running Rule Check Server on port:37177
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/report/gqeJoin/v++_compile_gqeJoin_guidance.html', at Sat Jan  7 11:50:09 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqeJoin'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqeJoin Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/gqeJoin/gqeJoin/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_89_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_89_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_149_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_149_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_166_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_166_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_191_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_191_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_195_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_195_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_256_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_256_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_260_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_260_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_233_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_233_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_238_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_238_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_242_13'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_242_13'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_357_1.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_357_1.1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_213_1'
INFO: [v++ 204-61] Pipelining loop 'L_VEC_SPLIT'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'L_VEC_SPLIT'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_268_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_268_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_410_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_436_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_436_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_458_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_458_5'
INFO: [v++ 204-61] Pipelining function 'var_const_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_const_cmp<32>'
INFO: [v++ 204-61] Pipelining function 'var_var_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_var_cmp<32>'
INFO: [v++ 204-61] Pipelining loop 'FILTER_MAIN_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_MAIN_LOOP'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_INIT32'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'TRUE_TABLE_INIT32'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_READ'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TRUE_TABLE_READ'
INFO: [v++ 204-61] Pipelining loop 'FILTER_PRED_PASS'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_PRED_PASS'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_83_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_83_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_114_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_114_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_137_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_137_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_336_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_336_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_81_2'
INFO: [v++ 204-61] Pipelining loop 'BUILD_HASH_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'BUILD_HASH_LOOP'
INFO: [v++ 204-61] Pipelining loop 'LOOP_DISPATCH'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_DISPATCH'
INFO: [v++ 204-61] Pipelining loop 'LOOP_MERGE1_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_MERGE1_1'
INFO: [v++ 204-61] Pipelining loop 'PRE_BUILD_LOOP'.
INFO: [v++ 17-14] Message 'v++ 204-61' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 27, loop 'PRE_BUILD_LOOP'
INFO: [v++ 17-14] Message 'v++ 200-1470' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/report/gqeJoin/system_estimate_gqeJoin.xtxt
INFO: [v++ 60-586] Created gqeJoin.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 26m 49s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l gqeJoin.xo -o gqeJoin.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/logs/link
Running Dispatch Server on port:41817
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xclbin.link_summary, at Sat Jan  7 12:16:58 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 12:16:58 2023
Running Rule Check Server on port:41255
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/reports/link/v++_link_gqeJoin_guidance.html', at Sat Jan  7 12:17:01 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [12:17:06] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xo --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 12:17:09 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [12:17:10] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/iprepo/xilinx_com_hls_gqeJoin_1_0,gqeJoin -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [12:17:30] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1626.629 ; gain = 0.000 ; free physical = 106109 ; free virtual = 210787
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [12:17:30] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -sp gqeJoin_1.buf_A1:HP1 -sp gqeJoin_1.buf_A2:HP1 -sp gqeJoin_1.buf_A3:HP1 -sp gqeJoin_1.buf_A4:HP1 -sp gqeJoin_1.buf_A5:HP1 -sp gqeJoin_1.buf_A6:HP1 -sp gqeJoin_1.buf_A7:HP1 -sp gqeJoin_1.buf_A8:HP1 -sp gqeJoin_1.tin_meta:HP1 -sp gqeJoin_1.tout_meta:HP0 -sp gqeJoin_1.buf_C1:HP0 -sp gqeJoin_1.buf_C2:HP0 -sp gqeJoin_1.buf_C3:HP0 -sp gqeJoin_1.buf_C4:HP0 -sp gqeJoin_1.buf_C5:HP0 -sp gqeJoin_1.buf_C6:HP0 -sp gqeJoin_1.buf_C7:HP0 -sp gqeJoin_1.buf_C8:HP0 -sp gqeJoin_1.buf_D:HP1 -sp gqeJoin_1.htb_buf0:HP2 -sp gqeJoin_1.htb_buf1:HP2 -sp gqeJoin_1.htb_buf2:HP2 -sp gqeJoin_1.htb_buf3:HP2 -sp gqeJoin_1.htb_buf4:HP2 -sp gqeJoin_1.htb_buf5:HP2 -sp gqeJoin_1.htb_buf6:HP2 -sp gqeJoin_1.htb_buf7:HP2 -sp gqeJoin_1.stb_buf1:HP3 -sp gqeJoin_1.stb_buf2:HP3 -sp gqeJoin_1.stb_buf3:HP3 -sp gqeJoin_1.stb_buf4:HP3 -sp gqeJoin_1.stb_buf5:HP3 -sp gqeJoin_1.stb_buf6:HP3 -sp gqeJoin_1.stb_buf7:HP3 -sp gqeJoin_1.stb_buf0:HP3 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin, num: 1  {gqeJoin_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A1, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A2, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A3, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A4, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A5, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A6, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A7, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A8, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tin_meta, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tout_meta, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C1, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C2, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C3, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C4, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C5, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C6, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C7, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C8, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_D, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf0, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf1, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf2, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf3, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf4, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf5, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf6, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf7, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf1, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf2, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf3, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf4, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf5, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf6, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf7, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf0, sptag: HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A1 to HP1 for directive gqeJoin_1.buf_A1:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A2 to HP1 for directive gqeJoin_1.buf_A2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A3 to HP1 for directive gqeJoin_1.buf_A3:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A4 to HP1 for directive gqeJoin_1.buf_A4:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A5 to HP1 for directive gqeJoin_1.buf_A5:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A6 to HP1 for directive gqeJoin_1.buf_A6:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A7 to HP1 for directive gqeJoin_1.buf_A7:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A8 to HP1 for directive gqeJoin_1.buf_A8:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.tin_meta to HP1 for directive gqeJoin_1.tin_meta:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.tout_meta to HP0 for directive gqeJoin_1.tout_meta:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C1 to HP0 for directive gqeJoin_1.buf_C1:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C2 to HP0 for directive gqeJoin_1.buf_C2:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C3 to HP0 for directive gqeJoin_1.buf_C3:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C4 to HP0 for directive gqeJoin_1.buf_C4:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C5 to HP0 for directive gqeJoin_1.buf_C5:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C6 to HP0 for directive gqeJoin_1.buf_C6:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C7 to HP0 for directive gqeJoin_1.buf_C7:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C8 to HP0 for directive gqeJoin_1.buf_C8:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_D to HP1 for directive gqeJoin_1.buf_D:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf0 to HP2 for directive gqeJoin_1.htb_buf0:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf1 to HP2 for directive gqeJoin_1.htb_buf1:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf2 to HP2 for directive gqeJoin_1.htb_buf2:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf3 to HP2 for directive gqeJoin_1.htb_buf3:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf4 to HP2 for directive gqeJoin_1.htb_buf4:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf5 to HP2 for directive gqeJoin_1.htb_buf5:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf6 to HP2 for directive gqeJoin_1.htb_buf6:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf7 to HP2 for directive gqeJoin_1.htb_buf7:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf0 to HP3 for directive gqeJoin_1.stb_buf0:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf1 to HP3 for directive gqeJoin_1.stb_buf1:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf2 to HP3 for directive gqeJoin_1.stb_buf2:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf3 to HP3 for directive gqeJoin_1.stb_buf3:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf4 to HP3 for directive gqeJoin_1.stb_buf4:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf5 to HP3 for directive gqeJoin_1.stb_buf5:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf6 to HP3 for directive gqeJoin_1.stb_buf6:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf7 to HP3 for directive gqeJoin_1.stb_buf7:HP3
INFO: [SYSTEM_LINK 82-37] [12:17:41] cfgen finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1626.629 ; gain = 0.000 ; free physical = 106083 ; free virtual = 210760
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [12:17:41] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [12:17:58] cf2bd finished successfully
Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1626.629 ; gain = 0.000 ; free physical = 106090 ; free virtual = 210774
INFO: [v++ 60-1441] [12:17:58] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:57 ; elapsed = 00:00:52 . Memory (MB): peak = 1581.859 ; gain = 0.000 ; free physical = 106161 ; free virtual = 210840
INFO: [v++ 60-1443] [12:17:58] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link
INFO: [v++ 60-1441] [12:18:17] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1581.859 ; gain = 0.000 ; free physical = 106151 ; free virtual = 210835
INFO: [v++ 60-1443] [12:18:17] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link
INFO: [v++ 60-1441] [12:18:20] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1581.859 ; gain = 0.000 ; free physical = 105753 ; free virtual = 210437
INFO: [v++ 60-1443] [12:18:20] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/xo/ip_repo/xilinx_com_hls_gqeJoin_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[12:18:54] Run vpl: Step create_project: Started
Creating Vivado project.
[12:19:14] Run vpl: Step create_project: Completed
[12:19:14] Run vpl: Step create_bd: Started
[12:19:47] Run vpl: Step create_bd: Completed
[12:19:47] Run vpl: Step update_bd: Started
[12:19:48] Run vpl: Step update_bd: Completed
[12:19:48] Run vpl: Step generate_target: Started
[12:21:03] Run vpl: Step generate_target: RUNNING...
[12:22:19] Run vpl: Step generate_target: RUNNING...
[12:23:34] Run vpl: Step generate_target: RUNNING...
[12:23:49] Run vpl: Step generate_target: Completed
[12:23:49] Run vpl: Step config_hw_runs: Started
[12:23:54] Run vpl: Step config_hw_runs: Completed
[12:23:54] Run vpl: Step synth: Started
[12:24:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:24:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:25:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:25:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:26:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:26:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:27:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:27:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:28:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:28:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:29:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:29:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:30:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:30:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:31:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:31:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:32:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:33:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:33:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:34:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:34:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:35:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:35:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:36:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:36:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:37:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:37:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:38:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:38:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:39:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:39:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:40:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:40:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:41:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:41:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:42:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:42:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:43:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:43:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:44:04] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:44:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:45:04] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:45:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:46:04] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:46:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:47:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:47:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:48:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:48:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:49:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:49:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:50:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:50:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:51:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:51:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:52:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:52:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:53:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:53:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:54:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:54:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:55:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:55:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:56:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:56:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:57:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:57:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:58:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:58:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:59:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[12:59:41] Block-level synthesis in progress, 1 of 1 jobs complete, 0 jobs running.
[13:00:11] Top-level synthesis in progress.
[13:00:41] Top-level synthesis in progress.
[13:01:11] Top-level synthesis in progress.
[13:01:41] Top-level synthesis in progress.
[13:02:12] Top-level synthesis in progress.
[13:02:42] Top-level synthesis in progress.
[13:03:12] Top-level synthesis in progress.
[13:03:43] Top-level synthesis in progress.
[13:03:49] Run vpl: Step synth: Completed
[13:03:49] Run vpl: Step impl: Started
[13:11:25] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 53m 00s 

[13:11:25] Starting logic optimization..
[13:11:55] Phase 1 Retarget
[13:11:55] Phase 2 Constant propagation
[13:12:26] Phase 3 Sweep
[13:12:26] Phase 4 BUFG optimization
[13:12:56] Phase 5 Shift Register Optimization
[13:12:56] Phase 6 Post Processing Netlist
[13:16:59] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 33s 

[13:16:59] Starting logic placement..
[13:16:59] Phase 1 Placer Initialization
[13:16:59] Phase 1.1 Placer Initialization Netlist Sorting
[13:16:59] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[13:17:59] Phase 1.3 Build Placer Netlist Model
[13:19:00] Phase 1.4 Constrain Clocks/Macros
[13:19:30] Phase 2 Global Placement
[13:19:30] Phase 2.1 Floorplanning
[13:20:00] Phase 2.1.1 Partition Driven Placement
[13:20:00] Phase 2.1.1.1 PBP: Partition Driven Placement
[13:23:33] Phase 2.1.1.2 PBP: Clock Region Placement
[13:23:33] Phase 2.1.1.3 PBP: Discrete Incremental
[13:24:04] Phase 2.1.1.4 PBP: Compute Congestion
[13:24:04] Phase 2.1.1.5 PBP: Macro Placement
[13:24:04] Phase 2.1.1.6 PBP: UpdateTiming
[13:24:04] Phase 2.1.1.7 PBP: Add part constraints
[13:24:04] Phase 2.2 Update Timing before SLR Path Opt
[13:24:04] Phase 2.3 Global Placement Core
[13:30:09] Phase 2.3.1 Physical Synthesis In Placer
[13:33:43] Phase 3 Detail Placement
[13:33:43] Phase 3.1 Commit Multi Column Macros
[13:33:43] Phase 3.2 Commit Most Macros & LUTRAMs
[13:34:44] Phase 3.3 Small Shape DP
[13:34:44] Phase 3.3.1 Small Shape Clustering
[13:36:14] Phase 3.3.2 Flow Legalize Slice Clusters
[13:36:14] Phase 3.3.3 Slice Area Swap
[13:37:46] Phase 3.4 Re-assign LUT pins
[13:38:17] Phase 3.5 Pipeline Register Optimization
[13:38:17] Phase 3.6 Fast Optimization
[13:39:18] Phase 4 Post Placement Optimization and Clean-Up
[13:39:18] Phase 4.1 Post Commit Optimization
[13:40:18] Phase 4.1.1 Post Placement Optimization
[13:40:18] Phase 4.1.1.1 BUFG Insertion
[13:40:18] Phase 1 Physical Synthesis Initialization
[13:42:21] Phase 4.2 Post Placement Cleanup
[13:42:21] Phase 4.3 Placer Reporting
[13:42:21] Phase 4.3.1 Print Estimated Congestion
[13:42:21] Phase 4.4 Final Placement Cleanup
[13:45:54] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 28m 55s 

[13:45:54] Starting logic routing..
[13:46:24] Phase 1 Build RT Design
[13:47:25] Phase 2 Router Initialization
[13:47:25] Phase 2.1 Fix Topology Constraints
[13:47:25] Phase 2.2 Pre Route Cleanup
[13:47:25] Phase 2.3 Global Clock Net Routing
[13:47:56] Phase 2.4 Update Timing
[13:50:27] Phase 3 Initial Routing
[13:50:27] Phase 3.1 Global Routing
[13:51:58] Phase 4 Rip-up And Reroute
[13:51:58] Phase 4.1 Global Iteration 0
[14:05:40] Phase 4.2 Global Iteration 1
[14:08:12] Phase 4.3 Global Iteration 2
[14:10:43] Phase 4.4 Global Iteration 3
[14:12:14] Phase 5 Delay and Skew Optimization
[14:12:14] Phase 5.1 Delay CleanUp
[14:12:14] Phase 5.1.1 Update Timing
[14:13:15] Phase 5.2 Clock Skew Optimization
[14:13:15] Phase 6 Post Hold Fix
[14:13:15] Phase 6.1 Hold Fix Iter
[14:13:15] Phase 6.1.1 Update Timing
[14:14:15] Phase 7 Route finalize
[14:14:15] Phase 8 Verifying routed nets
[14:14:15] Phase 9 Depositing Routes
[14:15:15] Phase 10 Post Router Timing
[14:15:46] Phase 11 Physical Synthesis in Router
[14:15:46] Phase 11.1 Physical Synthesis Initialization
[14:16:47] Phase 11.2 Critical Path Optimization
[14:17:17] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 31m 23s 

[14:17:17] Starting bitstream generation..
[14:22:10] Run vpl: Step impl: Failed
[14:22:12] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while  Compiling (bitstream) accelerator binary: gqeJoin Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log  :
ERROR: [VPL 101-2] design did not meet timing - Design failed to meet timing.
    Failed timing checks (paths):
	{zcu106_base_i/interconnect_axifull/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/C --> zcu106_base_i/interconnect_axifull/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN}

    Please check the routed checkpoint (dr_routed_timing.dcp) and timing summary report (dr_timing_summary.rpt) for more information.
ERROR: [VPL 101-3] sourcing script /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/vivado/vpl/scripts/_full_write_bitstream_pre.tcl failed
ERROR: [VPL 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/vivado/vpl/runme.log', caught Tcl error:  problem implementing dynamic region, impl_1: write_bitstream ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
WARNING: [VPL 60-732] Link warning: No monitor points found for BD automation.
ERROR: [VPL 60-704] Integration error, problem implementing dynamic region, impl_1: write_bitstream ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [14:22:12] Run run_link: Step vpl: Failed
Time (s): cpu = 00:01:25 ; elapsed = 02:03:52 . Memory (MB): peak = 1581.859 ; gain = 0.000 ; free physical = 115494 ; free virtual = 221210
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  gqeJoin  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_join_v2.cpp -o gqeJoin.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/report/gqeJoin
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/log/gqeJoin
Running Dispatch Server on port:37177
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xo.compile_summary, at Sat Jan  7 23:46:17 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 23:46:17 2023
Running Rule Check Server on port:33573
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/report/gqeJoin/v++_compile_gqeJoin_guidance.html', at Sat Jan  7 23:46:21 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqeJoin'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqeJoin Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/gqeJoin/gqeJoin/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_89_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_89_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_149_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_149_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_166_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_166_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_191_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_191_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_195_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_195_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_256_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_256_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_260_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_260_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_233_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_233_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_238_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_238_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_242_13'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_242_13'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_357_1.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_357_1.1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_213_1'
INFO: [v++ 204-61] Pipelining loop 'L_VEC_SPLIT'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'L_VEC_SPLIT'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_268_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_268_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_410_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_436_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_436_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_458_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_458_5'
INFO: [v++ 204-61] Pipelining function 'var_const_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_const_cmp<32>'
INFO: [v++ 204-61] Pipelining function 'var_var_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_var_cmp<32>'
INFO: [v++ 204-61] Pipelining loop 'FILTER_MAIN_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_MAIN_LOOP'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_INIT32'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'TRUE_TABLE_INIT32'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_READ'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TRUE_TABLE_READ'
INFO: [v++ 204-61] Pipelining loop 'FILTER_PRED_PASS'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_PRED_PASS'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_83_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_83_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_114_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_114_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_137_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_137_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_336_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_336_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_81_2'
INFO: [v++ 204-61] Pipelining loop 'BUILD_HASH_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'BUILD_HASH_LOOP'
INFO: [v++ 204-61] Pipelining loop 'LOOP_DISPATCH'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_DISPATCH'
INFO: [v++ 204-61] Pipelining loop 'LOOP_MERGE1_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_MERGE1_1'
INFO: [v++ 204-61] Pipelining loop 'PRE_BUILD_LOOP'.
INFO: [v++ 17-14] Message 'v++ 204-61' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 27, loop 'PRE_BUILD_LOOP'
INFO: [v++ 17-14] Message 'v++ 200-1470' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/report/gqeJoin/system_estimate_gqeJoin.xtxt
INFO: [v++ 60-586] Created gqeJoin.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 28m 40s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l gqeJoin.xo -o gqeJoin.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/logs/link
Running Dispatch Server on port:40353
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xclbin.link_summary, at Sun Jan  8 00:15:03 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan  8 00:15:03 2023
Running Rule Check Server on port:36321
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/reports/link/v++_link_gqeJoin_guidance.html', at Sun Jan  8 00:15:07 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [00:15:09] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xo --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sun Jan  8 00:15:13 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [00:15:15] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/iprepo/xilinx_com_hls_gqeJoin_1_0,gqeJoin -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [00:15:32] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1626.629 ; gain = 0.000 ; free physical = 121958 ; free virtual = 226442
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [00:15:32] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -sp gqeJoin_1.buf_A1:HP1 -sp gqeJoin_1.buf_A2:HP1 -sp gqeJoin_1.buf_A3:HP1 -sp gqeJoin_1.buf_A4:HP1 -sp gqeJoin_1.buf_A5:HP1 -sp gqeJoin_1.buf_A6:HP1 -sp gqeJoin_1.buf_A7:HP1 -sp gqeJoin_1.buf_A8:HP1 -sp gqeJoin_1.tin_meta:HP1 -sp gqeJoin_1.tout_meta:HP0 -sp gqeJoin_1.buf_C1:HP0 -sp gqeJoin_1.buf_C2:HP0 -sp gqeJoin_1.buf_C3:HP0 -sp gqeJoin_1.buf_C4:HP0 -sp gqeJoin_1.buf_C5:HP0 -sp gqeJoin_1.buf_C6:HP0 -sp gqeJoin_1.buf_C7:HP0 -sp gqeJoin_1.buf_C8:HP0 -sp gqeJoin_1.buf_D:HP1 -sp gqeJoin_1.htb_buf0:HP2 -sp gqeJoin_1.htb_buf1:HP2 -sp gqeJoin_1.htb_buf2:HP2 -sp gqeJoin_1.htb_buf3:HP2 -sp gqeJoin_1.htb_buf4:HP2 -sp gqeJoin_1.htb_buf5:HP2 -sp gqeJoin_1.htb_buf6:HP2 -sp gqeJoin_1.htb_buf7:HP2 -sp gqeJoin_1.stb_buf1:HP3 -sp gqeJoin_1.stb_buf2:HP3 -sp gqeJoin_1.stb_buf3:HP3 -sp gqeJoin_1.stb_buf4:HP3 -sp gqeJoin_1.stb_buf5:HP3 -sp gqeJoin_1.stb_buf6:HP3 -sp gqeJoin_1.stb_buf7:HP3 -sp gqeJoin_1.stb_buf0:HP3 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin, num: 1  {gqeJoin_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A1, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A2, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A3, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A4, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A5, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A6, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A7, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A8, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tin_meta, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tout_meta, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C1, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C2, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C3, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C4, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C5, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C6, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C7, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C8, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_D, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf0, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf1, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf2, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf3, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf4, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf5, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf6, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf7, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf1, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf2, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf3, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf4, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf5, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf6, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf7, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf0, sptag: HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A1 to HP1 for directive gqeJoin_1.buf_A1:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A2 to HP1 for directive gqeJoin_1.buf_A2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A3 to HP1 for directive gqeJoin_1.buf_A3:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A4 to HP1 for directive gqeJoin_1.buf_A4:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A5 to HP1 for directive gqeJoin_1.buf_A5:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A6 to HP1 for directive gqeJoin_1.buf_A6:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A7 to HP1 for directive gqeJoin_1.buf_A7:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A8 to HP1 for directive gqeJoin_1.buf_A8:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.tin_meta to HP1 for directive gqeJoin_1.tin_meta:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.tout_meta to HP0 for directive gqeJoin_1.tout_meta:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C1 to HP0 for directive gqeJoin_1.buf_C1:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C2 to HP0 for directive gqeJoin_1.buf_C2:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C3 to HP0 for directive gqeJoin_1.buf_C3:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C4 to HP0 for directive gqeJoin_1.buf_C4:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C5 to HP0 for directive gqeJoin_1.buf_C5:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C6 to HP0 for directive gqeJoin_1.buf_C6:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C7 to HP0 for directive gqeJoin_1.buf_C7:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C8 to HP0 for directive gqeJoin_1.buf_C8:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_D to HP1 for directive gqeJoin_1.buf_D:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf0 to HP2 for directive gqeJoin_1.htb_buf0:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf1 to HP2 for directive gqeJoin_1.htb_buf1:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf2 to HP2 for directive gqeJoin_1.htb_buf2:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf3 to HP2 for directive gqeJoin_1.htb_buf3:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf4 to HP2 for directive gqeJoin_1.htb_buf4:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf5 to HP2 for directive gqeJoin_1.htb_buf5:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf6 to HP2 for directive gqeJoin_1.htb_buf6:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf7 to HP2 for directive gqeJoin_1.htb_buf7:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf0 to HP3 for directive gqeJoin_1.stb_buf0:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf1 to HP3 for directive gqeJoin_1.stb_buf1:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf2 to HP3 for directive gqeJoin_1.stb_buf2:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf3 to HP3 for directive gqeJoin_1.stb_buf3:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf4 to HP3 for directive gqeJoin_1.stb_buf4:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf5 to HP3 for directive gqeJoin_1.stb_buf5:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf6 to HP3 for directive gqeJoin_1.stb_buf6:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf7 to HP3 for directive gqeJoin_1.stb_buf7:HP3
INFO: [SYSTEM_LINK 82-37] [00:15:39] cfgen finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1626.629 ; gain = 0.000 ; free physical = 121361 ; free virtual = 226120
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [00:15:39] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [00:15:52] cf2bd finished successfully
Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1626.629 ; gain = 0.000 ; free physical = 121729 ; free virtual = 226218
INFO: [v++ 60-1441] [00:15:52] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 1581.859 ; gain = 0.000 ; free physical = 121800 ; free virtual = 226283
INFO: [v++ 60-1443] [00:15:52] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link
INFO: [v++ 60-1441] [00:16:13] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1581.859 ; gain = 0.000 ; free physical = 121210 ; free virtual = 225967
INFO: [v++ 60-1443] [00:16:13] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link
INFO: [v++ 60-1441] [00:16:17] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1581.859 ; gain = 0.000 ; free physical = 120717 ; free virtual = 225477
INFO: [v++ 60-1443] [00:16:17] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/xo/ip_repo/xilinx_com_hls_gqeJoin_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[00:16:46] Run vpl: Step create_project: Started
Creating Vivado project.
[00:16:58] Run vpl: Step create_project: Completed
[00:16:58] Run vpl: Step create_bd: Started
[00:17:28] Run vpl: Step create_bd: Completed
[00:17:28] Run vpl: Step update_bd: Started
[00:17:29] Run vpl: Step update_bd: Completed
[00:17:29] Run vpl: Step generate_target: Started
[00:18:44] Run vpl: Step generate_target: RUNNING...
[00:20:00] Run vpl: Step generate_target: RUNNING...
[00:21:15] Run vpl: Step generate_target: RUNNING...
[00:22:10] Run vpl: Step generate_target: Completed
[00:22:10] Run vpl: Step config_hw_runs: Started
[00:22:14] Run vpl: Step config_hw_runs: Completed
[00:22:14] Run vpl: Step synth: Started
[00:22:46] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:23:16] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:23:46] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:24:16] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:24:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:25:17] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:25:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:26:17] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:26:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:27:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:27:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:28:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:28:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:29:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:29:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:30:19] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:30:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:31:19] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:31:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:32:20] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:32:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:33:20] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:33:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:34:20] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:34:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:35:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:35:51] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:36:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:36:51] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:37:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:37:52] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:38:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:38:52] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:39:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:39:52] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:40:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:40:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:41:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:41:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:42:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:42:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:43:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:43:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:44:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:44:55] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:45:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:45:55] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:46:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:46:55] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:47:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:47:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:48:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:48:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:49:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:49:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:50:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:50:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:51:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:51:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:52:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:52:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:53:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:53:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:54:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:54:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:55:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:55:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:56:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:57:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:57:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:58:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:58:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:59:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:59:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:00:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:00:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:01:01] Block-level synthesis in progress, 1 of 1 jobs complete, 0 jobs running.
[01:01:31] Top-level synthesis in progress.
[01:02:01] Top-level synthesis in progress.
[01:02:31] Top-level synthesis in progress.
[01:03:02] Top-level synthesis in progress.
[01:03:32] Top-level synthesis in progress.
[01:04:02] Top-level synthesis in progress.
[01:04:32] Top-level synthesis in progress.
[01:04:46] Run vpl: Step synth: Completed
[01:04:46] Run vpl: Step impl: Started
[01:13:23] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 57m 03s 

[01:13:23] Starting logic optimization..
[01:14:24] Phase 1 Retarget
[01:15:25] Phase 2 Constant propagation
[01:16:25] Phase 3 Sweep
[01:17:26] Phase 4 BUFG optimization
[01:17:57] Phase 5 Shift Register Optimization
[01:17:57] Phase 6 Post Processing Netlist
[01:23:00] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 09m 37s 

[01:23:00] Starting logic placement..
[01:23:00] Phase 1 Placer Initialization
[01:23:00] Phase 1.1 Placer Initialization Netlist Sorting
[01:23:00] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[01:24:01] Phase 1.3 Build Placer Netlist Model
[01:25:32] Phase 1.4 Constrain Clocks/Macros
[01:25:32] Phase 2 Global Placement
[01:25:32] Phase 2.1 Floorplanning
[01:26:02] Phase 2.1.1 Partition Driven Placement
[01:26:02] Phase 2.1.1.1 PBP: Partition Driven Placement
[01:29:34] Phase 2.1.1.2 PBP: Clock Region Placement
[01:30:05] Phase 2.1.1.3 PBP: Discrete Incremental
[01:30:05] Phase 2.1.1.4 PBP: Compute Congestion
[01:30:05] Phase 2.1.1.5 PBP: Macro Placement
[01:30:35] Phase 2.1.1.6 PBP: UpdateTiming
[01:30:35] Phase 2.1.1.7 PBP: Add part constraints
[01:30:35] Phase 2.2 Update Timing before SLR Path Opt
[01:30:35] Phase 2.3 Global Placement Core
[01:36:10] Phase 2.3.1 Physical Synthesis In Placer
[01:39:43] Phase 3 Detail Placement
[01:39:43] Phase 3.1 Commit Multi Column Macros
[01:39:43] Phase 3.2 Commit Most Macros & LUTRAMs
[01:41:15] Phase 3.3 Small Shape DP
[01:41:15] Phase 3.3.1 Small Shape Clustering
[01:42:16] Phase 3.3.2 Flow Legalize Slice Clusters
[01:42:46] Phase 3.3.3 Slice Area Swap
[01:44:18] Phase 3.4 Re-assign LUT pins
[01:44:48] Phase 3.5 Pipeline Register Optimization
[01:44:48] Phase 3.6 Fast Optimization
[01:46:20] Phase 4 Post Placement Optimization and Clean-Up
[01:46:20] Phase 4.1 Post Commit Optimization
[01:47:21] Phase 4.1.1 Post Placement Optimization
[01:47:21] Phase 4.1.1.1 BUFG Insertion
[01:47:21] Phase 1 Physical Synthesis Initialization
[01:49:23] Phase 4.2 Post Placement Cleanup
[01:49:23] Phase 4.3 Placer Reporting
[01:49:23] Phase 4.3.1 Print Estimated Congestion
[01:49:23] Phase 4.4 Final Placement Cleanup
[01:54:28] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 31m 28s 

[01:54:28] Starting logic routing..
[01:54:28] Phase 1 Build RT Design
[01:56:00] Phase 2 Router Initialization
[01:56:00] Phase 2.1 Fix Topology Constraints
[01:56:00] Phase 2.2 Pre Route Cleanup
[01:56:00] Phase 2.3 Global Clock Net Routing
[01:56:30] Phase 2.4 Update Timing
[01:59:03] Phase 3 Initial Routing
[01:59:03] Phase 3.1 Global Routing
[02:01:04] Phase 4 Rip-up And Reroute
[02:01:04] Phase 4.1 Global Iteration 0
[02:19:50] Phase 4.2 Global Iteration 1
[02:24:25] Phase 4.3 Global Iteration 2
[02:31:01] Phase 5 Delay and Skew Optimization
[02:31:01] Phase 5.1 Delay CleanUp
[02:31:01] Phase 5.1.1 Update Timing
[02:32:02] Phase 5.2 Clock Skew Optimization
[02:32:02] Phase 6 Post Hold Fix
[02:32:02] Phase 6.1 Hold Fix Iter
[02:32:02] Phase 6.1.1 Update Timing
[02:33:03] Phase 7 Route finalize
[02:33:03] Phase 8 Verifying routed nets
[02:33:03] Phase 9 Depositing Routes
[02:33:34] Phase 10 Post Router Timing
[02:34:05] Phase 11 Physical Synthesis in Router
[02:34:05] Phase 11.1 Physical Synthesis Initialization
[02:35:06] Phase 11.2 Critical Path Optimization
[02:35:36] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 41m 07s 

[02:35:36] Starting bitstream generation..
[02:42:17] Run vpl: Step impl: Failed
[02:42:18] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while  Compiling (bitstream) accelerator binary: gqeJoin Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log  :
ERROR: [VPL 101-2] design did not meet timing - Design failed to meet timing.
    Failed timing checks (paths):
	{zcu106_base_i/interconnect_axifull/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[0]/C --> zcu106_base_i/interconnect_axifull/s08_couplers/s08_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN}

    Please check the routed checkpoint (dr_routed_timing.dcp) and timing summary report (dr_timing_summary.rpt) for more information.
ERROR: [VPL 101-3] sourcing script /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/vivado/vpl/scripts/_full_write_bitstream_pre.tcl failed
ERROR: [VPL 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/vivado/vpl/runme.log', caught Tcl error:  problem implementing dynamic region, impl_1: write_bitstream ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
WARNING: [VPL 60-732] Link warning: No monitor points found for BD automation.
ERROR: [VPL 60-704] Integration error, problem implementing dynamic region, impl_1: write_bitstream ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [02:42:19] Run run_link: Step vpl: Failed
Time (s): cpu = 00:01:44 ; elapsed = 02:26:02 . Memory (MB): peak = 1581.859 ; gain = 0.000 ; free physical = 104826 ; free virtual = 212442
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  gqeJoin  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_join_v2.cpp -o gqeJoin.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/report/gqeJoin
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/log/gqeJoin
Running Dispatch Server on port:46705
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xo.compile_summary, at Sun Jan  8 02:59:53 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan  8 02:59:53 2023
Running Rule Check Server on port:36601
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/report/gqeJoin/v++_compile_gqeJoin_guidance.html', at Sun Jan  8 02:59:55 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqeJoin'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqeJoin Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/gqeJoin/gqeJoin/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_89_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_89_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_149_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_149_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_166_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_166_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_191_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_191_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_195_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_195_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_256_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_256_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_260_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_260_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_233_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_233_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_238_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_238_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_242_13'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_242_13'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_357_1.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_357_1.1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_213_1'
INFO: [v++ 204-61] Pipelining loop 'L_VEC_SPLIT'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'L_VEC_SPLIT'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_268_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_268_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_410_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_436_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_436_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_458_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_458_5'
INFO: [v++ 204-61] Pipelining function 'var_const_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_const_cmp<32>'
INFO: [v++ 204-61] Pipelining function 'var_var_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_var_cmp<32>'
INFO: [v++ 204-61] Pipelining loop 'FILTER_MAIN_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_MAIN_LOOP'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_INIT32'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'TRUE_TABLE_INIT32'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_READ'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TRUE_TABLE_READ'
INFO: [v++ 204-61] Pipelining loop 'FILTER_PRED_PASS'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_PRED_PASS'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_83_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_83_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_114_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_114_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_137_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_137_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_336_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_336_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_81_2'
INFO: [v++ 204-61] Pipelining loop 'BUILD_HASH_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'BUILD_HASH_LOOP'
INFO: [v++ 204-61] Pipelining loop 'LOOP_DISPATCH'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_DISPATCH'
INFO: [v++ 204-61] Pipelining loop 'LOOP_MERGE1_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_MERGE1_1'
INFO: [v++ 204-61] Pipelining loop 'PRE_BUILD_LOOP'.
INFO: [v++ 17-14] Message 'v++ 204-61' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 27, loop 'PRE_BUILD_LOOP'
INFO: [v++ 17-14] Message 'v++ 200-1470' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/report/gqeJoin/system_estimate_gqeJoin.xtxt
INFO: [v++ 60-586] Created gqeJoin.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 22m 39s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l gqeJoin.xo -o gqeJoin.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/logs/link
Running Dispatch Server on port:43371
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xclbin.link_summary, at Sun Jan  8 03:22:38 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan  8 03:22:38 2023
Running Rule Check Server on port:36867
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/reports/link/v++_link_gqeJoin_guidance.html', at Sun Jan  8 03:22:41 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [03:22:50] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xo --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sun Jan  8 03:22:54 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [03:22:55] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/iprepo/xilinx_com_hls_gqeJoin_1_0,gqeJoin -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [03:23:10] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1626.629 ; gain = 0.000 ; free physical = 94671 ; free virtual = 202760
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [03:23:11] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -sp gqeJoin_1.buf_A1:HP1 -sp gqeJoin_1.buf_A2:HP1 -sp gqeJoin_1.buf_A3:HP1 -sp gqeJoin_1.buf_A4:HP1 -sp gqeJoin_1.buf_A5:HP1 -sp gqeJoin_1.buf_A6:HP1 -sp gqeJoin_1.buf_A7:HP1 -sp gqeJoin_1.buf_A8:HP1 -sp gqeJoin_1.tin_meta:HP1 -sp gqeJoin_1.tout_meta:HP0 -sp gqeJoin_1.buf_C1:HP0 -sp gqeJoin_1.buf_C2:HP0 -sp gqeJoin_1.buf_C3:HP0 -sp gqeJoin_1.buf_C4:HP0 -sp gqeJoin_1.buf_C5:HP0 -sp gqeJoin_1.buf_C6:HP0 -sp gqeJoin_1.buf_C7:HP0 -sp gqeJoin_1.buf_C8:HP0 -sp gqeJoin_1.buf_D:HP1 -sp gqeJoin_1.htb_buf0:HP2 -sp gqeJoin_1.htb_buf1:HP2 -sp gqeJoin_1.htb_buf2:HP2 -sp gqeJoin_1.htb_buf3:HP2 -sp gqeJoin_1.htb_buf4:HP2 -sp gqeJoin_1.htb_buf5:HP2 -sp gqeJoin_1.htb_buf6:HP2 -sp gqeJoin_1.htb_buf7:HP2 -sp gqeJoin_1.stb_buf1:HP3 -sp gqeJoin_1.stb_buf2:HP3 -sp gqeJoin_1.stb_buf3:HP3 -sp gqeJoin_1.stb_buf4:HP3 -sp gqeJoin_1.stb_buf5:HP3 -sp gqeJoin_1.stb_buf6:HP3 -sp gqeJoin_1.stb_buf7:HP3 -sp gqeJoin_1.stb_buf0:HP3 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin, num: 1  {gqeJoin_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A1, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A2, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A3, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A4, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A5, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A6, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A7, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A8, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tin_meta, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tout_meta, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C1, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C2, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C3, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C4, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C5, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C6, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C7, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C8, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_D, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf0, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf1, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf2, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf3, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf4, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf5, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf6, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf7, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf1, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf2, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf3, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf4, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf5, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf6, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf7, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf0, sptag: HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A1 to HP1 for directive gqeJoin_1.buf_A1:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A2 to HP1 for directive gqeJoin_1.buf_A2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A3 to HP1 for directive gqeJoin_1.buf_A3:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A4 to HP1 for directive gqeJoin_1.buf_A4:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A5 to HP1 for directive gqeJoin_1.buf_A5:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A6 to HP1 for directive gqeJoin_1.buf_A6:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A7 to HP1 for directive gqeJoin_1.buf_A7:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A8 to HP1 for directive gqeJoin_1.buf_A8:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.tin_meta to HP1 for directive gqeJoin_1.tin_meta:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.tout_meta to HP0 for directive gqeJoin_1.tout_meta:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C1 to HP0 for directive gqeJoin_1.buf_C1:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C2 to HP0 for directive gqeJoin_1.buf_C2:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C3 to HP0 for directive gqeJoin_1.buf_C3:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C4 to HP0 for directive gqeJoin_1.buf_C4:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C5 to HP0 for directive gqeJoin_1.buf_C5:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C6 to HP0 for directive gqeJoin_1.buf_C6:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C7 to HP0 for directive gqeJoin_1.buf_C7:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C8 to HP0 for directive gqeJoin_1.buf_C8:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_D to HP1 for directive gqeJoin_1.buf_D:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf0 to HP2 for directive gqeJoin_1.htb_buf0:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf1 to HP2 for directive gqeJoin_1.htb_buf1:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf2 to HP2 for directive gqeJoin_1.htb_buf2:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf3 to HP2 for directive gqeJoin_1.htb_buf3:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf4 to HP2 for directive gqeJoin_1.htb_buf4:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf5 to HP2 for directive gqeJoin_1.htb_buf5:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf6 to HP2 for directive gqeJoin_1.htb_buf6:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf7 to HP2 for directive gqeJoin_1.htb_buf7:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf0 to HP3 for directive gqeJoin_1.stb_buf0:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf1 to HP3 for directive gqeJoin_1.stb_buf1:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf2 to HP3 for directive gqeJoin_1.stb_buf2:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf3 to HP3 for directive gqeJoin_1.stb_buf3:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf4 to HP3 for directive gqeJoin_1.stb_buf4:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf5 to HP3 for directive gqeJoin_1.stb_buf5:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf6 to HP3 for directive gqeJoin_1.stb_buf6:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf7 to HP3 for directive gqeJoin_1.stb_buf7:HP3
INFO: [SYSTEM_LINK 82-37] [03:23:21] cfgen finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1626.629 ; gain = 0.000 ; free physical = 94632 ; free virtual = 202722
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [03:23:21] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [03:23:41] cf2bd finished successfully
Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1626.629 ; gain = 0.000 ; free physical = 93685 ; free virtual = 201772
INFO: [v++ 60-1441] [03:23:41] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 1581.859 ; gain = 0.000 ; free physical = 93753 ; free virtual = 201836
INFO: [v++ 60-1443] [03:23:41] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link
INFO: [v++ 60-1441] [03:23:57] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1581.859 ; gain = 0.000 ; free physical = 93436 ; free virtual = 201520
INFO: [v++ 60-1443] [03:23:57] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link
INFO: [v++ 60-1441] [03:24:01] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1581.859 ; gain = 0.000 ; free physical = 92898 ; free virtual = 200983
INFO: [v++ 60-1443] [03:24:01] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/xo/ip_repo/xilinx_com_hls_gqeJoin_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[03:24:33] Run vpl: Step create_project: Started
Creating Vivado project.
[03:24:49] Run vpl: Step create_project: Completed
[03:24:49] Run vpl: Step create_bd: Started
[03:25:13] Run vpl: Step create_bd: Completed
[03:25:13] Run vpl: Step update_bd: Started
[03:25:14] Run vpl: Step update_bd: Completed
[03:25:14] Run vpl: Step generate_target: Started
[03:26:30] Run vpl: Step generate_target: RUNNING...
[03:27:45] Run vpl: Step generate_target: RUNNING...
[03:29:01] Run vpl: Step generate_target: RUNNING...
[03:29:03] Run vpl: Step generate_target: Completed
[03:29:03] Run vpl: Step config_hw_runs: Started
[03:29:08] Run vpl: Step config_hw_runs: Completed
[03:29:08] Run vpl: Step synth: Started
[03:29:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:30:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:30:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:31:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:31:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:32:11] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:32:41] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:33:11] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:33:41] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:34:11] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:34:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:35:12] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:35:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:36:12] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:36:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:37:12] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:37:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:38:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:38:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:39:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:39:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:40:14] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:40:44] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:41:14] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:41:44] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:42:15] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:42:45] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:43:15] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:43:45] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:44:15] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:44:46] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:45:16] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:45:46] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:46:16] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:46:46] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:47:17] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:47:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:48:17] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:48:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:49:17] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:49:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:50:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:50:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:51:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:51:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:52:19] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:52:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:53:19] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:53:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:54:19] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:54:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:55:20] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:55:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:56:20] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:56:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:57:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:57:51] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:58:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:58:51] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:59:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:59:52] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:00:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:00:52] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:01:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:01:52] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:02:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:02:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:03:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:03:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:04:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:04:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:05:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:05:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:06:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:06:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:07:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:07:55] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:08:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:08:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:09:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:09:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:10:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:10:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:11:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:11:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:12:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:12:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:13:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:13:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:14:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:14:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:15:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:15:58] Top-level synthesis in progress.
[04:16:29] Top-level synthesis in progress.
[04:16:59] Top-level synthesis in progress.
[04:17:29] Top-level synthesis in progress.
[04:17:59] Top-level synthesis in progress.
[04:18:30] Top-level synthesis in progress.
[04:19:00] Top-level synthesis in progress.
[04:19:25] Run vpl: Step synth: Completed
[04:19:25] Run vpl: Step impl: Started
[04:25:59] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 01m 53s 

[04:25:59] Starting logic optimization..
[04:26:29] Phase 1 Retarget
[04:26:59] Phase 2 Constant propagation
[04:27:30] Phase 3 Sweep
[04:28:00] Phase 4 BUFG optimization
[04:28:00] Phase 5 Shift Register Optimization
[04:28:00] Phase 6 Post Processing Netlist
[04:31:32] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 33s 

[04:31:32] Starting logic placement..
[04:31:32] Phase 1 Placer Initialization
[04:31:32] Phase 1.1 Placer Initialization Netlist Sorting
[04:31:32] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[04:32:32] Phase 1.3 Build Placer Netlist Model
[04:34:03] Phase 1.4 Constrain Clocks/Macros
[04:34:03] Phase 2 Global Placement
[04:34:03] Phase 2.1 Floorplanning
[04:34:34] Phase 2.1.1 Partition Driven Placement
[04:34:34] Phase 2.1.1.1 PBP: Partition Driven Placement
[04:38:06] Phase 2.1.1.2 PBP: Clock Region Placement
[04:38:36] Phase 2.1.1.3 PBP: Discrete Incremental
[04:38:36] Phase 2.1.1.4 PBP: Compute Congestion
[04:38:36] Phase 2.1.1.5 PBP: Macro Placement
[04:38:36] Phase 2.1.1.6 PBP: UpdateTiming
[04:39:07] Phase 2.1.1.7 PBP: Add part constraints
[04:39:07] Phase 2.2 Update Timing before SLR Path Opt
[04:39:07] Phase 2.3 Global Placement Core
[04:44:42] Phase 2.3.1 Physical Synthesis In Placer
[04:48:45] Phase 3 Detail Placement
[04:48:45] Phase 3.1 Commit Multi Column Macros
[04:48:45] Phase 3.2 Commit Most Macros & LUTRAMs
[04:51:17] Phase 3.3 Small Shape DP
[04:51:17] Phase 3.3.1 Small Shape Clustering
[04:51:47] Phase 3.3.2 Flow Legalize Slice Clusters
[04:51:47] Phase 3.3.3 Slice Area Swap
[04:53:18] Phase 3.4 Re-assign LUT pins
[04:53:49] Phase 3.5 Pipeline Register Optimization
[04:53:49] Phase 3.6 Fast Optimization
[04:54:50] Phase 4 Post Placement Optimization and Clean-Up
[04:54:50] Phase 4.1 Post Commit Optimization
[04:55:51] Phase 4.1.1 Post Placement Optimization
[04:55:51] Phase 4.1.1.1 BUFG Insertion
[04:55:51] Phase 1 Physical Synthesis Initialization
[04:58:22] Phase 4.2 Post Placement Cleanup
[04:58:22] Phase 4.3 Placer Reporting
[04:58:22] Phase 4.3.1 Print Estimated Congestion
[04:58:53] Phase 4.4 Final Placement Cleanup
[05:00:24] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 28m 52s 

[05:00:24] Starting logic routing..
[05:00:55] Phase 1 Build RT Design
[05:01:55] Phase 2 Router Initialization
[05:01:55] Phase 2.1 Fix Topology Constraints
[05:01:55] Phase 2.2 Pre Route Cleanup
[05:01:55] Phase 2.3 Global Clock Net Routing
[05:01:55] Phase 2.4 Update Timing
[05:04:58] Phase 3 Initial Routing
[05:04:58] Phase 3.1 Global Routing
[05:06:30] Phase 4 Rip-up And Reroute
[05:06:30] Phase 4.1 Global Iteration 0
[05:21:15] Phase 4.2 Global Iteration 1
[05:24:17] Phase 4.3 Global Iteration 2
[05:26:49] Phase 4.4 Global Iteration 3
[05:29:22] Phase 4.5 Global Iteration 4
[05:30:23] Phase 5 Delay and Skew Optimization
[05:30:23] Phase 5.1 Delay CleanUp
[05:30:54] Phase 5.1.1 Update Timing
[05:31:55] Phase 5.2 Clock Skew Optimization
[05:31:55] Phase 6 Post Hold Fix
[05:31:55] Phase 6.1 Hold Fix Iter
[05:31:55] Phase 6.1.1 Update Timing
[05:32:26] Phase 7 Route finalize
[05:32:26] Phase 8 Verifying routed nets
[05:32:26] Phase 9 Depositing Routes
[05:32:56] Phase 10 Post Router Timing
[05:33:27] Phase 11 Physical Synthesis in Router
[05:33:27] Phase 11.1 Physical Synthesis Initialization
[05:34:27] Phase 11.2 Critical Path Optimization
[05:34:58] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 34m 33s 

[05:34:58] Starting bitstream generation..
[05:39:01] Creating bitmap...
[05:40:25] Writing bitstream ./zcu106_base_wrapper.bit...
[05:40:25] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 05m 27s 
[05:40:24] Run vpl: Step impl: Completed
[05:40:26] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [05:40:26] Run run_link: Step vpl: Completed
Time (s): cpu = 00:01:32 ; elapsed = 02:16:25 . Memory (MB): peak = 1581.859 ; gain = 0.000 ; free physical = 112525 ; free virtual = 219548
INFO: [v++ 60-1443] [05:40:26] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/gqeJoin.rtd -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/gqeJoin.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/gqeJoin.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [05:40:45] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1581.859 ; gain = 0.000 ; free physical = 113312 ; free virtual = 220451
INFO: [v++ 60-1443] [05:40:45] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/system.bit --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/gqeJoin.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/gqeJoin_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/gqeJoin_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/gqeJoin.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link
XRT Build Version: 2.8.0 (Vitis)
       Build Date: 2020-11-04 13:51:01
          Hash ID: 70b0d7e5db97d08503f97ca713c33ecb01ddca64
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 19311216 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/system.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/gqeJoin_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 11270 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/gqeJoin_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 243976 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/gqeJoin.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 33031 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (19623477 bytes) to the output file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [05:40:49] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1581.859 ; gain = 0.000 ; free physical = 113290 ; free virtual = 220448
INFO: [v++ 60-1443] [05:40:49] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xclbin.info --input /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link
INFO: [v++ 60-1441] [05:40:52] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1581.859 ; gain = 0.000 ; free physical = 113291 ; free virtual = 220449
INFO: [v++ 60-1443] [05:40:52] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link
INFO: [v++ 60-1441] [05:40:52] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1581.859 ; gain = 0.000 ; free physical = 113291 ; free virtual = 220449
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/reports/link/system_estimate_gqeJoin.xtxt
INFO: [v++ 60-2397] Platform default or user specified output type sd_card detected but is not a supported output for v++ --link. Use the v++ --package option instead to create SD card output.
INFO: [v++ 60-586] Created gqeJoin.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/reports/link/v++_link_gqeJoin_guidance.html
	Timing Report: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/reports/link/imp/impl_1_zcu106_base_wrapper_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 18m 25s
INFO: [v++ 60-1653] Closing dispatch client.
rm -rf _x .Xil log report *.log
v++ -l gqeJoin.xo -o gqeJoin.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/logs/link
Running Dispatch Server on port:33151
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xclbin.link_summary, at Sun Jan  8 05:44:25 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan  8 05:44:25 2023
Running Rule Check Server on port:46143
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/reports/link/v++_link_gqeJoin_guidance.html', at Sun Jan  8 05:44:27 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [05:44:29] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xo --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sun Jan  8 05:44:33 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [05:44:35] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/iprepo/xilinx_com_hls_gqeJoin_1_0,gqeJoin -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [05:44:49] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1626.629 ; gain = 0.000 ; free physical = 114176 ; free virtual = 220532
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [05:44:49] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -sp gqeJoin_1.buf_A1:HP1 -sp gqeJoin_1.buf_A2:HP1 -sp gqeJoin_1.buf_A3:HP1 -sp gqeJoin_1.buf_A4:HP1 -sp gqeJoin_1.buf_A5:HP1 -sp gqeJoin_1.buf_A6:HP1 -sp gqeJoin_1.buf_A7:HP1 -sp gqeJoin_1.buf_A8:HP1 -sp gqeJoin_1.tin_meta:HP1 -sp gqeJoin_1.tout_meta:HP0 -sp gqeJoin_1.buf_C1:HP0 -sp gqeJoin_1.buf_C2:HP0 -sp gqeJoin_1.buf_C3:HP0 -sp gqeJoin_1.buf_C4:HP0 -sp gqeJoin_1.buf_C5:HP0 -sp gqeJoin_1.buf_C6:HP0 -sp gqeJoin_1.buf_C7:HP0 -sp gqeJoin_1.buf_C8:HP0 -sp gqeJoin_1.buf_D:HP1 -sp gqeJoin_1.htb_buf0:HP2 -sp gqeJoin_1.htb_buf1:HP2 -sp gqeJoin_1.htb_buf2:HP2 -sp gqeJoin_1.htb_buf3:HP2 -sp gqeJoin_1.htb_buf4:HP2 -sp gqeJoin_1.htb_buf5:HP2 -sp gqeJoin_1.htb_buf6:HP2 -sp gqeJoin_1.htb_buf7:HP2 -sp gqeJoin_1.stb_buf1:HP3 -sp gqeJoin_1.stb_buf2:HP3 -sp gqeJoin_1.stb_buf3:HP3 -sp gqeJoin_1.stb_buf4:HP3 -sp gqeJoin_1.stb_buf5:HP3 -sp gqeJoin_1.stb_buf6:HP3 -sp gqeJoin_1.stb_buf7:HP3 -sp gqeJoin_1.stb_buf0:HP3 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin, num: 1  {gqeJoin_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A1, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A2, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A3, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A4, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A5, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A6, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A7, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A8, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tin_meta, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tout_meta, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C1, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C2, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C3, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C4, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C5, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C6, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C7, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C8, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_D, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf0, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf1, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf2, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf3, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf4, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf5, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf6, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf7, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf1, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf2, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf3, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf4, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf5, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf6, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf7, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf0, sptag: HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A1 to HP1 for directive gqeJoin_1.buf_A1:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A2 to HP1 for directive gqeJoin_1.buf_A2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A3 to HP1 for directive gqeJoin_1.buf_A3:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A4 to HP1 for directive gqeJoin_1.buf_A4:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A5 to HP1 for directive gqeJoin_1.buf_A5:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A6 to HP1 for directive gqeJoin_1.buf_A6:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A7 to HP1 for directive gqeJoin_1.buf_A7:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A8 to HP1 for directive gqeJoin_1.buf_A8:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.tin_meta to HP1 for directive gqeJoin_1.tin_meta:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.tout_meta to HP0 for directive gqeJoin_1.tout_meta:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C1 to HP0 for directive gqeJoin_1.buf_C1:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C2 to HP0 for directive gqeJoin_1.buf_C2:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C3 to HP0 for directive gqeJoin_1.buf_C3:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C4 to HP0 for directive gqeJoin_1.buf_C4:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C5 to HP0 for directive gqeJoin_1.buf_C5:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C6 to HP0 for directive gqeJoin_1.buf_C6:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C7 to HP0 for directive gqeJoin_1.buf_C7:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C8 to HP0 for directive gqeJoin_1.buf_C8:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_D to HP1 for directive gqeJoin_1.buf_D:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf0 to HP2 for directive gqeJoin_1.htb_buf0:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf1 to HP2 for directive gqeJoin_1.htb_buf1:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf2 to HP2 for directive gqeJoin_1.htb_buf2:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf3 to HP2 for directive gqeJoin_1.htb_buf3:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf4 to HP2 for directive gqeJoin_1.htb_buf4:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf5 to HP2 for directive gqeJoin_1.htb_buf5:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf6 to HP2 for directive gqeJoin_1.htb_buf6:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf7 to HP2 for directive gqeJoin_1.htb_buf7:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf0 to HP3 for directive gqeJoin_1.stb_buf0:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf1 to HP3 for directive gqeJoin_1.stb_buf1:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf2 to HP3 for directive gqeJoin_1.stb_buf2:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf3 to HP3 for directive gqeJoin_1.stb_buf3:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf4 to HP3 for directive gqeJoin_1.stb_buf4:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf5 to HP3 for directive gqeJoin_1.stb_buf5:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf6 to HP3 for directive gqeJoin_1.stb_buf6:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf7 to HP3 for directive gqeJoin_1.stb_buf7:HP3
INFO: [SYSTEM_LINK 82-37] [05:44:59] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1626.629 ; gain = 0.000 ; free physical = 114181 ; free virtual = 220538
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [05:44:59] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [05:45:18] cf2bd finished successfully
Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1626.629 ; gain = 0.000 ; free physical = 114171 ; free virtual = 220534
INFO: [v++ 60-1441] [05:45:18] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 1581.859 ; gain = 0.000 ; free physical = 114240 ; free virtual = 220598
INFO: [v++ 60-1443] [05:45:18] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link
INFO: [v++ 60-1441] [05:45:39] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1581.859 ; gain = 0.000 ; free physical = 114238 ; free virtual = 220596
INFO: [v++ 60-1443] [05:45:39] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link
INFO: [v++ 60-1441] [05:45:43] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1581.859 ; gain = 0.000 ; free physical = 113763 ; free virtual = 220122
INFO: [v++ 60-1443] [05:45:43] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/xo/ip_repo/xilinx_com_hls_gqeJoin_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[05:46:18] Run vpl: Step create_project: Started
Creating Vivado project.
[05:46:39] Run vpl: Step create_project: Completed
[05:46:39] Run vpl: Step create_bd: Started
[05:47:18] Run vpl: Step create_bd: Completed
[05:47:18] Run vpl: Step update_bd: Started
[05:47:19] Run vpl: Step update_bd: Completed
[05:47:19] Run vpl: Step generate_target: Started
[05:48:35] Run vpl: Step generate_target: RUNNING...
[05:49:50] Run vpl: Step generate_target: RUNNING...
[05:51:05] Run vpl: Step generate_target: RUNNING...
[05:52:11] Run vpl: Step generate_target: Completed
[05:52:11] Run vpl: Step config_hw_runs: Started
[05:52:14] Run vpl: Step config_hw_runs: Completed
[05:52:14] Run vpl: Step synth: Started
[05:53:15] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:53:46] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:54:16] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:54:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:55:17] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:55:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:56:17] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:56:39] Run vpl: Step synth: Completed
[05:56:39] Run vpl: Step impl: Started
[06:03:41] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 17m 52s 

[06:03:41] Starting logic optimization..
[06:04:41] Phase 1 Retarget
[06:04:41] Phase 2 Constant propagation
[06:05:41] Phase 3 Sweep
[06:06:11] Phase 4 BUFG optimization
[06:06:11] Phase 5 Shift Register Optimization
[06:06:11] Phase 6 Post Processing Netlist
[06:10:13] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 06m 31s 

[06:10:13] Starting logic placement..
[06:10:13] Phase 1 Placer Initialization
[06:10:13] Phase 1.1 Placer Initialization Netlist Sorting
[06:10:13] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[06:11:13] Phase 1.3 Build Placer Netlist Model
[06:12:44] Phase 1.4 Constrain Clocks/Macros
[06:12:44] Phase 2 Global Placement
[06:12:44] Phase 2.1 Floorplanning
[06:13:14] Phase 2.1.1 Partition Driven Placement
[06:13:14] Phase 2.1.1.1 PBP: Partition Driven Placement
[06:16:45] Phase 2.1.1.2 PBP: Clock Region Placement
[06:16:45] Phase 2.1.1.3 PBP: Discrete Incremental
[06:16:45] Phase 2.1.1.4 PBP: Compute Congestion
[06:16:45] Phase 2.1.1.5 PBP: Macro Placement
[06:16:45] Phase 2.1.1.6 PBP: UpdateTiming
[06:17:16] Phase 2.1.1.7 PBP: Add part constraints
[06:17:16] Phase 2.2 Update Timing before SLR Path Opt
[06:17:16] Phase 2.3 Global Placement Core
[06:22:50] Phase 2.3.1 Physical Synthesis In Placer
[06:26:22] Phase 3 Detail Placement
[06:26:22] Phase 3.1 Commit Multi Column Macros
[06:26:22] Phase 3.2 Commit Most Macros & LUTRAMs
[06:28:53] Phase 3.3 Small Shape DP
[06:28:53] Phase 3.3.1 Small Shape Clustering
[06:29:54] Phase 3.3.2 Flow Legalize Slice Clusters
[06:29:54] Phase 3.3.3 Slice Area Swap
[06:31:25] Phase 3.4 Re-assign LUT pins
[06:31:55] Phase 3.5 Pipeline Register Optimization
[06:31:55] Phase 3.6 Fast Optimization
[06:32:56] Phase 4 Post Placement Optimization and Clean-Up
[06:32:56] Phase 4.1 Post Commit Optimization
[06:33:26] Phase 4.1.1 Post Placement Optimization
[06:33:56] Phase 4.1.1.1 BUFG Insertion
[06:33:56] Phase 1 Physical Synthesis Initialization
[06:34:56] Phase 4.2 Post Placement Cleanup
[06:34:56] Phase 4.3 Placer Reporting
[06:34:56] Phase 4.3.1 Print Estimated Congestion
[06:35:26] Phase 4.4 Final Placement Cleanup
[06:36:57] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 26m 44s 

[06:36:57] Starting logic routing..
[06:37:27] Phase 1 Build RT Design
[06:37:57] Phase 2 Router Initialization
[06:37:57] Phase 2.1 Fix Topology Constraints
[06:37:57] Phase 2.2 Pre Route Cleanup
[06:37:57] Phase 2.3 Global Clock Net Routing
[06:38:28] Phase 2.4 Update Timing
[06:40:29] Phase 3 Initial Routing
[06:40:29] Phase 3.1 Global Routing
[06:42:00] Phase 4 Rip-up And Reroute
[06:42:00] Phase 4.1 Global Iteration 0
[06:55:09] Phase 4.2 Global Iteration 1
[06:58:12] Phase 4.3 Global Iteration 2
[07:00:13] Phase 4.4 Global Iteration 3
[07:03:15] Phase 4.5 Global Iteration 4
[07:04:15] Phase 5 Delay and Skew Optimization
[07:04:15] Phase 5.1 Delay CleanUp
[07:04:15] Phase 5.1.1 Update Timing
[07:05:46] Phase 5.2 Clock Skew Optimization
[07:05:46] Phase 6 Post Hold Fix
[07:05:46] Phase 6.1 Hold Fix Iter
[07:05:46] Phase 6.1.1 Update Timing
[07:06:17] Phase 7 Route finalize
[07:06:17] Phase 8 Verifying routed nets
[07:06:17] Phase 9 Depositing Routes
[07:07:17] Phase 10 Post Router Timing
[07:07:48] Phase 11 Physical Synthesis in Router
[07:07:48] Phase 11.1 Physical Synthesis Initialization
[07:08:48] Phase 11.2 Critical Path Optimization
[07:08:48] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 31m 51s 

[07:08:48] Starting bitstream generation..
[07:15:23] Creating bitmap...
[07:16:41] Writing bitstream ./zcu106_base_wrapper.bit...
[07:16:41] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 07m 52s 
[07:16:40] Run vpl: Step impl: Completed
[07:16:41] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [07:16:41] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:58 ; elapsed = 01:30:58 . Memory (MB): peak = 1581.859 ; gain = 0.000 ; free physical = 117030 ; free virtual = 223008
INFO: [v++ 60-1443] [07:16:41] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/gqeJoin.rtd -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/gqeJoin.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/gqeJoin.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [07:17:00] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1581.859 ; gain = 0.000 ; free physical = 117745 ; free virtual = 223723
INFO: [v++ 60-1443] [07:17:00] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/system.bit --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/gqeJoin.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/gqeJoin_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/gqeJoin_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/gqeJoin.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link
XRT Build Version: 2.8.0 (Vitis)
       Build Date: 2020-11-04 13:51:01
          Hash ID: 70b0d7e5db97d08503f97ca713c33ecb01ddca64
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 19311216 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/system.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/gqeJoin_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 11270 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/gqeJoin_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 243976 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/gqeJoin.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 33031 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (19623477 bytes) to the output file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [07:17:01] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1581.859 ; gain = 0.000 ; free physical = 117715 ; free virtual = 223711
INFO: [v++ 60-1443] [07:17:01] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xclbin.info --input /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link
INFO: [v++ 60-1441] [07:17:03] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1581.859 ; gain = 0.000 ; free physical = 117648 ; free virtual = 223645
INFO: [v++ 60-1443] [07:17:03] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/link/run_link
INFO: [v++ 60-1441] [07:17:03] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1581.859 ; gain = 0.000 ; free physical = 117647 ; free virtual = 223644
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/reports/link/system_estimate_gqeJoin.xtxt
INFO: [v++ 60-2397] Platform default or user specified output type sd_card detected but is not a supported output for v++ --link. Use the v++ --package option instead to create SD card output.
INFO: [v++ 60-586] Created gqeJoin.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/reports/link/v++_link_gqeJoin_guidance.html
	Timing Report: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/reports/link/imp/impl_1_zcu106_base_wrapper_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_2/gqeJoin.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 32m 48s
INFO: [v++ 60-1653] Closing dispatch client.
