
#####==========stderr_mid==========#####:
'' is not a recognized processor for this target (ignoring processor)

#####==========stderr_asm==========#####:
# Machine code for function merge_sortR: SSA
Frame Objects:
  fi#-1: size=4, align=8, fixed, at location [SP+8]
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]
  fi#2: size=4, align=4, at location [SP]
  fi#3: size=4, align=4, at location [SP]
  fi#4: size=4, align=4, at location [SP]
  fi#5: size=4, align=4, at location [SP]
  fi#6: size=4, align=4, at location [SP]
  fi#7: size=4, align=4, at location [SP]
Function Live Ins: %A0 in %vreg2, %A1 in %vreg3

BB#0: derived from LLVM BB %entry
    Live Ins: %A0 %A1
	%vreg3<def> = COPY %A1; CPURegs:%vreg3
	%vreg2<def> = COPY %A0; CPURegs:%vreg2
	%vreg4<def> = LD <fi#-1>, 0; mem:LD4[FixedStack-1](align=8) CPURegs:%vreg4
	ST %vreg2, <fi#1>, 0; mem:ST4[%array.addr] CPURegs:%vreg2
	ST %vreg3, <fi#2>, 0; mem:ST4[%start.addr] CPURegs:%vreg3
	ST %vreg4, <fi#3>, 0; mem:ST4[%end.addr] CPURegs:%vreg4
	%vreg5<def> = LD <fi#2>, 0; mem:LD4[%start.addr] CPURegs:%vreg5
	%vreg6<def> = LT %vreg5<kill>, %vreg4; CPURegs:%vreg6,%vreg5,%vreg4
	JC %vreg6<kill>, <BB#2>; CPURegs:%vreg6
	Jmp <BB#1>
    Successors according to CFG: BB#1(16) BB#2(16)

BB#1: derived from LLVM BB %if.then
    Predecessors according to CFG: BB#0
	%vreg124<def> = MovGR %ZERO, -1; CPURegs:%vreg124
	ST %vreg124<kill>, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg124
	Jmp <BB#16>
    Successors according to CFG: BB#16

BB#2: derived from LLVM BB %if.end
    Predecessors according to CFG: BB#0
	%vreg7<def> = LD <fi#3>, 0; mem:LD4[%end.addr] CPURegs:%vreg7
	%vreg8<def> = LD <fi#2>, 0; mem:LD4[%start.addr] CPURegs:%vreg8
	%vreg9<def> = ADDu %vreg8<kill>, %vreg7<kill>; CPURegs:%vreg9,%vreg8,%vreg7
	%vreg10<def> = MovGR %ZERO, 31; CPURegs:%vreg10
	%vreg11<def> = SRL %vreg9, %vreg10<kill>; CPURegs:%vreg11,%vreg9,%vreg10
	%vreg12<def> = ADDu %vreg9, %vreg11<kill>; CPURegs:%vreg12,%vreg9,%vreg11
	%vreg13<def> = MovGR %ZERO, 1; CPURegs:%vreg13
	%vreg14<def> = SRA %vreg12<kill>, %vreg13<kill>; CPURegs:%vreg14,%vreg12,%vreg13
	ST %vreg14, <fi#4>, 0; mem:ST4[%mid] CPURegs:%vreg14
	%vreg15<def> = LD <fi#2>, 0; mem:LD4[%start.addr] CPURegs:%vreg15
	%vreg16<def> = LD <fi#1>, 0; mem:LD4[%array.addr] CPURegs:%vreg16
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg17<def> = COPY %SP; CPURegs:%vreg17
	ST %vreg14, %vreg17, 8; mem:ST4[<unknown>] CPURegs:%vreg14,%vreg17
	%A0<def> = COPY %vreg16; CPURegs:%vreg16
	%A1<def> = COPY %vreg15; CPURegs:%vreg15
	CALL <ga:@merge_sortR>, %A0, %A1, <regmask>, %SP<imp-def>, %V0<imp-def>
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg19<def> = LD <fi#1>, 0; mem:LD4[%array.addr] CPURegs:%vreg19
	%vreg20<def> = LD <fi#4>, 0; mem:LD4[%mid] CPURegs:%vreg20
	%vreg21<def> = LD <fi#3>, 0; mem:LD4[%end.addr] CPURegs:%vreg21
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg22<def> = COPY %SP; CPURegs:%vreg22
	ST %vreg21<kill>, %vreg22, 8; mem:ST4[<unknown>] CPURegs:%vreg21,%vreg22
	%vreg23<def> = ADDiu %vreg20<kill>, 1; CPURegs:%vreg23,%vreg20
	%A0<def> = COPY %vreg19; CPURegs:%vreg19
	%A1<def> = COPY %vreg23; CPURegs:%vreg23
	CALL <ga:@merge_sortR>, %A0, %A1, <regmask>, %SP<imp-def>, %V0<imp-def>
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg25<def> = LD <fi#2>, 0; mem:LD4[%start.addr] CPURegs:%vreg25
	ST %vreg25<kill>, <fi#5>, 0; mem:ST4[%i] CPURegs:%vreg25
	%vreg26<def> = LD <fi#4>, 0; mem:LD4[%mid] CPURegs:%vreg26
	%vreg27<def> = ADDiu %vreg26<kill>, 1; CPURegs:%vreg27,%vreg26
	ST %vreg27<kill>, <fi#6>, 0; mem:ST4[%j] CPURegs:%vreg27
	%vreg28<def> = LD <fi#2>, 0; mem:LD4[%start.addr] CPURegs:%vreg28
	ST %vreg28<kill>, <fi#7>, 0; mem:ST4[%k] CPURegs:%vreg28
    Successors according to CFG: BB#3

BB#3: derived from LLVM BB %for.cond
    Predecessors according to CFG: BB#2 BB#8 BB#7
	%vreg30<def> = LD <fi#4>, 0; mem:LD4[%mid] CPURegs:%vreg30
	%vreg31<def> = LD <fi#5>, 0; mem:LD4[%i] CPURegs:%vreg31
	%vreg32<def> = GT %vreg31<kill>, %vreg30<kill>; CPURegs:%vreg32,%vreg31,%vreg30
	JNC %vreg32, <BB#4>; CPURegs:%vreg32
    Successors according to CFG: BB#4(16) BB#20(16)

BB#20: 
    Predecessors according to CFG: BB#3
	%vreg29<def> = MovGR %ZERO, 0; CPURegs:%vreg29
	Jmp <BB#5>
    Successors according to CFG: BB#5

BB#21: 
    Predecessors according to CFG: BB#4
	%vreg127<def> = MovGR %ZERO, 1; CPURegs:%vreg127
	Jmp <BB#5>
    Successors according to CFG: BB#5

BB#4: derived from LLVM BB %land.rhs
    Predecessors according to CFG: BB#3
	%vreg33<def> = LD <fi#3>, 0; mem:LD4[%end.addr] CPURegs:%vreg33
	%vreg34<def> = LD <fi#6>, 0; mem:LD4[%j] CPURegs:%vreg34
	%vreg0<def> = LE %vreg34<kill>, %vreg33<kill>; CPURegs:%vreg0,%vreg34,%vreg33
	%vreg126<def> = MovGR %ZERO, 0; CPURegs:%vreg126
	JNC %vreg34<kill>, <BB#5>; CPURegs:%vreg34
	Jmp <BB#21>
    Successors according to CFG: BB#5 BB#21

BB#5: derived from LLVM BB %land.end
    Predecessors according to CFG: BB#4 BB#20 BB#21
	%vreg1<def> = PHI %vreg29, <BB#20>, %vreg126, <BB#4>, %vreg127, <BB#21>; CPURegs:%vreg1,%vreg29,%vreg126,%vreg127
	%vreg35<def> = EQI %vreg1, 0; CPURegs:%vreg35,%vreg1
	JNC %vreg35, <BB#6>; CPURegs:%vreg35
    Successors according to CFG: BB#6(124) BB#17(4)

BB#17: 
    Predecessors according to CFG: BB#5
	Jmp <BB#9>
    Successors according to CFG: BB#9

BB#6: derived from LLVM BB %for.body
    Predecessors according to CFG: BB#5
	%vreg87<def> = MovGR %ZERO, 2; CPURegs:%vreg87
	%vreg88<def> = LD <fi#6>, 0; mem:LD4[%j] CPURegs:%vreg88
	%vreg89<def> = SHL %vreg88<kill>, %vreg87; CPURegs:%vreg89,%vreg88,%vreg87
	%vreg90<def> = LD <fi#5>, 0; mem:LD4[%i] CPURegs:%vreg90
	%vreg91<def> = SHL %vreg90<kill>, %vreg87; CPURegs:%vreg91,%vreg90,%vreg87
	%vreg92<def> = LD <fi#1>, 0; mem:LD4[%array.addr] CPURegs:%vreg92
	%vreg93<def> = ADDu %vreg92, %vreg91<kill>; CPURegs:%vreg93,%vreg92,%vreg91
	%vreg94<def> = ADDu %vreg92, %vreg89<kill>; CPURegs:%vreg94,%vreg92,%vreg89
	%vreg95<def> = LD %vreg94<kill>, 0; mem:LD4[%arrayidx6] CPURegs:%vreg95,%vreg94
	%vreg96<def> = LD %vreg93<kill>, 0; mem:LD4[%arrayidx] CPURegs:%vreg96,%vreg93
	%vreg97<def> = LE %vreg96<kill>, %vreg95<kill>; CPURegs:%vreg97,%vreg96,%vreg95
	JC %vreg97<kill>, <BB#8>; CPURegs:%vreg97
	Jmp <BB#7>
    Successors according to CFG: BB#7(16) BB#8(16)

BB#7: derived from LLVM BB %if.then8
    Predecessors according to CFG: BB#6
	%vreg111<def> = LD <fi#6>, 0; mem:LD4[%j] CPURegs:%vreg111
	%vreg112<def> = ADDiu %vreg111, 1; CPURegs:%vreg112,%vreg111
	ST %vreg112<kill>, <fi#6>, 0; mem:ST4[%j] CPURegs:%vreg112
	%vreg114<def> = SHL %vreg111, %vreg87; CPURegs:%vreg114,%vreg111,%vreg87
	%vreg115<def> = LD <fi#1>, 0; mem:LD4[%array.addr] CPURegs:%vreg115
	%vreg116<def> = ADDu %vreg115<kill>, %vreg114<kill>; CPURegs:%vreg116,%vreg115,%vreg114
	%vreg117<def> = LD %vreg116<kill>, 0; mem:LD4[%arrayidx9] CPURegs:%vreg117,%vreg116
	%vreg118<def> = LD <fi#7>, 0; mem:LD4[%k] CPURegs:%vreg118
	%vreg119<def> = ADDiu %vreg118, 1; CPURegs:%vreg119,%vreg118
	ST %vreg119<kill>, <fi#7>, 0; mem:ST4[%k] CPURegs:%vreg119
	%vreg120<def> = SHL %vreg118, %vreg87; CPURegs:%vreg120,%vreg118,%vreg87
	%vreg121<def> = MovIGH %ZERO, <ga:@t_array>[TF=3]; CPURegs:%vreg121
	%vreg122<def,tied1> = MovIGL %vreg121<tied0>, <ga:@t_array>[TF=4]; CPURegs:%vreg122,%vreg121
	%vreg123<def> = ADDu %vreg122<kill>, %vreg120<kill>; CPURegs:%vreg123,%vreg122,%vreg120
	ST %vreg117<kill>, %vreg123<kill>, 0; mem:ST4[%arrayidx11] CPURegs:%vreg117,%vreg123
	Jmp <BB#3>
    Successors according to CFG: BB#3

BB#8: derived from LLVM BB %if.else
    Predecessors according to CFG: BB#6
	%vreg98<def> = LD <fi#5>, 0; mem:LD4[%i] CPURegs:%vreg98
	%vreg99<def> = ADDiu %vreg98, 1; CPURegs:%vreg99,%vreg98
	ST %vreg99<kill>, <fi#5>, 0; mem:ST4[%i] CPURegs:%vreg99
	%vreg101<def> = SHL %vreg98, %vreg87; CPURegs:%vreg101,%vreg98,%vreg87
	%vreg102<def> = LD <fi#1>, 0; mem:LD4[%array.addr] CPURegs:%vreg102
	%vreg103<def> = ADDu %vreg102<kill>, %vreg101<kill>; CPURegs:%vreg103,%vreg102,%vreg101
	%vreg104<def> = LD %vreg103<kill>, 0; mem:LD4[%arrayidx13] CPURegs:%vreg104,%vreg103
	%vreg105<def> = LD <fi#7>, 0; mem:LD4[%k] CPURegs:%vreg105
	%vreg106<def> = ADDiu %vreg105, 1; CPURegs:%vreg106,%vreg105
	ST %vreg106<kill>, <fi#7>, 0; mem:ST4[%k] CPURegs:%vreg106
	%vreg107<def> = SHL %vreg105, %vreg87; CPURegs:%vreg107,%vreg105,%vreg87
	%vreg108<def> = MovIGH %ZERO, <ga:@t_array>[TF=3]; CPURegs:%vreg108
	%vreg109<def,tied1> = MovIGL %vreg108<tied0>, <ga:@t_array>[TF=4]; CPURegs:%vreg109,%vreg108
	%vreg110<def> = ADDu %vreg109<kill>, %vreg107<kill>; CPURegs:%vreg110,%vreg109,%vreg107
	ST %vreg104<kill>, %vreg110<kill>, 0; mem:ST4[%arrayidx15] CPURegs:%vreg104,%vreg110
	Jmp <BB#3>
    Successors according to CFG: BB#3

BB#9: derived from LLVM BB %for.cond17
    Predecessors according to CFG: BB#10 BB#17
	%vreg36<def> = LD <fi#4>, 0; mem:LD4[%mid] CPURegs:%vreg36
	%vreg37<def> = LD <fi#5>, 0; mem:LD4[%i] CPURegs:%vreg37
	%vreg38<def> = GT %vreg37<kill>, %vreg36<kill>; CPURegs:%vreg38,%vreg37,%vreg36
	JNC %vreg38, <BB#10>; CPURegs:%vreg38
    Successors according to CFG: BB#10(124) BB#18(4)

BB#18: 
    Predecessors according to CFG: BB#9
	Jmp <BB#11>
    Successors according to CFG: BB#11

BB#10: derived from LLVM BB %for.inc
    Predecessors according to CFG: BB#9
	%vreg72<def> = MovGR %ZERO, 2; CPURegs:%vreg72
	%vreg73<def> = LD <fi#7>, 0; mem:LD4[%k] CPURegs:%vreg73
	%vreg74<def> = SHL %vreg73<kill>, %vreg72; CPURegs:%vreg74,%vreg73,%vreg72
	%vreg75<def> = MovIGH %ZERO, <ga:@t_array>[TF=3]; CPURegs:%vreg75
	%vreg76<def,tied1> = MovIGL %vreg75<tied0>, <ga:@t_array>[TF=4]; CPURegs:%vreg76,%vreg75
	%vreg77<def> = ADDu %vreg76<kill>, %vreg74<kill>; CPURegs:%vreg77,%vreg76,%vreg74
	%vreg78<def> = LD <fi#5>, 0; mem:LD4[%i] CPURegs:%vreg78
	%vreg79<def> = SHL %vreg78<kill>, %vreg72; CPURegs:%vreg79,%vreg78,%vreg72
	%vreg80<def> = LD <fi#1>, 0; mem:LD4[%array.addr] CPURegs:%vreg80
	%vreg81<def> = ADDu %vreg80<kill>, %vreg79<kill>; CPURegs:%vreg81,%vreg80,%vreg79
	%vreg82<def> = LD %vreg81<kill>, 0; mem:LD4[%arrayidx20] CPURegs:%vreg82,%vreg81
	ST %vreg82<kill>, %vreg77<kill>, 0; mem:ST4[%arrayidx21] CPURegs:%vreg82,%vreg77
	%vreg83<def> = LD <fi#5>, 0; mem:LD4[%i] CPURegs:%vreg83
	%vreg84<def> = ADDiu %vreg83<kill>, 1; CPURegs:%vreg84,%vreg83
	ST %vreg84<kill>, <fi#5>, 0; mem:ST4[%i] CPURegs:%vreg84
	%vreg85<def> = LD <fi#7>, 0; mem:LD4[%k] CPURegs:%vreg85
	%vreg86<def> = ADDiu %vreg85<kill>, 1; CPURegs:%vreg86,%vreg85
	ST %vreg86<kill>, <fi#7>, 0; mem:ST4[%k] CPURegs:%vreg86
	Jmp <BB#9>
    Successors according to CFG: BB#9

BB#11: derived from LLVM BB %for.cond25
    Predecessors according to CFG: BB#12 BB#18
	%vreg39<def> = LD <fi#3>, 0; mem:LD4[%end.addr] CPURegs:%vreg39
	%vreg40<def> = LD <fi#6>, 0; mem:LD4[%j] CPURegs:%vreg40
	%vreg41<def> = GT %vreg40<kill>, %vreg39<kill>; CPURegs:%vreg41,%vreg40,%vreg39
	JNC %vreg41, <BB#12>; CPURegs:%vreg41
    Successors according to CFG: BB#12(124) BB#19(4)

BB#19: 
    Predecessors according to CFG: BB#11
	Jmp <BB#13>
    Successors according to CFG: BB#13

BB#12: derived from LLVM BB %for.inc30
    Predecessors according to CFG: BB#11
	%vreg57<def> = MovGR %ZERO, 2; CPURegs:%vreg57
	%vreg58<def> = LD <fi#7>, 0; mem:LD4[%k] CPURegs:%vreg58
	%vreg59<def> = SHL %vreg58<kill>, %vreg57; CPURegs:%vreg59,%vreg58,%vreg57
	%vreg60<def> = MovIGH %ZERO, <ga:@t_array>[TF=3]; CPURegs:%vreg60
	%vreg61<def,tied1> = MovIGL %vreg60<tied0>, <ga:@t_array>[TF=4]; CPURegs:%vreg61,%vreg60
	%vreg62<def> = ADDu %vreg61<kill>, %vreg59<kill>; CPURegs:%vreg62,%vreg61,%vreg59
	%vreg63<def> = LD <fi#6>, 0; mem:LD4[%j] CPURegs:%vreg63
	%vreg64<def> = SHL %vreg63<kill>, %vreg57; CPURegs:%vreg64,%vreg63,%vreg57
	%vreg65<def> = LD <fi#1>, 0; mem:LD4[%array.addr] CPURegs:%vreg65
	%vreg66<def> = ADDu %vreg65<kill>, %vreg64<kill>; CPURegs:%vreg66,%vreg65,%vreg64
	%vreg67<def> = LD %vreg66<kill>, 0; mem:LD4[%arrayidx28] CPURegs:%vreg67,%vreg66
	ST %vreg67<kill>, %vreg62<kill>, 0; mem:ST4[%arrayidx29] CPURegs:%vreg67,%vreg62
	%vreg68<def> = LD <fi#6>, 0; mem:LD4[%j] CPURegs:%vreg68
	%vreg69<def> = ADDiu %vreg68<kill>, 1; CPURegs:%vreg69,%vreg68
	ST %vreg69<kill>, <fi#6>, 0; mem:ST4[%j] CPURegs:%vreg69
	%vreg70<def> = LD <fi#7>, 0; mem:LD4[%k] CPURegs:%vreg70
	%vreg71<def> = ADDiu %vreg70<kill>, 1; CPURegs:%vreg71,%vreg70
	ST %vreg71<kill>, <fi#7>, 0; mem:ST4[%k] CPURegs:%vreg71
	Jmp <BB#11>
    Successors according to CFG: BB#11

BB#13: derived from LLVM BB %for.cond34
    Predecessors according to CFG: BB#14 BB#19
	%vreg42<def> = LD <fi#3>, 0; mem:LD4[%end.addr] CPURegs:%vreg42
	%vreg43<def> = LD <fi#2>, 0; mem:LD4[%start.addr] CPURegs:%vreg43
	%vreg44<def> = GT %vreg43<kill>, %vreg42<kill>; CPURegs:%vreg44,%vreg43,%vreg42
	JC %vreg44<kill>, <BB#15>; CPURegs:%vreg44
	Jmp <BB#14>
    Successors according to CFG: BB#14(124) BB#15(4)

BB#14: derived from LLVM BB %for.inc39
    Predecessors according to CFG: BB#13
	%vreg46<def> = MovGR %ZERO, 2; CPURegs:%vreg46
	%vreg47<def> = LD <fi#2>, 0; mem:LD4[%start.addr] CPURegs:%vreg47
	%vreg48<def> = SHL %vreg47<kill>, %vreg46<kill>; CPURegs:%vreg48,%vreg47,%vreg46
	%vreg49<def> = LD <fi#1>, 0; mem:LD4[%array.addr] CPURegs:%vreg49
	%vreg50<def> = ADDu %vreg49<kill>, %vreg48; CPURegs:%vreg50,%vreg49,%vreg48
	%vreg51<def> = MovIGH %ZERO, <ga:@t_array>[TF=3]; CPURegs:%vreg51
	%vreg52<def,tied1> = MovIGL %vreg51<tied0>, <ga:@t_array>[TF=4]; CPURegs:%vreg52,%vreg51
	%vreg53<def> = ADDu %vreg52<kill>, %vreg48; CPURegs:%vreg53,%vreg52,%vreg48
	%vreg54<def> = LD %vreg53<kill>, 0; mem:LD4[%arrayidx37] CPURegs:%vreg54,%vreg53
	ST %vreg54<kill>, %vreg50<kill>, 0; mem:ST4[%arrayidx38] CPURegs:%vreg54,%vreg50
	%vreg55<def> = LD <fi#2>, 0; mem:LD4[%start.addr] CPURegs:%vreg55
	%vreg56<def> = ADDiu %vreg55<kill>, 1; CPURegs:%vreg56,%vreg55
	ST %vreg56<kill>, <fi#2>, 0; mem:ST4[%start.addr] CPURegs:%vreg56
	Jmp <BB#13>
    Successors according to CFG: BB#13

BB#15: derived from LLVM BB %for.end41
    Predecessors according to CFG: BB#13
	%vreg45<def> = MovGR %ZERO, 0; CPURegs:%vreg45
	ST %vreg45<kill>, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg45
    Successors according to CFG: BB#16

BB#16: derived from LLVM BB %return
    Predecessors according to CFG: BB#15 BB#1
	%vreg125<def> = LD <fi#0>, 0; mem:LD4[%retval] CPURegs:%vreg125
	%V0<def> = COPY %vreg125; CPURegs:%vreg125
	RetLR %V0<imp-use>

# End machine code for function merge_sortR.


#####==========stderr_obj==========#####:
# Machine code for function merge_sortR: SSA
Frame Objects:
  fi#-1: size=4, align=8, fixed, at location [SP+8]
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]
  fi#2: size=4, align=4, at location [SP]
  fi#3: size=4, align=4, at location [SP]
  fi#4: size=4, align=4, at location [SP]
  fi#5: size=4, align=4, at location [SP]
  fi#6: size=4, align=4, at location [SP]
  fi#7: size=4, align=4, at location [SP]
Function Live Ins: %A0 in %vreg2, %A1 in %vreg3

BB#0: derived from LLVM BB %entry
    Live Ins: %A0 %A1
	%vreg3<def> = COPY %A1; CPURegs:%vreg3
	%vreg2<def> = COPY %A0; CPURegs:%vreg2
	%vreg4<def> = LD <fi#-1>, 0; mem:LD4[FixedStack-1](align=8) CPURegs:%vreg4
	ST %vreg2, <fi#1>, 0; mem:ST4[%array.addr] CPURegs:%vreg2
	ST %vreg3, <fi#2>, 0; mem:ST4[%start.addr] CPURegs:%vreg3
	ST %vreg4, <fi#3>, 0; mem:ST4[%end.addr] CPURegs:%vreg4
	%vreg5<def> = LD <fi#2>, 0; mem:LD4[%start.addr] CPURegs:%vreg5
	%vreg6<def> = LT %vreg5<kill>, %vreg4; CPURegs:%vreg6,%vreg5,%vreg4
	JC %vreg6<kill>, <BB#2>; CPURegs:%vreg6
	Jmp <BB#1>
    Successors according to CFG: BB#1(16) BB#2(16)

BB#1: derived from LLVM BB %if.then
    Predecessors according to CFG: BB#0
	%vreg124<def> = MovGR %ZERO, -1; CPURegs:%vreg124
	ST %vreg124<kill>, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg124
	Jmp <BB#16>
    Successors according to CFG: BB#16

BB#2: derived from LLVM BB %if.end
    Predecessors according to CFG: BB#0
	%vreg7<def> = LD <fi#3>, 0; mem:LD4[%end.addr] CPURegs:%vreg7
	%vreg8<def> = LD <fi#2>, 0; mem:LD4[%start.addr] CPURegs:%vreg8
	%vreg9<def> = ADDu %vreg8<kill>, %vreg7<kill>; CPURegs:%vreg9,%vreg8,%vreg7
	%vreg10<def> = MovGR %ZERO, 31; CPURegs:%vreg10
	%vreg11<def> = SRL %vreg9, %vreg10<kill>; CPURegs:%vreg11,%vreg9,%vreg10
	%vreg12<def> = ADDu %vreg9, %vreg11<kill>; CPURegs:%vreg12,%vreg9,%vreg11
	%vreg13<def> = MovGR %ZERO, 1; CPURegs:%vreg13
	%vreg14<def> = SRA %vreg12<kill>, %vreg13<kill>; CPURegs:%vreg14,%vreg12,%vreg13
	ST %vreg14, <fi#4>, 0; mem:ST4[%mid] CPURegs:%vreg14
	%vreg15<def> = LD <fi#2>, 0; mem:LD4[%start.addr] CPURegs:%vreg15
	%vreg16<def> = LD <fi#1>, 0; mem:LD4[%array.addr] CPURegs:%vreg16
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg17<def> = COPY %SP; CPURegs:%vreg17
	ST %vreg14, %vreg17, 8; mem:ST4[<unknown>] CPURegs:%vreg14,%vreg17
	%A0<def> = COPY %vreg16; CPURegs:%vreg16
	%A1<def> = COPY %vreg15; CPURegs:%vreg15
	CALL <ga:@merge_sortR>, %A0, %A1, <regmask>, %SP<imp-def>, %V0<imp-def>
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg19<def> = LD <fi#1>, 0; mem:LD4[%array.addr] CPURegs:%vreg19
	%vreg20<def> = LD <fi#4>, 0; mem:LD4[%mid] CPURegs:%vreg20
	%vreg21<def> = LD <fi#3>, 0; mem:LD4[%end.addr] CPURegs:%vreg21
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg22<def> = COPY %SP; CPURegs:%vreg22
	ST %vreg21<kill>, %vreg22, 8; mem:ST4[<unknown>] CPURegs:%vreg21,%vreg22
	%vreg23<def> = ADDiu %vreg20<kill>, 1; CPURegs:%vreg23,%vreg20
	%A0<def> = COPY %vreg19; CPURegs:%vreg19
	%A1<def> = COPY %vreg23; CPURegs:%vreg23
	CALL <ga:@merge_sortR>, %A0, %A1, <regmask>, %SP<imp-def>, %V0<imp-def>
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg25<def> = LD <fi#2>, 0; mem:LD4[%start.addr] CPURegs:%vreg25
	ST %vreg25<kill>, <fi#5>, 0; mem:ST4[%i] CPURegs:%vreg25
	%vreg26<def> = LD <fi#4>, 0; mem:LD4[%mid] CPURegs:%vreg26
	%vreg27<def> = ADDiu %vreg26<kill>, 1; CPURegs:%vreg27,%vreg26
	ST %vreg27<kill>, <fi#6>, 0; mem:ST4[%j] CPURegs:%vreg27
	%vreg28<def> = LD <fi#2>, 0; mem:LD4[%start.addr] CPURegs:%vreg28
	ST %vreg28<kill>, <fi#7>, 0; mem:ST4[%k] CPURegs:%vreg28
    Successors according to CFG: BB#3

BB#3: derived from LLVM BB %for.cond
    Predecessors according to CFG: BB#2 BB#8 BB#7
	%vreg30<def> = LD <fi#4>, 0; mem:LD4[%mid] CPURegs:%vreg30
	%vreg31<def> = LD <fi#5>, 0; mem:LD4[%i] CPURegs:%vreg31
	%vreg32<def> = GT %vreg31<kill>, %vreg30<kill>; CPURegs:%vreg32,%vreg31,%vreg30
	JNC %vreg32, <BB#4>; CPURegs:%vreg32
    Successors according to CFG: BB#4(16) BB#20(16)

BB#20: 
    Predecessors according to CFG: BB#3
	%vreg29<def> = MovGR %ZERO, 0; CPURegs:%vreg29
	Jmp <BB#5>
    Successors according to CFG: BB#5

BB#21: 
    Predecessors according to CFG: BB#4
	%vreg127<def> = MovGR %ZERO, 1; CPURegs:%vreg127
	Jmp <BB#5>
    Successors according to CFG: BB#5

BB#4: derived from LLVM BB %land.rhs
    Predecessors according to CFG: BB#3
	%vreg33<def> = LD <fi#3>, 0; mem:LD4[%end.addr] CPURegs:%vreg33
	%vreg34<def> = LD <fi#6>, 0; mem:LD4[%j] CPURegs:%vreg34
	%vreg0<def> = LE %vreg34<kill>, %vreg33<kill>; CPURegs:%vreg0,%vreg34,%vreg33
	%vreg126<def> = MovGR %ZERO, 0; CPURegs:%vreg126
	JNC %vreg34<kill>, <BB#5>; CPURegs:%vreg34
	Jmp <BB#21>
    Successors according to CFG: BB#5 BB#21

BB#5: derived from LLVM BB %land.end
    Predecessors according to CFG: BB#4 BB#20 BB#21
	%vreg1<def> = PHI %vreg29, <BB#20>, %vreg126, <BB#4>, %vreg127, <BB#21>; CPURegs:%vreg1,%vreg29,%vreg126,%vreg127
	%vreg35<def> = EQI %vreg1, 0; CPURegs:%vreg35,%vreg1
	JNC %vreg35, <BB#6>; CPURegs:%vreg35
    Successors according to CFG: BB#6(124) BB#17(4)

BB#17: 
    Predecessors according to CFG: BB#5
	Jmp <BB#9>
    Successors according to CFG: BB#9

BB#6: derived from LLVM BB %for.body
    Predecessors according to CFG: BB#5
	%vreg87<def> = MovGR %ZERO, 2; CPURegs:%vreg87
	%vreg88<def> = LD <fi#6>, 0; mem:LD4[%j] CPURegs:%vreg88
	%vreg89<def> = SHL %vreg88<kill>, %vreg87; CPURegs:%vreg89,%vreg88,%vreg87
	%vreg90<def> = LD <fi#5>, 0; mem:LD4[%i] CPURegs:%vreg90
	%vreg91<def> = SHL %vreg90<kill>, %vreg87; CPURegs:%vreg91,%vreg90,%vreg87
	%vreg92<def> = LD <fi#1>, 0; mem:LD4[%array.addr] CPURegs:%vreg92
	%vreg93<def> = ADDu %vreg92, %vreg91<kill>; CPURegs:%vreg93,%vreg92,%vreg91
	%vreg94<def> = ADDu %vreg92, %vreg89<kill>; CPURegs:%vreg94,%vreg92,%vreg89
	%vreg95<def> = LD %vreg94<kill>, 0; mem:LD4[%arrayidx6] CPURegs:%vreg95,%vreg94
	%vreg96<def> = LD %vreg93<kill>, 0; mem:LD4[%arrayidx] CPURegs:%vreg96,%vreg93
	%vreg97<def> = LE %vreg96<kill>, %vreg95<kill>; CPURegs:%vreg97,%vreg96,%vreg95
	JC %vreg97<kill>, <BB#8>; CPURegs:%vreg97
	Jmp <BB#7>
    Successors according to CFG: BB#7(16) BB#8(16)

BB#7: derived from LLVM BB %if.then8
    Predecessors according to CFG: BB#6
	%vreg111<def> = LD <fi#6>, 0; mem:LD4[%j] CPURegs:%vreg111
	%vreg112<def> = ADDiu %vreg111, 1; CPURegs:%vreg112,%vreg111
	ST %vreg112<kill>, <fi#6>, 0; mem:ST4[%j] CPURegs:%vreg112
	%vreg114<def> = SHL %vreg111, %vreg87; CPURegs:%vreg114,%vreg111,%vreg87
	%vreg115<def> = LD <fi#1>, 0; mem:LD4[%array.addr] CPURegs:%vreg115
	%vreg116<def> = ADDu %vreg115<kill>, %vreg114<kill>; CPURegs:%vreg116,%vreg115,%vreg114
	%vreg117<def> = LD %vreg116<kill>, 0; mem:LD4[%arrayidx9] CPURegs:%vreg117,%vreg116
	%vreg118<def> = LD <fi#7>, 0; mem:LD4[%k] CPURegs:%vreg118
	%vreg119<def> = ADDiu %vreg118, 1; CPURegs:%vreg119,%vreg118
	ST %vreg119<kill>, <fi#7>, 0; mem:ST4[%k] CPURegs:%vreg119
	%vreg120<def> = SHL %vreg118, %vreg87; CPURegs:%vreg120,%vreg118,%vreg87
	%vreg121<def> = MovIGH %ZERO, <ga:@t_array>[TF=3]; CPURegs:%vreg121
	%vreg122<def,tied1> = MovIGL %vreg121<tied0>, <ga:@t_array>[TF=4]; CPURegs:%vreg122,%vreg121
	%vreg123<def> = ADDu %vreg122<kill>, %vreg120<kill>; CPURegs:%vreg123,%vreg122,%vreg120
	ST %vreg117<kill>, %vreg123<kill>, 0; mem:ST4[%arrayidx11] CPURegs:%vreg117,%vreg123
	Jmp <BB#3>
    Successors according to CFG: BB#3

BB#8: derived from LLVM BB %if.else
    Predecessors according to CFG: BB#6
	%vreg98<def> = LD <fi#5>, 0; mem:LD4[%i] CPURegs:%vreg98
	%vreg99<def> = ADDiu %vreg98, 1; CPURegs:%vreg99,%vreg98
	ST %vreg99<kill>, <fi#5>, 0; mem:ST4[%i] CPURegs:%vreg99
	%vreg101<def> = SHL %vreg98, %vreg87; CPURegs:%vreg101,%vreg98,%vreg87
	%vreg102<def> = LD <fi#1>, 0; mem:LD4[%array.addr] CPURegs:%vreg102
	%vreg103<def> = ADDu %vreg102<kill>, %vreg101<kill>; CPURegs:%vreg103,%vreg102,%vreg101
	%vreg104<def> = LD %vreg103<kill>, 0; mem:LD4[%arrayidx13] CPURegs:%vreg104,%vreg103
	%vreg105<def> = LD <fi#7>, 0; mem:LD4[%k] CPURegs:%vreg105
	%vreg106<def> = ADDiu %vreg105, 1; CPURegs:%vreg106,%vreg105
	ST %vreg106<kill>, <fi#7>, 0; mem:ST4[%k] CPURegs:%vreg106
	%vreg107<def> = SHL %vreg105, %vreg87; CPURegs:%vreg107,%vreg105,%vreg87
	%vreg108<def> = MovIGH %ZERO, <ga:@t_array>[TF=3]; CPURegs:%vreg108
	%vreg109<def,tied1> = MovIGL %vreg108<tied0>, <ga:@t_array>[TF=4]; CPURegs:%vreg109,%vreg108
	%vreg110<def> = ADDu %vreg109<kill>, %vreg107<kill>; CPURegs:%vreg110,%vreg109,%vreg107
	ST %vreg104<kill>, %vreg110<kill>, 0; mem:ST4[%arrayidx15] CPURegs:%vreg104,%vreg110
	Jmp <BB#3>
    Successors according to CFG: BB#3

BB#9: derived from LLVM BB %for.cond17
    Predecessors according to CFG: BB#10 BB#17
	%vreg36<def> = LD <fi#4>, 0; mem:LD4[%mid] CPURegs:%vreg36
	%vreg37<def> = LD <fi#5>, 0; mem:LD4[%i] CPURegs:%vreg37
	%vreg38<def> = GT %vreg37<kill>, %vreg36<kill>; CPURegs:%vreg38,%vreg37,%vreg36
	JNC %vreg38, <BB#10>; CPURegs:%vreg38
    Successors according to CFG: BB#10(124) BB#18(4)

BB#18: 
    Predecessors according to CFG: BB#9
	Jmp <BB#11>
    Successors according to CFG: BB#11

BB#10: derived from LLVM BB %for.inc
    Predecessors according to CFG: BB#9
	%vreg72<def> = MovGR %ZERO, 2; CPURegs:%vreg72
	%vreg73<def> = LD <fi#7>, 0; mem:LD4[%k] CPURegs:%vreg73
	%vreg74<def> = SHL %vreg73<kill>, %vreg72; CPURegs:%vreg74,%vreg73,%vreg72
	%vreg75<def> = MovIGH %ZERO, <ga:@t_array>[TF=3]; CPURegs:%vreg75
	%vreg76<def,tied1> = MovIGL %vreg75<tied0>, <ga:@t_array>[TF=4]; CPURegs:%vreg76,%vreg75
	%vreg77<def> = ADDu %vreg76<kill>, %vreg74<kill>; CPURegs:%vreg77,%vreg76,%vreg74
	%vreg78<def> = LD <fi#5>, 0; mem:LD4[%i] CPURegs:%vreg78
	%vreg79<def> = SHL %vreg78<kill>, %vreg72; CPURegs:%vreg79,%vreg78,%vreg72
	%vreg80<def> = LD <fi#1>, 0; mem:LD4[%array.addr] CPURegs:%vreg80
	%vreg81<def> = ADDu %vreg80<kill>, %vreg79<kill>; CPURegs:%vreg81,%vreg80,%vreg79
	%vreg82<def> = LD %vreg81<kill>, 0; mem:LD4[%arrayidx20] CPURegs:%vreg82,%vreg81
	ST %vreg82<kill>, %vreg77<kill>, 0; mem:ST4[%arrayidx21] CPURegs:%vreg82,%vreg77
	%vreg83<def> = LD <fi#5>, 0; mem:LD4[%i] CPURegs:%vreg83
	%vreg84<def> = ADDiu %vreg83<kill>, 1; CPURegs:%vreg84,%vreg83
	ST %vreg84<kill>, <fi#5>, 0; mem:ST4[%i] CPURegs:%vreg84
	%vreg85<def> = LD <fi#7>, 0; mem:LD4[%k] CPURegs:%vreg85
	%vreg86<def> = ADDiu %vreg85<kill>, 1; CPURegs:%vreg86,%vreg85
	ST %vreg86<kill>, <fi#7>, 0; mem:ST4[%k] CPURegs:%vreg86
	Jmp <BB#9>
    Successors according to CFG: BB#9

BB#11: derived from LLVM BB %for.cond25
    Predecessors according to CFG: BB#12 BB#18
	%vreg39<def> = LD <fi#3>, 0; mem:LD4[%end.addr] CPURegs:%vreg39
	%vreg40<def> = LD <fi#6>, 0; mem:LD4[%j] CPURegs:%vreg40
	%vreg41<def> = GT %vreg40<kill>, %vreg39<kill>; CPURegs:%vreg41,%vreg40,%vreg39
	JNC %vreg41, <BB#12>; CPURegs:%vreg41
    Successors according to CFG: BB#12(124) BB#19(4)

BB#19: 
    Predecessors according to CFG: BB#11
	Jmp <BB#13>
    Successors according to CFG: BB#13

BB#12: derived from LLVM BB %for.inc30
    Predecessors according to CFG: BB#11
	%vreg57<def> = MovGR %ZERO, 2; CPURegs:%vreg57
	%vreg58<def> = LD <fi#7>, 0; mem:LD4[%k] CPURegs:%vreg58
	%vreg59<def> = SHL %vreg58<kill>, %vreg57; CPURegs:%vreg59,%vreg58,%vreg57
	%vreg60<def> = MovIGH %ZERO, <ga:@t_array>[TF=3]; CPURegs:%vreg60
	%vreg61<def,tied1> = MovIGL %vreg60<tied0>, <ga:@t_array>[TF=4]; CPURegs:%vreg61,%vreg60
	%vreg62<def> = ADDu %vreg61<kill>, %vreg59<kill>; CPURegs:%vreg62,%vreg61,%vreg59
	%vreg63<def> = LD <fi#6>, 0; mem:LD4[%j] CPURegs:%vreg63
	%vreg64<def> = SHL %vreg63<kill>, %vreg57; CPURegs:%vreg64,%vreg63,%vreg57
	%vreg65<def> = LD <fi#1>, 0; mem:LD4[%array.addr] CPURegs:%vreg65
	%vreg66<def> = ADDu %vreg65<kill>, %vreg64<kill>; CPURegs:%vreg66,%vreg65,%vreg64
	%vreg67<def> = LD %vreg66<kill>, 0; mem:LD4[%arrayidx28] CPURegs:%vreg67,%vreg66
	ST %vreg67<kill>, %vreg62<kill>, 0; mem:ST4[%arrayidx29] CPURegs:%vreg67,%vreg62
	%vreg68<def> = LD <fi#6>, 0; mem:LD4[%j] CPURegs:%vreg68
	%vreg69<def> = ADDiu %vreg68<kill>, 1; CPURegs:%vreg69,%vreg68
	ST %vreg69<kill>, <fi#6>, 0; mem:ST4[%j] CPURegs:%vreg69
	%vreg70<def> = LD <fi#7>, 0; mem:LD4[%k] CPURegs:%vreg70
	%vreg71<def> = ADDiu %vreg70<kill>, 1; CPURegs:%vreg71,%vreg70
	ST %vreg71<kill>, <fi#7>, 0; mem:ST4[%k] CPURegs:%vreg71
	Jmp <BB#11>
    Successors according to CFG: BB#11

BB#13: derived from LLVM BB %for.cond34
    Predecessors according to CFG: BB#14 BB#19
	%vreg42<def> = LD <fi#3>, 0; mem:LD4[%end.addr] CPURegs:%vreg42
	%vreg43<def> = LD <fi#2>, 0; mem:LD4[%start.addr] CPURegs:%vreg43
	%vreg44<def> = GT %vreg43<kill>, %vreg42<kill>; CPURegs:%vreg44,%vreg43,%vreg42
	JC %vreg44<kill>, <BB#15>; CPURegs:%vreg44
	Jmp <BB#14>
    Successors according to CFG: BB#14(124) BB#15(4)

BB#14: derived from LLVM BB %for.inc39
    Predecessors according to CFG: BB#13
	%vreg46<def> = MovGR %ZERO, 2; CPURegs:%vreg46
	%vreg47<def> = LD <fi#2>, 0; mem:LD4[%start.addr] CPURegs:%vreg47
	%vreg48<def> = SHL %vreg47<kill>, %vreg46<kill>; CPURegs:%vreg48,%vreg47,%vreg46
	%vreg49<def> = LD <fi#1>, 0; mem:LD4[%array.addr] CPURegs:%vreg49
	%vreg50<def> = ADDu %vreg49<kill>, %vreg48; CPURegs:%vreg50,%vreg49,%vreg48
	%vreg51<def> = MovIGH %ZERO, <ga:@t_array>[TF=3]; CPURegs:%vreg51
	%vreg52<def,tied1> = MovIGL %vreg51<tied0>, <ga:@t_array>[TF=4]; CPURegs:%vreg52,%vreg51
	%vreg53<def> = ADDu %vreg52<kill>, %vreg48; CPURegs:%vreg53,%vreg52,%vreg48
	%vreg54<def> = LD %vreg53<kill>, 0; mem:LD4[%arrayidx37] CPURegs:%vreg54,%vreg53
	ST %vreg54<kill>, %vreg50<kill>, 0; mem:ST4[%arrayidx38] CPURegs:%vreg54,%vreg50
	%vreg55<def> = LD <fi#2>, 0; mem:LD4[%start.addr] CPURegs:%vreg55
	%vreg56<def> = ADDiu %vreg55<kill>, 1; CPURegs:%vreg56,%vreg55
	ST %vreg56<kill>, <fi#2>, 0; mem:ST4[%start.addr] CPURegs:%vreg56
	Jmp <BB#13>
    Successors according to CFG: BB#13

BB#15: derived from LLVM BB %for.end41
    Predecessors according to CFG: BB#13
	%vreg45<def> = MovGR %ZERO, 0; CPURegs:%vreg45
	ST %vreg45<kill>, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg45
    Successors according to CFG: BB#16

BB#16: derived from LLVM BB %return
    Predecessors according to CFG: BB#15 BB#1
	%vreg125<def> = LD <fi#0>, 0; mem:LD4[%retval] CPURegs:%vreg125
	%V0<def> = COPY %vreg125; CPURegs:%vreg125
	RetLR %V0<imp-use>

# End machine code for function merge_sortR.

