// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dataflow_in_loop_HH_
#define _dataflow_in_loop_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Loop_0_proc19.h"
#include "Loop_1_proc.h"
#include "memcpy_omatrix_out_b.h"
#include "dataflow_in_loop_dEe.h"
#include "dataflow_in_loop_tde.h"
#include "fifo_w1_d2_A.h"
#include "fifo_w30_d1_A.h"
#include "fifo_w30_d2_A.h"

namespace ap_rtl {

struct dataflow_in_loop : public sc_module {
    // Port declarations 103
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<2> > i_0_i_i;
    sc_out< sc_logic > m_axi_imatrix_AWVALID;
    sc_in< sc_logic > m_axi_imatrix_AWREADY;
    sc_out< sc_lv<32> > m_axi_imatrix_AWADDR;
    sc_out< sc_lv<1> > m_axi_imatrix_AWID;
    sc_out< sc_lv<32> > m_axi_imatrix_AWLEN;
    sc_out< sc_lv<3> > m_axi_imatrix_AWSIZE;
    sc_out< sc_lv<2> > m_axi_imatrix_AWBURST;
    sc_out< sc_lv<2> > m_axi_imatrix_AWLOCK;
    sc_out< sc_lv<4> > m_axi_imatrix_AWCACHE;
    sc_out< sc_lv<3> > m_axi_imatrix_AWPROT;
    sc_out< sc_lv<4> > m_axi_imatrix_AWQOS;
    sc_out< sc_lv<4> > m_axi_imatrix_AWREGION;
    sc_out< sc_lv<1> > m_axi_imatrix_AWUSER;
    sc_out< sc_logic > m_axi_imatrix_WVALID;
    sc_in< sc_logic > m_axi_imatrix_WREADY;
    sc_out< sc_lv<32> > m_axi_imatrix_WDATA;
    sc_out< sc_lv<4> > m_axi_imatrix_WSTRB;
    sc_out< sc_logic > m_axi_imatrix_WLAST;
    sc_out< sc_lv<1> > m_axi_imatrix_WID;
    sc_out< sc_lv<1> > m_axi_imatrix_WUSER;
    sc_out< sc_logic > m_axi_imatrix_ARVALID;
    sc_in< sc_logic > m_axi_imatrix_ARREADY;
    sc_out< sc_lv<32> > m_axi_imatrix_ARADDR;
    sc_out< sc_lv<1> > m_axi_imatrix_ARID;
    sc_out< sc_lv<32> > m_axi_imatrix_ARLEN;
    sc_out< sc_lv<3> > m_axi_imatrix_ARSIZE;
    sc_out< sc_lv<2> > m_axi_imatrix_ARBURST;
    sc_out< sc_lv<2> > m_axi_imatrix_ARLOCK;
    sc_out< sc_lv<4> > m_axi_imatrix_ARCACHE;
    sc_out< sc_lv<3> > m_axi_imatrix_ARPROT;
    sc_out< sc_lv<4> > m_axi_imatrix_ARQOS;
    sc_out< sc_lv<4> > m_axi_imatrix_ARREGION;
    sc_out< sc_lv<1> > m_axi_imatrix_ARUSER;
    sc_in< sc_logic > m_axi_imatrix_RVALID;
    sc_out< sc_logic > m_axi_imatrix_RREADY;
    sc_in< sc_lv<32> > m_axi_imatrix_RDATA;
    sc_in< sc_logic > m_axi_imatrix_RLAST;
    sc_in< sc_lv<1> > m_axi_imatrix_RID;
    sc_in< sc_lv<1> > m_axi_imatrix_RUSER;
    sc_in< sc_lv<2> > m_axi_imatrix_RRESP;
    sc_in< sc_logic > m_axi_imatrix_BVALID;
    sc_out< sc_logic > m_axi_imatrix_BREADY;
    sc_in< sc_lv<2> > m_axi_imatrix_BRESP;
    sc_in< sc_lv<1> > m_axi_imatrix_BID;
    sc_in< sc_lv<1> > m_axi_imatrix_BUSER;
    sc_in< sc_lv<30> > imatrix_offset;
    sc_out< sc_logic > m_axi_omatrix_AWVALID;
    sc_in< sc_logic > m_axi_omatrix_AWREADY;
    sc_out< sc_lv<32> > m_axi_omatrix_AWADDR;
    sc_out< sc_lv<1> > m_axi_omatrix_AWID;
    sc_out< sc_lv<32> > m_axi_omatrix_AWLEN;
    sc_out< sc_lv<3> > m_axi_omatrix_AWSIZE;
    sc_out< sc_lv<2> > m_axi_omatrix_AWBURST;
    sc_out< sc_lv<2> > m_axi_omatrix_AWLOCK;
    sc_out< sc_lv<4> > m_axi_omatrix_AWCACHE;
    sc_out< sc_lv<3> > m_axi_omatrix_AWPROT;
    sc_out< sc_lv<4> > m_axi_omatrix_AWQOS;
    sc_out< sc_lv<4> > m_axi_omatrix_AWREGION;
    sc_out< sc_lv<1> > m_axi_omatrix_AWUSER;
    sc_out< sc_logic > m_axi_omatrix_WVALID;
    sc_in< sc_logic > m_axi_omatrix_WREADY;
    sc_out< sc_lv<32> > m_axi_omatrix_WDATA;
    sc_out< sc_lv<4> > m_axi_omatrix_WSTRB;
    sc_out< sc_logic > m_axi_omatrix_WLAST;
    sc_out< sc_lv<1> > m_axi_omatrix_WID;
    sc_out< sc_lv<1> > m_axi_omatrix_WUSER;
    sc_out< sc_logic > m_axi_omatrix_ARVALID;
    sc_in< sc_logic > m_axi_omatrix_ARREADY;
    sc_out< sc_lv<32> > m_axi_omatrix_ARADDR;
    sc_out< sc_lv<1> > m_axi_omatrix_ARID;
    sc_out< sc_lv<32> > m_axi_omatrix_ARLEN;
    sc_out< sc_lv<3> > m_axi_omatrix_ARSIZE;
    sc_out< sc_lv<2> > m_axi_omatrix_ARBURST;
    sc_out< sc_lv<2> > m_axi_omatrix_ARLOCK;
    sc_out< sc_lv<4> > m_axi_omatrix_ARCACHE;
    sc_out< sc_lv<3> > m_axi_omatrix_ARPROT;
    sc_out< sc_lv<4> > m_axi_omatrix_ARQOS;
    sc_out< sc_lv<4> > m_axi_omatrix_ARREGION;
    sc_out< sc_lv<1> > m_axi_omatrix_ARUSER;
    sc_in< sc_logic > m_axi_omatrix_RVALID;
    sc_out< sc_logic > m_axi_omatrix_RREADY;
    sc_in< sc_lv<32> > m_axi_omatrix_RDATA;
    sc_in< sc_logic > m_axi_omatrix_RLAST;
    sc_in< sc_lv<1> > m_axi_omatrix_RID;
    sc_in< sc_lv<1> > m_axi_omatrix_RUSER;
    sc_in< sc_lv<2> > m_axi_omatrix_RRESP;
    sc_in< sc_logic > m_axi_omatrix_BVALID;
    sc_out< sc_logic > m_axi_omatrix_BREADY;
    sc_in< sc_lv<2> > m_axi_omatrix_BRESP;
    sc_in< sc_lv<1> > m_axi_omatrix_BID;
    sc_in< sc_lv<1> > m_axi_omatrix_BUSER;
    sc_in< sc_lv<30> > omatrix_offset;
    sc_in< sc_logic > i_0_i_i_ap_vld;
    sc_in< sc_logic > imatrix_offset_ap_vld;
    sc_in< sc_logic > omatrix_offset_ap_vld;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const2;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<6> > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const3;
    sc_signal< sc_lv<2> > ap_var_for_const4;
    sc_signal< sc_lv<1> > ap_var_for_const5;


    // Module declarations
    dataflow_in_loop(sc_module_name name);
    SC_HAS_PROCESS(dataflow_in_loop);

    ~dataflow_in_loop();

    sc_trace_file* mVcdFile;

    dataflow_in_loop_dEe* in1_buf_0_U;
    dataflow_in_loop_dEe* in1_buf_1_U;
    dataflow_in_loop_dEe* in1_buf_2_U;
    dataflow_in_loop_dEe* in1_buf_3_U;
    dataflow_in_loop_dEe* in1_buf_4_U;
    dataflow_in_loop_dEe* in1_buf_5_U;
    dataflow_in_loop_dEe* in1_buf_6_U;
    dataflow_in_loop_dEe* in1_buf_7_U;
    dataflow_in_loop_dEe* in1_buf_8_U;
    dataflow_in_loop_dEe* in1_buf_9_U;
    dataflow_in_loop_dEe* in1_buf_10_U;
    dataflow_in_loop_dEe* in1_buf_11_U;
    dataflow_in_loop_dEe* in1_buf_12_U;
    dataflow_in_loop_dEe* in1_buf_13_U;
    dataflow_in_loop_dEe* in1_buf_14_U;
    dataflow_in_loop_dEe* in1_buf_15_U;
    dataflow_in_loop_tde* out_buf_0_U;
    dataflow_in_loop_tde* out_buf_1_U;
    dataflow_in_loop_tde* out_buf_2_U;
    dataflow_in_loop_tde* out_buf_3_U;
    dataflow_in_loop_tde* out_buf_4_U;
    dataflow_in_loop_tde* out_buf_5_U;
    dataflow_in_loop_tde* out_buf_6_U;
    dataflow_in_loop_tde* out_buf_7_U;
    dataflow_in_loop_tde* out_buf_8_U;
    dataflow_in_loop_tde* out_buf_9_U;
    dataflow_in_loop_tde* out_buf_10_U;
    dataflow_in_loop_tde* out_buf_11_U;
    dataflow_in_loop_tde* out_buf_12_U;
    dataflow_in_loop_tde* out_buf_13_U;
    dataflow_in_loop_tde* out_buf_14_U;
    dataflow_in_loop_tde* out_buf_15_U;
    Loop_0_proc19* Loop_0_proc19_U0;
    Loop_1_proc* Loop_1_proc_U0;
    memcpy_omatrix_out_b* memcpy_omatrix_out_b_U0;
    fifo_w1_d2_A* i_0_i_i_c_U;
    fifo_w30_d1_A* imatrix_offset_c_U;
    fifo_w30_d2_A* omatrix_offset_c_U;
    sc_signal< sc_lv<6> > in1_buf_0_i_q0;
    sc_signal< sc_lv<6> > in1_buf_0_t_q0;
    sc_signal< sc_lv<6> > in1_buf_1_i_q0;
    sc_signal< sc_lv<6> > in1_buf_1_t_q0;
    sc_signal< sc_lv<6> > in1_buf_2_i_q0;
    sc_signal< sc_lv<6> > in1_buf_2_t_q0;
    sc_signal< sc_lv<6> > in1_buf_3_i_q0;
    sc_signal< sc_lv<6> > in1_buf_3_t_q0;
    sc_signal< sc_lv<6> > in1_buf_4_i_q0;
    sc_signal< sc_lv<6> > in1_buf_4_t_q0;
    sc_signal< sc_lv<6> > in1_buf_5_i_q0;
    sc_signal< sc_lv<6> > in1_buf_5_t_q0;
    sc_signal< sc_lv<6> > in1_buf_6_i_q0;
    sc_signal< sc_lv<6> > in1_buf_6_t_q0;
    sc_signal< sc_lv<6> > in1_buf_7_i_q0;
    sc_signal< sc_lv<6> > in1_buf_7_t_q0;
    sc_signal< sc_lv<6> > in1_buf_8_i_q0;
    sc_signal< sc_lv<6> > in1_buf_8_t_q0;
    sc_signal< sc_lv<6> > in1_buf_9_i_q0;
    sc_signal< sc_lv<6> > in1_buf_9_t_q0;
    sc_signal< sc_lv<6> > in1_buf_10_i_q0;
    sc_signal< sc_lv<6> > in1_buf_10_t_q0;
    sc_signal< sc_lv<6> > in1_buf_11_i_q0;
    sc_signal< sc_lv<6> > in1_buf_11_t_q0;
    sc_signal< sc_lv<6> > in1_buf_12_i_q0;
    sc_signal< sc_lv<6> > in1_buf_12_t_q0;
    sc_signal< sc_lv<6> > in1_buf_13_i_q0;
    sc_signal< sc_lv<6> > in1_buf_13_t_q0;
    sc_signal< sc_lv<6> > in1_buf_14_i_q0;
    sc_signal< sc_lv<6> > in1_buf_14_t_q0;
    sc_signal< sc_lv<6> > in1_buf_15_i_q0;
    sc_signal< sc_lv<6> > in1_buf_15_t_q0;
    sc_signal< sc_lv<32> > out_buf_0_i_q0;
    sc_signal< sc_lv<32> > out_buf_0_t_q0;
    sc_signal< sc_lv<32> > out_buf_1_i_q0;
    sc_signal< sc_lv<32> > out_buf_1_t_q0;
    sc_signal< sc_lv<32> > out_buf_2_i_q0;
    sc_signal< sc_lv<32> > out_buf_2_t_q0;
    sc_signal< sc_lv<32> > out_buf_3_i_q0;
    sc_signal< sc_lv<32> > out_buf_3_t_q0;
    sc_signal< sc_lv<32> > out_buf_4_i_q0;
    sc_signal< sc_lv<32> > out_buf_4_t_q0;
    sc_signal< sc_lv<32> > out_buf_5_i_q0;
    sc_signal< sc_lv<32> > out_buf_5_t_q0;
    sc_signal< sc_lv<32> > out_buf_6_i_q0;
    sc_signal< sc_lv<32> > out_buf_6_t_q0;
    sc_signal< sc_lv<32> > out_buf_7_i_q0;
    sc_signal< sc_lv<32> > out_buf_7_t_q0;
    sc_signal< sc_lv<32> > out_buf_8_i_q0;
    sc_signal< sc_lv<32> > out_buf_8_t_q0;
    sc_signal< sc_lv<32> > out_buf_9_i_q0;
    sc_signal< sc_lv<32> > out_buf_9_t_q0;
    sc_signal< sc_lv<32> > out_buf_10_i_q0;
    sc_signal< sc_lv<32> > out_buf_10_t_q0;
    sc_signal< sc_lv<32> > out_buf_11_i_q0;
    sc_signal< sc_lv<32> > out_buf_11_t_q0;
    sc_signal< sc_lv<32> > out_buf_12_i_q0;
    sc_signal< sc_lv<32> > out_buf_12_t_q0;
    sc_signal< sc_lv<32> > out_buf_13_i_q0;
    sc_signal< sc_lv<32> > out_buf_13_t_q0;
    sc_signal< sc_lv<32> > out_buf_14_i_q0;
    sc_signal< sc_lv<32> > out_buf_14_t_q0;
    sc_signal< sc_lv<32> > out_buf_15_i_q0;
    sc_signal< sc_lv<32> > out_buf_15_t_q0;
    sc_signal< sc_logic > Loop_0_proc19_U0_ap_start;
    sc_signal< sc_logic > Loop_0_proc19_U0_ap_done;
    sc_signal< sc_logic > Loop_0_proc19_U0_ap_continue;
    sc_signal< sc_logic > Loop_0_proc19_U0_ap_idle;
    sc_signal< sc_logic > Loop_0_proc19_U0_ap_ready;
    sc_signal< sc_lv<1> > Loop_0_proc19_U0_in1_buf_0_address0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_0_ce0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_0_we0;
    sc_signal< sc_lv<6> > Loop_0_proc19_U0_in1_buf_0_d0;
    sc_signal< sc_lv<1> > Loop_0_proc19_U0_in1_buf_1_address0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_1_ce0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_1_we0;
    sc_signal< sc_lv<6> > Loop_0_proc19_U0_in1_buf_1_d0;
    sc_signal< sc_lv<1> > Loop_0_proc19_U0_in1_buf_2_address0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_2_ce0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_2_we0;
    sc_signal< sc_lv<6> > Loop_0_proc19_U0_in1_buf_2_d0;
    sc_signal< sc_lv<1> > Loop_0_proc19_U0_in1_buf_3_address0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_3_ce0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_3_we0;
    sc_signal< sc_lv<6> > Loop_0_proc19_U0_in1_buf_3_d0;
    sc_signal< sc_lv<1> > Loop_0_proc19_U0_in1_buf_4_address0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_4_ce0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_4_we0;
    sc_signal< sc_lv<6> > Loop_0_proc19_U0_in1_buf_4_d0;
    sc_signal< sc_lv<1> > Loop_0_proc19_U0_in1_buf_5_address0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_5_ce0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_5_we0;
    sc_signal< sc_lv<6> > Loop_0_proc19_U0_in1_buf_5_d0;
    sc_signal< sc_lv<1> > Loop_0_proc19_U0_in1_buf_6_address0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_6_ce0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_6_we0;
    sc_signal< sc_lv<6> > Loop_0_proc19_U0_in1_buf_6_d0;
    sc_signal< sc_lv<1> > Loop_0_proc19_U0_in1_buf_7_address0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_7_ce0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_7_we0;
    sc_signal< sc_lv<6> > Loop_0_proc19_U0_in1_buf_7_d0;
    sc_signal< sc_lv<1> > Loop_0_proc19_U0_in1_buf_8_address0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_8_ce0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_8_we0;
    sc_signal< sc_lv<6> > Loop_0_proc19_U0_in1_buf_8_d0;
    sc_signal< sc_lv<1> > Loop_0_proc19_U0_in1_buf_9_address0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_9_ce0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_9_we0;
    sc_signal< sc_lv<6> > Loop_0_proc19_U0_in1_buf_9_d0;
    sc_signal< sc_lv<1> > Loop_0_proc19_U0_in1_buf_10_address0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_10_ce0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_10_we0;
    sc_signal< sc_lv<6> > Loop_0_proc19_U0_in1_buf_10_d0;
    sc_signal< sc_lv<1> > Loop_0_proc19_U0_in1_buf_11_address0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_11_ce0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_11_we0;
    sc_signal< sc_lv<6> > Loop_0_proc19_U0_in1_buf_11_d0;
    sc_signal< sc_lv<1> > Loop_0_proc19_U0_in1_buf_12_address0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_12_ce0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_12_we0;
    sc_signal< sc_lv<6> > Loop_0_proc19_U0_in1_buf_12_d0;
    sc_signal< sc_lv<1> > Loop_0_proc19_U0_in1_buf_13_address0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_13_ce0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_13_we0;
    sc_signal< sc_lv<6> > Loop_0_proc19_U0_in1_buf_13_d0;
    sc_signal< sc_lv<1> > Loop_0_proc19_U0_in1_buf_14_address0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_14_ce0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_14_we0;
    sc_signal< sc_lv<6> > Loop_0_proc19_U0_in1_buf_14_d0;
    sc_signal< sc_lv<1> > Loop_0_proc19_U0_in1_buf_15_address0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_15_ce0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_15_we0;
    sc_signal< sc_lv<6> > Loop_0_proc19_U0_in1_buf_15_d0;
    sc_signal< sc_lv<1> > Loop_0_proc19_U0_i_0_i_i_c_din;
    sc_signal< sc_logic > Loop_0_proc19_U0_i_0_i_i_c_write;
    sc_signal< sc_lv<30> > Loop_0_proc19_U0_imatrix_offset_out_din;
    sc_signal< sc_logic > Loop_0_proc19_U0_imatrix_offset_out_write;
    sc_signal< sc_lv<30> > Loop_0_proc19_U0_omatrix_offset_out_din;
    sc_signal< sc_logic > Loop_0_proc19_U0_omatrix_offset_out_write;
    sc_signal< sc_logic > ap_channel_done_in1_buf_15;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_15_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_in1_buf_15;
    sc_signal< sc_logic > ap_sync_channel_write_in1_buf_15;
    sc_signal< sc_logic > ap_channel_done_in1_buf_14;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_14_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_in1_buf_14;
    sc_signal< sc_logic > ap_sync_channel_write_in1_buf_14;
    sc_signal< sc_logic > ap_channel_done_in1_buf_13;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_13_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_in1_buf_13;
    sc_signal< sc_logic > ap_sync_channel_write_in1_buf_13;
    sc_signal< sc_logic > ap_channel_done_in1_buf_12;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_12_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_in1_buf_12;
    sc_signal< sc_logic > ap_sync_channel_write_in1_buf_12;
    sc_signal< sc_logic > ap_channel_done_in1_buf_11;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_11_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_in1_buf_11;
    sc_signal< sc_logic > ap_sync_channel_write_in1_buf_11;
    sc_signal< sc_logic > ap_channel_done_in1_buf_10;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_10_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_in1_buf_10;
    sc_signal< sc_logic > ap_sync_channel_write_in1_buf_10;
    sc_signal< sc_logic > ap_channel_done_in1_buf_9;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_9_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_in1_buf_9;
    sc_signal< sc_logic > ap_sync_channel_write_in1_buf_9;
    sc_signal< sc_logic > ap_channel_done_in1_buf_8;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_8_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_in1_buf_8;
    sc_signal< sc_logic > ap_sync_channel_write_in1_buf_8;
    sc_signal< sc_logic > ap_channel_done_in1_buf_7;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_7_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_in1_buf_7;
    sc_signal< sc_logic > ap_sync_channel_write_in1_buf_7;
    sc_signal< sc_logic > ap_channel_done_in1_buf_6;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_6_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_in1_buf_6;
    sc_signal< sc_logic > ap_sync_channel_write_in1_buf_6;
    sc_signal< sc_logic > ap_channel_done_in1_buf_5;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_5_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_in1_buf_5;
    sc_signal< sc_logic > ap_sync_channel_write_in1_buf_5;
    sc_signal< sc_logic > ap_channel_done_in1_buf_4;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_4_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_in1_buf_4;
    sc_signal< sc_logic > ap_sync_channel_write_in1_buf_4;
    sc_signal< sc_logic > ap_channel_done_in1_buf_3;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_3_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_in1_buf_3;
    sc_signal< sc_logic > ap_sync_channel_write_in1_buf_3;
    sc_signal< sc_logic > ap_channel_done_in1_buf_2;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_2_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_in1_buf_2;
    sc_signal< sc_logic > ap_sync_channel_write_in1_buf_2;
    sc_signal< sc_logic > ap_channel_done_in1_buf_1;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_in1_buf_1;
    sc_signal< sc_logic > ap_sync_channel_write_in1_buf_1;
    sc_signal< sc_logic > ap_channel_done_in1_buf_0;
    sc_signal< sc_logic > Loop_0_proc19_U0_in1_buf_0_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_in1_buf_0;
    sc_signal< sc_logic > ap_sync_channel_write_in1_buf_0;
    sc_signal< sc_logic > Loop_1_proc_U0_ap_start;
    sc_signal< sc_logic > Loop_1_proc_U0_ap_done;
    sc_signal< sc_logic > Loop_1_proc_U0_ap_continue;
    sc_signal< sc_logic > Loop_1_proc_U0_ap_idle;
    sc_signal< sc_logic > Loop_1_proc_U0_ap_ready;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_in1_buf_0_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_in1_buf_0_ce0;
    sc_signal< sc_logic > Loop_1_proc_U0_m_axi_imatrix_AWVALID;
    sc_signal< sc_lv<32> > Loop_1_proc_U0_m_axi_imatrix_AWADDR;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_m_axi_imatrix_AWID;
    sc_signal< sc_lv<32> > Loop_1_proc_U0_m_axi_imatrix_AWLEN;
    sc_signal< sc_lv<3> > Loop_1_proc_U0_m_axi_imatrix_AWSIZE;
    sc_signal< sc_lv<2> > Loop_1_proc_U0_m_axi_imatrix_AWBURST;
    sc_signal< sc_lv<2> > Loop_1_proc_U0_m_axi_imatrix_AWLOCK;
    sc_signal< sc_lv<4> > Loop_1_proc_U0_m_axi_imatrix_AWCACHE;
    sc_signal< sc_lv<3> > Loop_1_proc_U0_m_axi_imatrix_AWPROT;
    sc_signal< sc_lv<4> > Loop_1_proc_U0_m_axi_imatrix_AWQOS;
    sc_signal< sc_lv<4> > Loop_1_proc_U0_m_axi_imatrix_AWREGION;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_m_axi_imatrix_AWUSER;
    sc_signal< sc_logic > Loop_1_proc_U0_m_axi_imatrix_WVALID;
    sc_signal< sc_lv<32> > Loop_1_proc_U0_m_axi_imatrix_WDATA;
    sc_signal< sc_lv<4> > Loop_1_proc_U0_m_axi_imatrix_WSTRB;
    sc_signal< sc_logic > Loop_1_proc_U0_m_axi_imatrix_WLAST;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_m_axi_imatrix_WID;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_m_axi_imatrix_WUSER;
    sc_signal< sc_logic > Loop_1_proc_U0_m_axi_imatrix_ARVALID;
    sc_signal< sc_lv<32> > Loop_1_proc_U0_m_axi_imatrix_ARADDR;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_m_axi_imatrix_ARID;
    sc_signal< sc_lv<32> > Loop_1_proc_U0_m_axi_imatrix_ARLEN;
    sc_signal< sc_lv<3> > Loop_1_proc_U0_m_axi_imatrix_ARSIZE;
    sc_signal< sc_lv<2> > Loop_1_proc_U0_m_axi_imatrix_ARBURST;
    sc_signal< sc_lv<2> > Loop_1_proc_U0_m_axi_imatrix_ARLOCK;
    sc_signal< sc_lv<4> > Loop_1_proc_U0_m_axi_imatrix_ARCACHE;
    sc_signal< sc_lv<3> > Loop_1_proc_U0_m_axi_imatrix_ARPROT;
    sc_signal< sc_lv<4> > Loop_1_proc_U0_m_axi_imatrix_ARQOS;
    sc_signal< sc_lv<4> > Loop_1_proc_U0_m_axi_imatrix_ARREGION;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_m_axi_imatrix_ARUSER;
    sc_signal< sc_logic > Loop_1_proc_U0_m_axi_imatrix_RREADY;
    sc_signal< sc_logic > Loop_1_proc_U0_m_axi_imatrix_BREADY;
    sc_signal< sc_logic > Loop_1_proc_U0_imatrix_offset_read;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_out_buf_0_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_0_ce0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_0_we0;
    sc_signal< sc_lv<32> > Loop_1_proc_U0_out_buf_0_d0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_in1_buf_1_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_in1_buf_1_ce0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_out_buf_1_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_1_ce0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_1_we0;
    sc_signal< sc_lv<32> > Loop_1_proc_U0_out_buf_1_d0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_in1_buf_2_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_in1_buf_2_ce0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_out_buf_2_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_2_ce0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_2_we0;
    sc_signal< sc_lv<32> > Loop_1_proc_U0_out_buf_2_d0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_in1_buf_3_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_in1_buf_3_ce0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_out_buf_3_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_3_ce0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_3_we0;
    sc_signal< sc_lv<32> > Loop_1_proc_U0_out_buf_3_d0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_in1_buf_4_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_in1_buf_4_ce0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_out_buf_4_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_4_ce0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_4_we0;
    sc_signal< sc_lv<32> > Loop_1_proc_U0_out_buf_4_d0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_in1_buf_5_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_in1_buf_5_ce0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_out_buf_5_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_5_ce0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_5_we0;
    sc_signal< sc_lv<32> > Loop_1_proc_U0_out_buf_5_d0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_in1_buf_6_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_in1_buf_6_ce0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_out_buf_6_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_6_ce0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_6_we0;
    sc_signal< sc_lv<32> > Loop_1_proc_U0_out_buf_6_d0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_in1_buf_7_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_in1_buf_7_ce0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_out_buf_7_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_7_ce0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_7_we0;
    sc_signal< sc_lv<32> > Loop_1_proc_U0_out_buf_7_d0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_in1_buf_8_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_in1_buf_8_ce0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_out_buf_8_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_8_ce0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_8_we0;
    sc_signal< sc_lv<32> > Loop_1_proc_U0_out_buf_8_d0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_in1_buf_9_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_in1_buf_9_ce0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_out_buf_9_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_9_ce0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_9_we0;
    sc_signal< sc_lv<32> > Loop_1_proc_U0_out_buf_9_d0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_in1_buf_10_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_in1_buf_10_ce0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_out_buf_10_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_10_ce0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_10_we0;
    sc_signal< sc_lv<32> > Loop_1_proc_U0_out_buf_10_d0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_in1_buf_11_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_in1_buf_11_ce0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_out_buf_11_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_11_ce0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_11_we0;
    sc_signal< sc_lv<32> > Loop_1_proc_U0_out_buf_11_d0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_in1_buf_12_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_in1_buf_12_ce0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_out_buf_12_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_12_ce0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_12_we0;
    sc_signal< sc_lv<32> > Loop_1_proc_U0_out_buf_12_d0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_in1_buf_13_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_in1_buf_13_ce0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_out_buf_13_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_13_ce0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_13_we0;
    sc_signal< sc_lv<32> > Loop_1_proc_U0_out_buf_13_d0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_in1_buf_14_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_in1_buf_14_ce0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_out_buf_14_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_14_ce0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_14_we0;
    sc_signal< sc_lv<32> > Loop_1_proc_U0_out_buf_14_d0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_in1_buf_15_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_in1_buf_15_ce0;
    sc_signal< sc_lv<1> > Loop_1_proc_U0_out_buf_15_address0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_15_ce0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_15_we0;
    sc_signal< sc_lv<32> > Loop_1_proc_U0_out_buf_15_d0;
    sc_signal< sc_logic > ap_channel_done_out_buf_15;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_15_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_out_buf_15;
    sc_signal< sc_logic > ap_sync_channel_write_out_buf_15;
    sc_signal< sc_logic > ap_channel_done_out_buf_14;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_14_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_out_buf_14;
    sc_signal< sc_logic > ap_sync_channel_write_out_buf_14;
    sc_signal< sc_logic > ap_channel_done_out_buf_13;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_13_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_out_buf_13;
    sc_signal< sc_logic > ap_sync_channel_write_out_buf_13;
    sc_signal< sc_logic > ap_channel_done_out_buf_12;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_12_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_out_buf_12;
    sc_signal< sc_logic > ap_sync_channel_write_out_buf_12;
    sc_signal< sc_logic > ap_channel_done_out_buf_11;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_11_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_out_buf_11;
    sc_signal< sc_logic > ap_sync_channel_write_out_buf_11;
    sc_signal< sc_logic > ap_channel_done_out_buf_10;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_10_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_out_buf_10;
    sc_signal< sc_logic > ap_sync_channel_write_out_buf_10;
    sc_signal< sc_logic > ap_channel_done_out_buf_9;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_9_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_out_buf_9;
    sc_signal< sc_logic > ap_sync_channel_write_out_buf_9;
    sc_signal< sc_logic > ap_channel_done_out_buf_8;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_8_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_out_buf_8;
    sc_signal< sc_logic > ap_sync_channel_write_out_buf_8;
    sc_signal< sc_logic > ap_channel_done_out_buf_7;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_7_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_out_buf_7;
    sc_signal< sc_logic > ap_sync_channel_write_out_buf_7;
    sc_signal< sc_logic > ap_channel_done_out_buf_6;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_6_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_out_buf_6;
    sc_signal< sc_logic > ap_sync_channel_write_out_buf_6;
    sc_signal< sc_logic > ap_channel_done_out_buf_5;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_5_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_out_buf_5;
    sc_signal< sc_logic > ap_sync_channel_write_out_buf_5;
    sc_signal< sc_logic > ap_channel_done_out_buf_4;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_4_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_out_buf_4;
    sc_signal< sc_logic > ap_sync_channel_write_out_buf_4;
    sc_signal< sc_logic > ap_channel_done_out_buf_3;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_3_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_out_buf_3;
    sc_signal< sc_logic > ap_sync_channel_write_out_buf_3;
    sc_signal< sc_logic > ap_channel_done_out_buf_2;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_2_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_out_buf_2;
    sc_signal< sc_logic > ap_sync_channel_write_out_buf_2;
    sc_signal< sc_logic > ap_channel_done_out_buf_1;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_out_buf_1;
    sc_signal< sc_logic > ap_sync_channel_write_out_buf_1;
    sc_signal< sc_logic > ap_channel_done_out_buf_0;
    sc_signal< sc_logic > Loop_1_proc_U0_out_buf_0_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_out_buf_0;
    sc_signal< sc_logic > ap_sync_channel_write_out_buf_0;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_ap_start;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_ap_done;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_ap_continue;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_ap_idle;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_ap_ready;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_m_axi_omatrix_AWVALID;
    sc_signal< sc_lv<32> > memcpy_omatrix_out_b_U0_m_axi_omatrix_AWADDR;
    sc_signal< sc_lv<1> > memcpy_omatrix_out_b_U0_m_axi_omatrix_AWID;
    sc_signal< sc_lv<32> > memcpy_omatrix_out_b_U0_m_axi_omatrix_AWLEN;
    sc_signal< sc_lv<3> > memcpy_omatrix_out_b_U0_m_axi_omatrix_AWSIZE;
    sc_signal< sc_lv<2> > memcpy_omatrix_out_b_U0_m_axi_omatrix_AWBURST;
    sc_signal< sc_lv<2> > memcpy_omatrix_out_b_U0_m_axi_omatrix_AWLOCK;
    sc_signal< sc_lv<4> > memcpy_omatrix_out_b_U0_m_axi_omatrix_AWCACHE;
    sc_signal< sc_lv<3> > memcpy_omatrix_out_b_U0_m_axi_omatrix_AWPROT;
    sc_signal< sc_lv<4> > memcpy_omatrix_out_b_U0_m_axi_omatrix_AWQOS;
    sc_signal< sc_lv<4> > memcpy_omatrix_out_b_U0_m_axi_omatrix_AWREGION;
    sc_signal< sc_lv<1> > memcpy_omatrix_out_b_U0_m_axi_omatrix_AWUSER;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_m_axi_omatrix_WVALID;
    sc_signal< sc_lv<32> > memcpy_omatrix_out_b_U0_m_axi_omatrix_WDATA;
    sc_signal< sc_lv<4> > memcpy_omatrix_out_b_U0_m_axi_omatrix_WSTRB;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_m_axi_omatrix_WLAST;
    sc_signal< sc_lv<1> > memcpy_omatrix_out_b_U0_m_axi_omatrix_WID;
    sc_signal< sc_lv<1> > memcpy_omatrix_out_b_U0_m_axi_omatrix_WUSER;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_m_axi_omatrix_ARVALID;
    sc_signal< sc_lv<32> > memcpy_omatrix_out_b_U0_m_axi_omatrix_ARADDR;
    sc_signal< sc_lv<1> > memcpy_omatrix_out_b_U0_m_axi_omatrix_ARID;
    sc_signal< sc_lv<32> > memcpy_omatrix_out_b_U0_m_axi_omatrix_ARLEN;
    sc_signal< sc_lv<3> > memcpy_omatrix_out_b_U0_m_axi_omatrix_ARSIZE;
    sc_signal< sc_lv<2> > memcpy_omatrix_out_b_U0_m_axi_omatrix_ARBURST;
    sc_signal< sc_lv<2> > memcpy_omatrix_out_b_U0_m_axi_omatrix_ARLOCK;
    sc_signal< sc_lv<4> > memcpy_omatrix_out_b_U0_m_axi_omatrix_ARCACHE;
    sc_signal< sc_lv<3> > memcpy_omatrix_out_b_U0_m_axi_omatrix_ARPROT;
    sc_signal< sc_lv<4> > memcpy_omatrix_out_b_U0_m_axi_omatrix_ARQOS;
    sc_signal< sc_lv<4> > memcpy_omatrix_out_b_U0_m_axi_omatrix_ARREGION;
    sc_signal< sc_lv<1> > memcpy_omatrix_out_b_U0_m_axi_omatrix_ARUSER;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_m_axi_omatrix_RREADY;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_m_axi_omatrix_BREADY;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_omatrix_offset_read;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_i_0_i_i_c_read;
    sc_signal< sc_lv<1> > memcpy_omatrix_out_b_U0_out_buf_0_address0;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_out_buf_0_ce0;
    sc_signal< sc_lv<1> > memcpy_omatrix_out_b_U0_out_buf_1_address0;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_out_buf_1_ce0;
    sc_signal< sc_lv<1> > memcpy_omatrix_out_b_U0_out_buf_2_address0;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_out_buf_2_ce0;
    sc_signal< sc_lv<1> > memcpy_omatrix_out_b_U0_out_buf_3_address0;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_out_buf_3_ce0;
    sc_signal< sc_lv<1> > memcpy_omatrix_out_b_U0_out_buf_4_address0;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_out_buf_4_ce0;
    sc_signal< sc_lv<1> > memcpy_omatrix_out_b_U0_out_buf_5_address0;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_out_buf_5_ce0;
    sc_signal< sc_lv<1> > memcpy_omatrix_out_b_U0_out_buf_6_address0;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_out_buf_6_ce0;
    sc_signal< sc_lv<1> > memcpy_omatrix_out_b_U0_out_buf_7_address0;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_out_buf_7_ce0;
    sc_signal< sc_lv<1> > memcpy_omatrix_out_b_U0_out_buf_8_address0;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_out_buf_8_ce0;
    sc_signal< sc_lv<1> > memcpy_omatrix_out_b_U0_out_buf_9_address0;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_out_buf_9_ce0;
    sc_signal< sc_lv<1> > memcpy_omatrix_out_b_U0_out_buf_10_address0;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_out_buf_10_ce0;
    sc_signal< sc_lv<1> > memcpy_omatrix_out_b_U0_out_buf_11_address0;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_out_buf_11_ce0;
    sc_signal< sc_lv<1> > memcpy_omatrix_out_b_U0_out_buf_12_address0;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_out_buf_12_ce0;
    sc_signal< sc_lv<1> > memcpy_omatrix_out_b_U0_out_buf_13_address0;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_out_buf_13_ce0;
    sc_signal< sc_lv<1> > memcpy_omatrix_out_b_U0_out_buf_14_address0;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_out_buf_14_ce0;
    sc_signal< sc_lv<1> > memcpy_omatrix_out_b_U0_out_buf_15_address0;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_out_buf_15_ce0;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > in1_buf_0_i_full_n;
    sc_signal< sc_logic > in1_buf_0_t_empty_n;
    sc_signal< sc_logic > in1_buf_1_i_full_n;
    sc_signal< sc_logic > in1_buf_1_t_empty_n;
    sc_signal< sc_logic > in1_buf_2_i_full_n;
    sc_signal< sc_logic > in1_buf_2_t_empty_n;
    sc_signal< sc_logic > in1_buf_3_i_full_n;
    sc_signal< sc_logic > in1_buf_3_t_empty_n;
    sc_signal< sc_logic > in1_buf_4_i_full_n;
    sc_signal< sc_logic > in1_buf_4_t_empty_n;
    sc_signal< sc_logic > in1_buf_5_i_full_n;
    sc_signal< sc_logic > in1_buf_5_t_empty_n;
    sc_signal< sc_logic > in1_buf_6_i_full_n;
    sc_signal< sc_logic > in1_buf_6_t_empty_n;
    sc_signal< sc_logic > in1_buf_7_i_full_n;
    sc_signal< sc_logic > in1_buf_7_t_empty_n;
    sc_signal< sc_logic > in1_buf_8_i_full_n;
    sc_signal< sc_logic > in1_buf_8_t_empty_n;
    sc_signal< sc_logic > in1_buf_9_i_full_n;
    sc_signal< sc_logic > in1_buf_9_t_empty_n;
    sc_signal< sc_logic > in1_buf_10_i_full_n;
    sc_signal< sc_logic > in1_buf_10_t_empty_n;
    sc_signal< sc_logic > in1_buf_11_i_full_n;
    sc_signal< sc_logic > in1_buf_11_t_empty_n;
    sc_signal< sc_logic > in1_buf_12_i_full_n;
    sc_signal< sc_logic > in1_buf_12_t_empty_n;
    sc_signal< sc_logic > in1_buf_13_i_full_n;
    sc_signal< sc_logic > in1_buf_13_t_empty_n;
    sc_signal< sc_logic > in1_buf_14_i_full_n;
    sc_signal< sc_logic > in1_buf_14_t_empty_n;
    sc_signal< sc_logic > in1_buf_15_i_full_n;
    sc_signal< sc_logic > in1_buf_15_t_empty_n;
    sc_signal< sc_logic > out_buf_0_i_full_n;
    sc_signal< sc_logic > out_buf_0_t_empty_n;
    sc_signal< sc_logic > out_buf_1_i_full_n;
    sc_signal< sc_logic > out_buf_1_t_empty_n;
    sc_signal< sc_logic > out_buf_2_i_full_n;
    sc_signal< sc_logic > out_buf_2_t_empty_n;
    sc_signal< sc_logic > out_buf_3_i_full_n;
    sc_signal< sc_logic > out_buf_3_t_empty_n;
    sc_signal< sc_logic > out_buf_4_i_full_n;
    sc_signal< sc_logic > out_buf_4_t_empty_n;
    sc_signal< sc_logic > out_buf_5_i_full_n;
    sc_signal< sc_logic > out_buf_5_t_empty_n;
    sc_signal< sc_logic > out_buf_6_i_full_n;
    sc_signal< sc_logic > out_buf_6_t_empty_n;
    sc_signal< sc_logic > out_buf_7_i_full_n;
    sc_signal< sc_logic > out_buf_7_t_empty_n;
    sc_signal< sc_logic > out_buf_8_i_full_n;
    sc_signal< sc_logic > out_buf_8_t_empty_n;
    sc_signal< sc_logic > out_buf_9_i_full_n;
    sc_signal< sc_logic > out_buf_9_t_empty_n;
    sc_signal< sc_logic > out_buf_10_i_full_n;
    sc_signal< sc_logic > out_buf_10_t_empty_n;
    sc_signal< sc_logic > out_buf_11_i_full_n;
    sc_signal< sc_logic > out_buf_11_t_empty_n;
    sc_signal< sc_logic > out_buf_12_i_full_n;
    sc_signal< sc_logic > out_buf_12_t_empty_n;
    sc_signal< sc_logic > out_buf_13_i_full_n;
    sc_signal< sc_logic > out_buf_13_t_empty_n;
    sc_signal< sc_logic > out_buf_14_i_full_n;
    sc_signal< sc_logic > out_buf_14_t_empty_n;
    sc_signal< sc_logic > out_buf_15_i_full_n;
    sc_signal< sc_logic > out_buf_15_t_empty_n;
    sc_signal< sc_logic > i_0_i_i_c_full_n;
    sc_signal< sc_lv<1> > i_0_i_i_c_dout;
    sc_signal< sc_logic > i_0_i_i_c_empty_n;
    sc_signal< sc_logic > imatrix_offset_c_full_n;
    sc_signal< sc_lv<30> > imatrix_offset_c_dout;
    sc_signal< sc_logic > imatrix_offset_c_empty_n;
    sc_signal< sc_logic > omatrix_offset_c_full_n;
    sc_signal< sc_lv<30> > omatrix_offset_c_dout;
    sc_signal< sc_logic > omatrix_offset_c_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_Loop_0_proc19_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Loop_0_proc19_U0_ap_ready;
    sc_signal< sc_lv<2> > Loop_0_proc19_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_Loop_1_proc_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Loop_1_proc_U0_ap_ready;
    sc_signal< sc_lv<2> > Loop_1_proc_U0_ap_ready_count;
    sc_signal< sc_logic > Loop_0_proc19_U0_start_full_n;
    sc_signal< sc_logic > Loop_0_proc19_U0_start_write;
    sc_signal< sc_logic > Loop_1_proc_U0_start_full_n;
    sc_signal< sc_logic > Loop_1_proc_U0_start_write;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_start_full_n;
    sc_signal< sc_logic > memcpy_omatrix_out_b_U0_start_write;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    // Thread declarations
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_clk_no_reset_();
    void thread_Loop_0_proc19_U0_ap_continue();
    void thread_Loop_0_proc19_U0_ap_start();
    void thread_Loop_0_proc19_U0_in1_buf_0_full_n();
    void thread_Loop_0_proc19_U0_in1_buf_10_full_n();
    void thread_Loop_0_proc19_U0_in1_buf_11_full_n();
    void thread_Loop_0_proc19_U0_in1_buf_12_full_n();
    void thread_Loop_0_proc19_U0_in1_buf_13_full_n();
    void thread_Loop_0_proc19_U0_in1_buf_14_full_n();
    void thread_Loop_0_proc19_U0_in1_buf_15_full_n();
    void thread_Loop_0_proc19_U0_in1_buf_1_full_n();
    void thread_Loop_0_proc19_U0_in1_buf_2_full_n();
    void thread_Loop_0_proc19_U0_in1_buf_3_full_n();
    void thread_Loop_0_proc19_U0_in1_buf_4_full_n();
    void thread_Loop_0_proc19_U0_in1_buf_5_full_n();
    void thread_Loop_0_proc19_U0_in1_buf_6_full_n();
    void thread_Loop_0_proc19_U0_in1_buf_7_full_n();
    void thread_Loop_0_proc19_U0_in1_buf_8_full_n();
    void thread_Loop_0_proc19_U0_in1_buf_9_full_n();
    void thread_Loop_0_proc19_U0_start_full_n();
    void thread_Loop_0_proc19_U0_start_write();
    void thread_Loop_1_proc_U0_ap_continue();
    void thread_Loop_1_proc_U0_ap_start();
    void thread_Loop_1_proc_U0_out_buf_0_full_n();
    void thread_Loop_1_proc_U0_out_buf_10_full_n();
    void thread_Loop_1_proc_U0_out_buf_11_full_n();
    void thread_Loop_1_proc_U0_out_buf_12_full_n();
    void thread_Loop_1_proc_U0_out_buf_13_full_n();
    void thread_Loop_1_proc_U0_out_buf_14_full_n();
    void thread_Loop_1_proc_U0_out_buf_15_full_n();
    void thread_Loop_1_proc_U0_out_buf_1_full_n();
    void thread_Loop_1_proc_U0_out_buf_2_full_n();
    void thread_Loop_1_proc_U0_out_buf_3_full_n();
    void thread_Loop_1_proc_U0_out_buf_4_full_n();
    void thread_Loop_1_proc_U0_out_buf_5_full_n();
    void thread_Loop_1_proc_U0_out_buf_6_full_n();
    void thread_Loop_1_proc_U0_out_buf_7_full_n();
    void thread_Loop_1_proc_U0_out_buf_8_full_n();
    void thread_Loop_1_proc_U0_out_buf_9_full_n();
    void thread_Loop_1_proc_U0_start_full_n();
    void thread_Loop_1_proc_U0_start_write();
    void thread_ap_channel_done_in1_buf_0();
    void thread_ap_channel_done_in1_buf_1();
    void thread_ap_channel_done_in1_buf_10();
    void thread_ap_channel_done_in1_buf_11();
    void thread_ap_channel_done_in1_buf_12();
    void thread_ap_channel_done_in1_buf_13();
    void thread_ap_channel_done_in1_buf_14();
    void thread_ap_channel_done_in1_buf_15();
    void thread_ap_channel_done_in1_buf_2();
    void thread_ap_channel_done_in1_buf_3();
    void thread_ap_channel_done_in1_buf_4();
    void thread_ap_channel_done_in1_buf_5();
    void thread_ap_channel_done_in1_buf_6();
    void thread_ap_channel_done_in1_buf_7();
    void thread_ap_channel_done_in1_buf_8();
    void thread_ap_channel_done_in1_buf_9();
    void thread_ap_channel_done_out_buf_0();
    void thread_ap_channel_done_out_buf_1();
    void thread_ap_channel_done_out_buf_10();
    void thread_ap_channel_done_out_buf_11();
    void thread_ap_channel_done_out_buf_12();
    void thread_ap_channel_done_out_buf_13();
    void thread_ap_channel_done_out_buf_14();
    void thread_ap_channel_done_out_buf_15();
    void thread_ap_channel_done_out_buf_2();
    void thread_ap_channel_done_out_buf_3();
    void thread_ap_channel_done_out_buf_4();
    void thread_ap_channel_done_out_buf_5();
    void thread_ap_channel_done_out_buf_6();
    void thread_ap_channel_done_out_buf_7();
    void thread_ap_channel_done_out_buf_8();
    void thread_ap_channel_done_out_buf_9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_Loop_0_proc19_U0_ap_ready();
    void thread_ap_sync_Loop_1_proc_U0_ap_ready();
    void thread_ap_sync_channel_write_in1_buf_0();
    void thread_ap_sync_channel_write_in1_buf_1();
    void thread_ap_sync_channel_write_in1_buf_10();
    void thread_ap_sync_channel_write_in1_buf_11();
    void thread_ap_sync_channel_write_in1_buf_12();
    void thread_ap_sync_channel_write_in1_buf_13();
    void thread_ap_sync_channel_write_in1_buf_14();
    void thread_ap_sync_channel_write_in1_buf_15();
    void thread_ap_sync_channel_write_in1_buf_2();
    void thread_ap_sync_channel_write_in1_buf_3();
    void thread_ap_sync_channel_write_in1_buf_4();
    void thread_ap_sync_channel_write_in1_buf_5();
    void thread_ap_sync_channel_write_in1_buf_6();
    void thread_ap_sync_channel_write_in1_buf_7();
    void thread_ap_sync_channel_write_in1_buf_8();
    void thread_ap_sync_channel_write_in1_buf_9();
    void thread_ap_sync_channel_write_out_buf_0();
    void thread_ap_sync_channel_write_out_buf_1();
    void thread_ap_sync_channel_write_out_buf_10();
    void thread_ap_sync_channel_write_out_buf_11();
    void thread_ap_sync_channel_write_out_buf_12();
    void thread_ap_sync_channel_write_out_buf_13();
    void thread_ap_sync_channel_write_out_buf_14();
    void thread_ap_sync_channel_write_out_buf_15();
    void thread_ap_sync_channel_write_out_buf_2();
    void thread_ap_sync_channel_write_out_buf_3();
    void thread_ap_sync_channel_write_out_buf_4();
    void thread_ap_sync_channel_write_out_buf_5();
    void thread_ap_sync_channel_write_out_buf_6();
    void thread_ap_sync_channel_write_out_buf_7();
    void thread_ap_sync_channel_write_out_buf_8();
    void thread_ap_sync_channel_write_out_buf_9();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_m_axi_imatrix_ARADDR();
    void thread_m_axi_imatrix_ARBURST();
    void thread_m_axi_imatrix_ARCACHE();
    void thread_m_axi_imatrix_ARID();
    void thread_m_axi_imatrix_ARLEN();
    void thread_m_axi_imatrix_ARLOCK();
    void thread_m_axi_imatrix_ARPROT();
    void thread_m_axi_imatrix_ARQOS();
    void thread_m_axi_imatrix_ARREGION();
    void thread_m_axi_imatrix_ARSIZE();
    void thread_m_axi_imatrix_ARUSER();
    void thread_m_axi_imatrix_ARVALID();
    void thread_m_axi_imatrix_AWADDR();
    void thread_m_axi_imatrix_AWBURST();
    void thread_m_axi_imatrix_AWCACHE();
    void thread_m_axi_imatrix_AWID();
    void thread_m_axi_imatrix_AWLEN();
    void thread_m_axi_imatrix_AWLOCK();
    void thread_m_axi_imatrix_AWPROT();
    void thread_m_axi_imatrix_AWQOS();
    void thread_m_axi_imatrix_AWREGION();
    void thread_m_axi_imatrix_AWSIZE();
    void thread_m_axi_imatrix_AWUSER();
    void thread_m_axi_imatrix_AWVALID();
    void thread_m_axi_imatrix_BREADY();
    void thread_m_axi_imatrix_RREADY();
    void thread_m_axi_imatrix_WDATA();
    void thread_m_axi_imatrix_WID();
    void thread_m_axi_imatrix_WLAST();
    void thread_m_axi_imatrix_WSTRB();
    void thread_m_axi_imatrix_WUSER();
    void thread_m_axi_imatrix_WVALID();
    void thread_m_axi_omatrix_ARADDR();
    void thread_m_axi_omatrix_ARBURST();
    void thread_m_axi_omatrix_ARCACHE();
    void thread_m_axi_omatrix_ARID();
    void thread_m_axi_omatrix_ARLEN();
    void thread_m_axi_omatrix_ARLOCK();
    void thread_m_axi_omatrix_ARPROT();
    void thread_m_axi_omatrix_ARQOS();
    void thread_m_axi_omatrix_ARREGION();
    void thread_m_axi_omatrix_ARSIZE();
    void thread_m_axi_omatrix_ARUSER();
    void thread_m_axi_omatrix_ARVALID();
    void thread_m_axi_omatrix_AWADDR();
    void thread_m_axi_omatrix_AWBURST();
    void thread_m_axi_omatrix_AWCACHE();
    void thread_m_axi_omatrix_AWID();
    void thread_m_axi_omatrix_AWLEN();
    void thread_m_axi_omatrix_AWLOCK();
    void thread_m_axi_omatrix_AWPROT();
    void thread_m_axi_omatrix_AWQOS();
    void thread_m_axi_omatrix_AWREGION();
    void thread_m_axi_omatrix_AWSIZE();
    void thread_m_axi_omatrix_AWUSER();
    void thread_m_axi_omatrix_AWVALID();
    void thread_m_axi_omatrix_BREADY();
    void thread_m_axi_omatrix_RREADY();
    void thread_m_axi_omatrix_WDATA();
    void thread_m_axi_omatrix_WID();
    void thread_m_axi_omatrix_WLAST();
    void thread_m_axi_omatrix_WSTRB();
    void thread_m_axi_omatrix_WUSER();
    void thread_m_axi_omatrix_WVALID();
    void thread_memcpy_omatrix_out_b_U0_ap_continue();
    void thread_memcpy_omatrix_out_b_U0_ap_start();
    void thread_memcpy_omatrix_out_b_U0_start_full_n();
    void thread_memcpy_omatrix_out_b_U0_start_write();
};

}

using namespace ap_rtl;

#endif
