
Projet_prototypage.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000049bc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08004b4c  08004b4c  00014b4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004bbc  08004bbc  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  08004bbc  08004bbc  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004bbc  08004bbc  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004bbc  08004bbc  00014bbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004bc0  08004bc0  00014bc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08004bc4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000314  2000005c  08004c20  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000370  08004c20  00020370  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e879  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001e96  00000000  00000000  0002e948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ca8  00000000  00000000  000307e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009ef  00000000  00000000  00031488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015b9d  00000000  00000000  00031e77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ff9b  00000000  00000000  00047a14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00087e3b  00000000  00000000  000579af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003a24  00000000  00000000  000df7ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000e3210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004b34 	.word	0x08004b34

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08004b34 	.word	0x08004b34

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b086      	sub	sp, #24
 8000274:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000276:	f000 fadd 	bl	8000834 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800027a:	f000 f821 	bl	80002c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800027e:	f000 f8ff 	bl	8000480 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000282:	f000 f85d 	bl	8000340 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000286:	f000 f8cb 	bl	8000420 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 800028a:	2100      	movs	r1, #0
 800028c:	4808      	ldr	r0, [pc, #32]	; (80002b0 <main+0x40>)
 800028e:	f002 f95d 	bl	800254c <HAL_TIM_IC_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  char message[20];
	  sprintf(message, "%d\n", periode);
 8000292:	4b08      	ldr	r3, [pc, #32]	; (80002b4 <main+0x44>)
 8000294:	681a      	ldr	r2, [r3, #0]
 8000296:	1d3b      	adds	r3, r7, #4
 8000298:	4907      	ldr	r1, [pc, #28]	; (80002b8 <main+0x48>)
 800029a:	4618      	mov	r0, r3
 800029c:	f003 ffa6 	bl	80041ec <siprintf>
	  HAL_UART_Transmit(&huart2, (const uint8_t*)message, sizeof(periode), HAL_MAX_DELAY);
 80002a0:	1d39      	adds	r1, r7, #4
 80002a2:	f04f 33ff 	mov.w	r3, #4294967295
 80002a6:	2204      	movs	r2, #4
 80002a8:	4804      	ldr	r0, [pc, #16]	; (80002bc <main+0x4c>)
 80002aa:	f003 f879 	bl	80033a0 <HAL_UART_Transmit>
  {
 80002ae:	e7f0      	b.n	8000292 <main+0x22>
 80002b0:	20000078 	.word	0x20000078
 80002b4:	20000150 	.word	0x20000150
 80002b8:	08004b4c 	.word	0x08004b4c
 80002bc:	200000c4 	.word	0x200000c4

080002c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b090      	sub	sp, #64	; 0x40
 80002c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002c6:	f107 0318 	add.w	r3, r7, #24
 80002ca:	2228      	movs	r2, #40	; 0x28
 80002cc:	2100      	movs	r1, #0
 80002ce:	4618      	mov	r0, r3
 80002d0:	f003 ffac 	bl	800422c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002d4:	1d3b      	adds	r3, r7, #4
 80002d6:	2200      	movs	r2, #0
 80002d8:	601a      	str	r2, [r3, #0]
 80002da:	605a      	str	r2, [r3, #4]
 80002dc:	609a      	str	r2, [r3, #8]
 80002de:	60da      	str	r2, [r3, #12]
 80002e0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002e2:	2302      	movs	r3, #2
 80002e4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002e6:	2301      	movs	r3, #1
 80002e8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002ea:	2310      	movs	r3, #16
 80002ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002ee:	2302      	movs	r3, #2
 80002f0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002f2:	2300      	movs	r3, #0
 80002f4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 80002f6:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 80002fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002fc:	f107 0318 	add.w	r3, r7, #24
 8000300:	4618      	mov	r0, r3
 8000302:	f000 fdf7 	bl	8000ef4 <HAL_RCC_OscConfig>
 8000306:	4603      	mov	r3, r0
 8000308:	2b00      	cmp	r3, #0
 800030a:	d001      	beq.n	8000310 <SystemClock_Config+0x50>
  {
    Error_Handler();
 800030c:	f000 f926 	bl	800055c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000310:	230f      	movs	r3, #15
 8000312:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000314:	2302      	movs	r3, #2
 8000316:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000318:	2300      	movs	r3, #0
 800031a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800031c:	2300      	movs	r3, #0
 800031e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000320:	2300      	movs	r3, #0
 8000322:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000324:	1d3b      	adds	r3, r7, #4
 8000326:	2101      	movs	r1, #1
 8000328:	4618      	mov	r0, r3
 800032a:	f001 fe21 	bl	8001f70 <HAL_RCC_ClockConfig>
 800032e:	4603      	mov	r3, r0
 8000330:	2b00      	cmp	r3, #0
 8000332:	d001      	beq.n	8000338 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000334:	f000 f912 	bl	800055c <Error_Handler>
  }
}
 8000338:	bf00      	nop
 800033a:	3740      	adds	r7, #64	; 0x40
 800033c:	46bd      	mov	sp, r7
 800033e:	bd80      	pop	{r7, pc}

08000340 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	b08c      	sub	sp, #48	; 0x30
 8000344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000346:	f107 0320 	add.w	r3, r7, #32
 800034a:	2200      	movs	r2, #0
 800034c:	601a      	str	r2, [r3, #0]
 800034e:	605a      	str	r2, [r3, #4]
 8000350:	609a      	str	r2, [r3, #8]
 8000352:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000354:	f107 0314 	add.w	r3, r7, #20
 8000358:	2200      	movs	r2, #0
 800035a:	601a      	str	r2, [r3, #0]
 800035c:	605a      	str	r2, [r3, #4]
 800035e:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000360:	1d3b      	adds	r3, r7, #4
 8000362:	2200      	movs	r2, #0
 8000364:	601a      	str	r2, [r3, #0]
 8000366:	605a      	str	r2, [r3, #4]
 8000368:	609a      	str	r2, [r3, #8]
 800036a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800036c:	4b2b      	ldr	r3, [pc, #172]	; (800041c <MX_TIM2_Init+0xdc>)
 800036e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000372:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000374:	4b29      	ldr	r3, [pc, #164]	; (800041c <MX_TIM2_Init+0xdc>)
 8000376:	2200      	movs	r2, #0
 8000378:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800037a:	4b28      	ldr	r3, [pc, #160]	; (800041c <MX_TIM2_Init+0xdc>)
 800037c:	2200      	movs	r2, #0
 800037e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000380:	4b26      	ldr	r3, [pc, #152]	; (800041c <MX_TIM2_Init+0xdc>)
 8000382:	f04f 32ff 	mov.w	r2, #4294967295
 8000386:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000388:	4b24      	ldr	r3, [pc, #144]	; (800041c <MX_TIM2_Init+0xdc>)
 800038a:	2200      	movs	r2, #0
 800038c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800038e:	4b23      	ldr	r3, [pc, #140]	; (800041c <MX_TIM2_Init+0xdc>)
 8000390:	2280      	movs	r2, #128	; 0x80
 8000392:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000394:	4821      	ldr	r0, [pc, #132]	; (800041c <MX_TIM2_Init+0xdc>)
 8000396:	f002 f821 	bl	80023dc <HAL_TIM_Base_Init>
 800039a:	4603      	mov	r3, r0
 800039c:	2b00      	cmp	r3, #0
 800039e:	d001      	beq.n	80003a4 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 80003a0:	f000 f8dc 	bl	800055c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80003a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80003a8:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80003aa:	f107 0320 	add.w	r3, r7, #32
 80003ae:	4619      	mov	r1, r3
 80003b0:	481a      	ldr	r0, [pc, #104]	; (800041c <MX_TIM2_Init+0xdc>)
 80003b2:	f002 fbb4 	bl	8002b1e <HAL_TIM_ConfigClockSource>
 80003b6:	4603      	mov	r3, r0
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d001      	beq.n	80003c0 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 80003bc:	f000 f8ce 	bl	800055c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80003c0:	4816      	ldr	r0, [pc, #88]	; (800041c <MX_TIM2_Init+0xdc>)
 80003c2:	f002 f862 	bl	800248a <HAL_TIM_IC_Init>
 80003c6:	4603      	mov	r3, r0
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d001      	beq.n	80003d0 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80003cc:	f000 f8c6 	bl	800055c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003d0:	2300      	movs	r3, #0
 80003d2:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003d4:	2300      	movs	r3, #0
 80003d6:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80003d8:	f107 0314 	add.w	r3, r7, #20
 80003dc:	4619      	mov	r1, r3
 80003de:	480f      	ldr	r0, [pc, #60]	; (800041c <MX_TIM2_Init+0xdc>)
 80003e0:	f002 ff0c 	bl	80031fc <HAL_TIMEx_MasterConfigSynchronization>
 80003e4:	4603      	mov	r3, r0
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	d001      	beq.n	80003ee <MX_TIM2_Init+0xae>
  {
    Error_Handler();
 80003ea:	f000 f8b7 	bl	800055c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80003ee:	2300      	movs	r3, #0
 80003f0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80003f2:	2301      	movs	r3, #1
 80003f4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80003f6:	2300      	movs	r3, #0
 80003f8:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80003fa:	2300      	movs	r3, #0
 80003fc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80003fe:	1d3b      	adds	r3, r7, #4
 8000400:	2200      	movs	r2, #0
 8000402:	4619      	mov	r1, r3
 8000404:	4805      	ldr	r0, [pc, #20]	; (800041c <MX_TIM2_Init+0xdc>)
 8000406:	f002 faee 	bl	80029e6 <HAL_TIM_IC_ConfigChannel>
 800040a:	4603      	mov	r3, r0
 800040c:	2b00      	cmp	r3, #0
 800040e:	d001      	beq.n	8000414 <MX_TIM2_Init+0xd4>
  {
    Error_Handler();
 8000410:	f000 f8a4 	bl	800055c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000414:	bf00      	nop
 8000416:	3730      	adds	r7, #48	; 0x30
 8000418:	46bd      	mov	sp, r7
 800041a:	bd80      	pop	{r7, pc}
 800041c:	20000078 	.word	0x20000078

08000420 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000424:	4b14      	ldr	r3, [pc, #80]	; (8000478 <MX_USART2_UART_Init+0x58>)
 8000426:	4a15      	ldr	r2, [pc, #84]	; (800047c <MX_USART2_UART_Init+0x5c>)
 8000428:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800042a:	4b13      	ldr	r3, [pc, #76]	; (8000478 <MX_USART2_UART_Init+0x58>)
 800042c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000430:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000432:	4b11      	ldr	r3, [pc, #68]	; (8000478 <MX_USART2_UART_Init+0x58>)
 8000434:	2200      	movs	r2, #0
 8000436:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000438:	4b0f      	ldr	r3, [pc, #60]	; (8000478 <MX_USART2_UART_Init+0x58>)
 800043a:	2200      	movs	r2, #0
 800043c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800043e:	4b0e      	ldr	r3, [pc, #56]	; (8000478 <MX_USART2_UART_Init+0x58>)
 8000440:	2200      	movs	r2, #0
 8000442:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000444:	4b0c      	ldr	r3, [pc, #48]	; (8000478 <MX_USART2_UART_Init+0x58>)
 8000446:	220c      	movs	r2, #12
 8000448:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800044a:	4b0b      	ldr	r3, [pc, #44]	; (8000478 <MX_USART2_UART_Init+0x58>)
 800044c:	2200      	movs	r2, #0
 800044e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000450:	4b09      	ldr	r3, [pc, #36]	; (8000478 <MX_USART2_UART_Init+0x58>)
 8000452:	2200      	movs	r2, #0
 8000454:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000456:	4b08      	ldr	r3, [pc, #32]	; (8000478 <MX_USART2_UART_Init+0x58>)
 8000458:	2200      	movs	r2, #0
 800045a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800045c:	4b06      	ldr	r3, [pc, #24]	; (8000478 <MX_USART2_UART_Init+0x58>)
 800045e:	2200      	movs	r2, #0
 8000460:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000462:	4805      	ldr	r0, [pc, #20]	; (8000478 <MX_USART2_UART_Init+0x58>)
 8000464:	f002 ff4e 	bl	8003304 <HAL_UART_Init>
 8000468:	4603      	mov	r3, r0
 800046a:	2b00      	cmp	r3, #0
 800046c:	d001      	beq.n	8000472 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800046e:	f000 f875 	bl	800055c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000472:	bf00      	nop
 8000474:	bd80      	pop	{r7, pc}
 8000476:	bf00      	nop
 8000478:	200000c4 	.word	0x200000c4
 800047c:	40004400 	.word	0x40004400

08000480 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000480:	b480      	push	{r7}
 8000482:	b083      	sub	sp, #12
 8000484:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000486:	4b09      	ldr	r3, [pc, #36]	; (80004ac <MX_GPIO_Init+0x2c>)
 8000488:	695b      	ldr	r3, [r3, #20]
 800048a:	4a08      	ldr	r2, [pc, #32]	; (80004ac <MX_GPIO_Init+0x2c>)
 800048c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000490:	6153      	str	r3, [r2, #20]
 8000492:	4b06      	ldr	r3, [pc, #24]	; (80004ac <MX_GPIO_Init+0x2c>)
 8000494:	695b      	ldr	r3, [r3, #20]
 8000496:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800049a:	607b      	str	r3, [r7, #4]
 800049c:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800049e:	bf00      	nop
 80004a0:	370c      	adds	r7, #12
 80004a2:	46bd      	mov	sp, r7
 80004a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a8:	4770      	bx	lr
 80004aa:	bf00      	nop
 80004ac:	40021000 	.word	0x40021000

080004b0 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b084      	sub	sp, #16
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
	if (htim == &htim2){
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	4a22      	ldr	r2, [pc, #136]	; (8000544 <HAL_TIM_IC_CaptureCallback+0x94>)
 80004bc:	4293      	cmp	r3, r2
 80004be:	d13d      	bne.n	800053c <HAL_TIM_IC_CaptureCallback+0x8c>

		if (i_mesure < NB_MESURES_MOYENNE) {
 80004c0:	4b21      	ldr	r3, [pc, #132]	; (8000548 <HAL_TIM_IC_CaptureCallback+0x98>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	2b31      	cmp	r3, #49	; 0x31
 80004c6:	dc1b      	bgt.n	8000500 <HAL_TIM_IC_CaptureCallback+0x50>
			mesures[i_mesure] = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1) - t_start;
 80004c8:	2100      	movs	r1, #0
 80004ca:	481e      	ldr	r0, [pc, #120]	; (8000544 <HAL_TIM_IC_CaptureCallback+0x94>)
 80004cc:	f002 fbf0 	bl	8002cb0 <HAL_TIM_ReadCapturedValue>
 80004d0:	4603      	mov	r3, r0
 80004d2:	4a1e      	ldr	r2, [pc, #120]	; (800054c <HAL_TIM_IC_CaptureCallback+0x9c>)
 80004d4:	6812      	ldr	r2, [r2, #0]
 80004d6:	1a9a      	subs	r2, r3, r2
 80004d8:	4b1b      	ldr	r3, [pc, #108]	; (8000548 <HAL_TIM_IC_CaptureCallback+0x98>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	4611      	mov	r1, r2
 80004de:	4a1c      	ldr	r2, [pc, #112]	; (8000550 <HAL_TIM_IC_CaptureCallback+0xa0>)
 80004e0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			t_start = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);
 80004e4:	2100      	movs	r1, #0
 80004e6:	4817      	ldr	r0, [pc, #92]	; (8000544 <HAL_TIM_IC_CaptureCallback+0x94>)
 80004e8:	f002 fbe2 	bl	8002cb0 <HAL_TIM_ReadCapturedValue>
 80004ec:	4603      	mov	r3, r0
 80004ee:	461a      	mov	r2, r3
 80004f0:	4b16      	ldr	r3, [pc, #88]	; (800054c <HAL_TIM_IC_CaptureCallback+0x9c>)
 80004f2:	601a      	str	r2, [r3, #0]
			i_mesure++;
 80004f4:	4b14      	ldr	r3, [pc, #80]	; (8000548 <HAL_TIM_IC_CaptureCallback+0x98>)
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	3301      	adds	r3, #1
 80004fa:	4a13      	ldr	r2, [pc, #76]	; (8000548 <HAL_TIM_IC_CaptureCallback+0x98>)
 80004fc:	6013      	str	r3, [r2, #0]

			periode = somme / NB_MESURES_MOYENNE;
		}

	}
}
 80004fe:	e01d      	b.n	800053c <HAL_TIM_IC_CaptureCallback+0x8c>
			i_mesure = 0;
 8000500:	4b11      	ldr	r3, [pc, #68]	; (8000548 <HAL_TIM_IC_CaptureCallback+0x98>)
 8000502:	2200      	movs	r2, #0
 8000504:	601a      	str	r2, [r3, #0]
			int somme = 0;
 8000506:	2300      	movs	r3, #0
 8000508:	60fb      	str	r3, [r7, #12]
			for(int i=0; i<NB_MESURES_MOYENNE; i++) {
 800050a:	2300      	movs	r3, #0
 800050c:	60bb      	str	r3, [r7, #8]
 800050e:	e009      	b.n	8000524 <HAL_TIM_IC_CaptureCallback+0x74>
				somme += mesures[i];
 8000510:	4a0f      	ldr	r2, [pc, #60]	; (8000550 <HAL_TIM_IC_CaptureCallback+0xa0>)
 8000512:	68bb      	ldr	r3, [r7, #8]
 8000514:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000518:	68fa      	ldr	r2, [r7, #12]
 800051a:	4413      	add	r3, r2
 800051c:	60fb      	str	r3, [r7, #12]
			for(int i=0; i<NB_MESURES_MOYENNE; i++) {
 800051e:	68bb      	ldr	r3, [r7, #8]
 8000520:	3301      	adds	r3, #1
 8000522:	60bb      	str	r3, [r7, #8]
 8000524:	68bb      	ldr	r3, [r7, #8]
 8000526:	2b31      	cmp	r3, #49	; 0x31
 8000528:	ddf2      	ble.n	8000510 <HAL_TIM_IC_CaptureCallback+0x60>
			periode = somme / NB_MESURES_MOYENNE;
 800052a:	68fb      	ldr	r3, [r7, #12]
 800052c:	4a09      	ldr	r2, [pc, #36]	; (8000554 <HAL_TIM_IC_CaptureCallback+0xa4>)
 800052e:	fb82 1203 	smull	r1, r2, r2, r3
 8000532:	1112      	asrs	r2, r2, #4
 8000534:	17db      	asrs	r3, r3, #31
 8000536:	1ad3      	subs	r3, r2, r3
 8000538:	4a07      	ldr	r2, [pc, #28]	; (8000558 <HAL_TIM_IC_CaptureCallback+0xa8>)
 800053a:	6013      	str	r3, [r2, #0]
}
 800053c:	bf00      	nop
 800053e:	3710      	adds	r7, #16
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}
 8000544:	20000078 	.word	0x20000078
 8000548:	2000021c 	.word	0x2000021c
 800054c:	2000014c 	.word	0x2000014c
 8000550:	20000154 	.word	0x20000154
 8000554:	51eb851f 	.word	0x51eb851f
 8000558:	20000150 	.word	0x20000150

0800055c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800055c:	b480      	push	{r7}
 800055e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000560:	b672      	cpsid	i
}
 8000562:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000564:	e7fe      	b.n	8000564 <Error_Handler+0x8>
	...

08000568 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000568:	b480      	push	{r7}
 800056a:	b083      	sub	sp, #12
 800056c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800056e:	4b0f      	ldr	r3, [pc, #60]	; (80005ac <HAL_MspInit+0x44>)
 8000570:	699b      	ldr	r3, [r3, #24]
 8000572:	4a0e      	ldr	r2, [pc, #56]	; (80005ac <HAL_MspInit+0x44>)
 8000574:	f043 0301 	orr.w	r3, r3, #1
 8000578:	6193      	str	r3, [r2, #24]
 800057a:	4b0c      	ldr	r3, [pc, #48]	; (80005ac <HAL_MspInit+0x44>)
 800057c:	699b      	ldr	r3, [r3, #24]
 800057e:	f003 0301 	and.w	r3, r3, #1
 8000582:	607b      	str	r3, [r7, #4]
 8000584:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000586:	4b09      	ldr	r3, [pc, #36]	; (80005ac <HAL_MspInit+0x44>)
 8000588:	69db      	ldr	r3, [r3, #28]
 800058a:	4a08      	ldr	r2, [pc, #32]	; (80005ac <HAL_MspInit+0x44>)
 800058c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000590:	61d3      	str	r3, [r2, #28]
 8000592:	4b06      	ldr	r3, [pc, #24]	; (80005ac <HAL_MspInit+0x44>)
 8000594:	69db      	ldr	r3, [r3, #28]
 8000596:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800059a:	603b      	str	r3, [r7, #0]
 800059c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800059e:	bf00      	nop
 80005a0:	370c      	adds	r7, #12
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop
 80005ac:	40021000 	.word	0x40021000

080005b0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b08a      	sub	sp, #40	; 0x28
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005b8:	f107 0314 	add.w	r3, r7, #20
 80005bc:	2200      	movs	r2, #0
 80005be:	601a      	str	r2, [r3, #0]
 80005c0:	605a      	str	r2, [r3, #4]
 80005c2:	609a      	str	r2, [r3, #8]
 80005c4:	60da      	str	r2, [r3, #12]
 80005c6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80005d0:	d130      	bne.n	8000634 <HAL_TIM_Base_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80005d2:	4b1a      	ldr	r3, [pc, #104]	; (800063c <HAL_TIM_Base_MspInit+0x8c>)
 80005d4:	69db      	ldr	r3, [r3, #28]
 80005d6:	4a19      	ldr	r2, [pc, #100]	; (800063c <HAL_TIM_Base_MspInit+0x8c>)
 80005d8:	f043 0301 	orr.w	r3, r3, #1
 80005dc:	61d3      	str	r3, [r2, #28]
 80005de:	4b17      	ldr	r3, [pc, #92]	; (800063c <HAL_TIM_Base_MspInit+0x8c>)
 80005e0:	69db      	ldr	r3, [r3, #28]
 80005e2:	f003 0301 	and.w	r3, r3, #1
 80005e6:	613b      	str	r3, [r7, #16]
 80005e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ea:	4b14      	ldr	r3, [pc, #80]	; (800063c <HAL_TIM_Base_MspInit+0x8c>)
 80005ec:	695b      	ldr	r3, [r3, #20]
 80005ee:	4a13      	ldr	r2, [pc, #76]	; (800063c <HAL_TIM_Base_MspInit+0x8c>)
 80005f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005f4:	6153      	str	r3, [r2, #20]
 80005f6:	4b11      	ldr	r3, [pc, #68]	; (800063c <HAL_TIM_Base_MspInit+0x8c>)
 80005f8:	695b      	ldr	r3, [r3, #20]
 80005fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005fe:	60fb      	str	r3, [r7, #12]
 8000600:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000602:	2301      	movs	r3, #1
 8000604:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000606:	2302      	movs	r3, #2
 8000608:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800060a:	2300      	movs	r3, #0
 800060c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800060e:	2300      	movs	r3, #0
 8000610:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000612:	2301      	movs	r3, #1
 8000614:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000616:	f107 0314 	add.w	r3, r7, #20
 800061a:	4619      	mov	r1, r3
 800061c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000620:	f000 faf6 	bl	8000c10 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000624:	2200      	movs	r2, #0
 8000626:	2100      	movs	r1, #0
 8000628:	201c      	movs	r0, #28
 800062a:	f000 fa44 	bl	8000ab6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800062e:	201c      	movs	r0, #28
 8000630:	f000 fa5d 	bl	8000aee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000634:	bf00      	nop
 8000636:	3728      	adds	r7, #40	; 0x28
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	40021000 	.word	0x40021000

08000640 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b08a      	sub	sp, #40	; 0x28
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000648:	f107 0314 	add.w	r3, r7, #20
 800064c:	2200      	movs	r2, #0
 800064e:	601a      	str	r2, [r3, #0]
 8000650:	605a      	str	r2, [r3, #4]
 8000652:	609a      	str	r2, [r3, #8]
 8000654:	60da      	str	r2, [r3, #12]
 8000656:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a1b      	ldr	r2, [pc, #108]	; (80006cc <HAL_UART_MspInit+0x8c>)
 800065e:	4293      	cmp	r3, r2
 8000660:	d130      	bne.n	80006c4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000662:	4b1b      	ldr	r3, [pc, #108]	; (80006d0 <HAL_UART_MspInit+0x90>)
 8000664:	69db      	ldr	r3, [r3, #28]
 8000666:	4a1a      	ldr	r2, [pc, #104]	; (80006d0 <HAL_UART_MspInit+0x90>)
 8000668:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800066c:	61d3      	str	r3, [r2, #28]
 800066e:	4b18      	ldr	r3, [pc, #96]	; (80006d0 <HAL_UART_MspInit+0x90>)
 8000670:	69db      	ldr	r3, [r3, #28]
 8000672:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000676:	613b      	str	r3, [r7, #16]
 8000678:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800067a:	4b15      	ldr	r3, [pc, #84]	; (80006d0 <HAL_UART_MspInit+0x90>)
 800067c:	695b      	ldr	r3, [r3, #20]
 800067e:	4a14      	ldr	r2, [pc, #80]	; (80006d0 <HAL_UART_MspInit+0x90>)
 8000680:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000684:	6153      	str	r3, [r2, #20]
 8000686:	4b12      	ldr	r3, [pc, #72]	; (80006d0 <HAL_UART_MspInit+0x90>)
 8000688:	695b      	ldr	r3, [r3, #20]
 800068a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800068e:	60fb      	str	r3, [r7, #12]
 8000690:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000692:	230c      	movs	r3, #12
 8000694:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000696:	2302      	movs	r3, #2
 8000698:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800069a:	2300      	movs	r3, #0
 800069c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800069e:	2303      	movs	r3, #3
 80006a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80006a2:	2307      	movs	r3, #7
 80006a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006a6:	f107 0314 	add.w	r3, r7, #20
 80006aa:	4619      	mov	r1, r3
 80006ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006b0:	f000 faae 	bl	8000c10 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80006b4:	2200      	movs	r2, #0
 80006b6:	2100      	movs	r1, #0
 80006b8:	2026      	movs	r0, #38	; 0x26
 80006ba:	f000 f9fc 	bl	8000ab6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80006be:	2026      	movs	r0, #38	; 0x26
 80006c0:	f000 fa15 	bl	8000aee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80006c4:	bf00      	nop
 80006c6:	3728      	adds	r7, #40	; 0x28
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	40004400 	.word	0x40004400
 80006d0:	40021000 	.word	0x40021000

080006d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006d4:	b480      	push	{r7}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006d8:	e7fe      	b.n	80006d8 <NMI_Handler+0x4>

080006da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006da:	b480      	push	{r7}
 80006dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006de:	e7fe      	b.n	80006de <HardFault_Handler+0x4>

080006e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006e4:	e7fe      	b.n	80006e4 <MemManage_Handler+0x4>

080006e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006e6:	b480      	push	{r7}
 80006e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006ea:	e7fe      	b.n	80006ea <BusFault_Handler+0x4>

080006ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006f0:	e7fe      	b.n	80006f0 <UsageFault_Handler+0x4>

080006f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006f2:	b480      	push	{r7}
 80006f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006f6:	bf00      	nop
 80006f8:	46bd      	mov	sp, r7
 80006fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fe:	4770      	bx	lr

08000700 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000704:	bf00      	nop
 8000706:	46bd      	mov	sp, r7
 8000708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070c:	4770      	bx	lr

0800070e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800070e:	b480      	push	{r7}
 8000710:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000712:	bf00      	nop
 8000714:	46bd      	mov	sp, r7
 8000716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071a:	4770      	bx	lr

0800071c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000720:	f000 f8ce 	bl	80008c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000724:	bf00      	nop
 8000726:	bd80      	pop	{r7, pc}

08000728 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800072c:	4802      	ldr	r0, [pc, #8]	; (8000738 <TIM2_IRQHandler+0x10>)
 800072e:	f002 f83b 	bl	80027a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000732:	bf00      	nop
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	20000078 	.word	0x20000078

0800073c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000740:	4802      	ldr	r0, [pc, #8]	; (800074c <USART2_IRQHandler+0x10>)
 8000742:	f002 feb7 	bl	80034b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000746:	bf00      	nop
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	200000c4 	.word	0x200000c4

08000750 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b086      	sub	sp, #24
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000758:	4a14      	ldr	r2, [pc, #80]	; (80007ac <_sbrk+0x5c>)
 800075a:	4b15      	ldr	r3, [pc, #84]	; (80007b0 <_sbrk+0x60>)
 800075c:	1ad3      	subs	r3, r2, r3
 800075e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000760:	697b      	ldr	r3, [r7, #20]
 8000762:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000764:	4b13      	ldr	r3, [pc, #76]	; (80007b4 <_sbrk+0x64>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d102      	bne.n	8000772 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800076c:	4b11      	ldr	r3, [pc, #68]	; (80007b4 <_sbrk+0x64>)
 800076e:	4a12      	ldr	r2, [pc, #72]	; (80007b8 <_sbrk+0x68>)
 8000770:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000772:	4b10      	ldr	r3, [pc, #64]	; (80007b4 <_sbrk+0x64>)
 8000774:	681a      	ldr	r2, [r3, #0]
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	4413      	add	r3, r2
 800077a:	693a      	ldr	r2, [r7, #16]
 800077c:	429a      	cmp	r2, r3
 800077e:	d207      	bcs.n	8000790 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000780:	f003 fd5c 	bl	800423c <__errno>
 8000784:	4603      	mov	r3, r0
 8000786:	220c      	movs	r2, #12
 8000788:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800078a:	f04f 33ff 	mov.w	r3, #4294967295
 800078e:	e009      	b.n	80007a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000790:	4b08      	ldr	r3, [pc, #32]	; (80007b4 <_sbrk+0x64>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000796:	4b07      	ldr	r3, [pc, #28]	; (80007b4 <_sbrk+0x64>)
 8000798:	681a      	ldr	r2, [r3, #0]
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	4413      	add	r3, r2
 800079e:	4a05      	ldr	r2, [pc, #20]	; (80007b4 <_sbrk+0x64>)
 80007a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80007a2:	68fb      	ldr	r3, [r7, #12]
}
 80007a4:	4618      	mov	r0, r3
 80007a6:	3718      	adds	r7, #24
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	20004000 	.word	0x20004000
 80007b0:	00000400 	.word	0x00000400
 80007b4:	20000220 	.word	0x20000220
 80007b8:	20000370 	.word	0x20000370

080007bc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80007c0:	4b06      	ldr	r3, [pc, #24]	; (80007dc <SystemInit+0x20>)
 80007c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80007c6:	4a05      	ldr	r2, [pc, #20]	; (80007dc <SystemInit+0x20>)
 80007c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80007cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007d0:	bf00      	nop
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	e000ed00 	.word	0xe000ed00

080007e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80007e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000818 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80007e4:	f7ff ffea 	bl	80007bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007e8:	480c      	ldr	r0, [pc, #48]	; (800081c <LoopForever+0x6>)
  ldr r1, =_edata
 80007ea:	490d      	ldr	r1, [pc, #52]	; (8000820 <LoopForever+0xa>)
  ldr r2, =_sidata
 80007ec:	4a0d      	ldr	r2, [pc, #52]	; (8000824 <LoopForever+0xe>)
  movs r3, #0
 80007ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007f0:	e002      	b.n	80007f8 <LoopCopyDataInit>

080007f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007f6:	3304      	adds	r3, #4

080007f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007fc:	d3f9      	bcc.n	80007f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007fe:	4a0a      	ldr	r2, [pc, #40]	; (8000828 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000800:	4c0a      	ldr	r4, [pc, #40]	; (800082c <LoopForever+0x16>)
  movs r3, #0
 8000802:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000804:	e001      	b.n	800080a <LoopFillZerobss>

08000806 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000806:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000808:	3204      	adds	r2, #4

0800080a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800080a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800080c:	d3fb      	bcc.n	8000806 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800080e:	f003 fd1b 	bl	8004248 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000812:	f7ff fd2d 	bl	8000270 <main>

08000816 <LoopForever>:

LoopForever:
    b LoopForever
 8000816:	e7fe      	b.n	8000816 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000818:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 800081c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000820:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000824:	08004bc4 	.word	0x08004bc4
  ldr r2, =_sbss
 8000828:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800082c:	20000370 	.word	0x20000370

08000830 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000830:	e7fe      	b.n	8000830 <ADC1_IRQHandler>
	...

08000834 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000838:	4b08      	ldr	r3, [pc, #32]	; (800085c <HAL_Init+0x28>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	4a07      	ldr	r2, [pc, #28]	; (800085c <HAL_Init+0x28>)
 800083e:	f043 0310 	orr.w	r3, r3, #16
 8000842:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000844:	2003      	movs	r0, #3
 8000846:	f000 f92b 	bl	8000aa0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800084a:	200f      	movs	r0, #15
 800084c:	f000 f808 	bl	8000860 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000850:	f7ff fe8a 	bl	8000568 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000854:	2300      	movs	r3, #0
}
 8000856:	4618      	mov	r0, r3
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	40022000 	.word	0x40022000

08000860 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000868:	4b12      	ldr	r3, [pc, #72]	; (80008b4 <HAL_InitTick+0x54>)
 800086a:	681a      	ldr	r2, [r3, #0]
 800086c:	4b12      	ldr	r3, [pc, #72]	; (80008b8 <HAL_InitTick+0x58>)
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	4619      	mov	r1, r3
 8000872:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000876:	fbb3 f3f1 	udiv	r3, r3, r1
 800087a:	fbb2 f3f3 	udiv	r3, r2, r3
 800087e:	4618      	mov	r0, r3
 8000880:	f000 f943 	bl	8000b0a <HAL_SYSTICK_Config>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800088a:	2301      	movs	r3, #1
 800088c:	e00e      	b.n	80008ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	2b0f      	cmp	r3, #15
 8000892:	d80a      	bhi.n	80008aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000894:	2200      	movs	r2, #0
 8000896:	6879      	ldr	r1, [r7, #4]
 8000898:	f04f 30ff 	mov.w	r0, #4294967295
 800089c:	f000 f90b 	bl	8000ab6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008a0:	4a06      	ldr	r2, [pc, #24]	; (80008bc <HAL_InitTick+0x5c>)
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80008a6:	2300      	movs	r3, #0
 80008a8:	e000      	b.n	80008ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80008aa:	2301      	movs	r3, #1
}
 80008ac:	4618      	mov	r0, r3
 80008ae:	3708      	adds	r7, #8
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	20000000 	.word	0x20000000
 80008b8:	20000008 	.word	0x20000008
 80008bc:	20000004 	.word	0x20000004

080008c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008c4:	4b06      	ldr	r3, [pc, #24]	; (80008e0 <HAL_IncTick+0x20>)
 80008c6:	781b      	ldrb	r3, [r3, #0]
 80008c8:	461a      	mov	r2, r3
 80008ca:	4b06      	ldr	r3, [pc, #24]	; (80008e4 <HAL_IncTick+0x24>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	4413      	add	r3, r2
 80008d0:	4a04      	ldr	r2, [pc, #16]	; (80008e4 <HAL_IncTick+0x24>)
 80008d2:	6013      	str	r3, [r2, #0]
}
 80008d4:	bf00      	nop
 80008d6:	46bd      	mov	sp, r7
 80008d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008dc:	4770      	bx	lr
 80008de:	bf00      	nop
 80008e0:	20000008 	.word	0x20000008
 80008e4:	20000224 	.word	0x20000224

080008e8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008e8:	b480      	push	{r7}
 80008ea:	af00      	add	r7, sp, #0
  return uwTick;  
 80008ec:	4b03      	ldr	r3, [pc, #12]	; (80008fc <HAL_GetTick+0x14>)
 80008ee:	681b      	ldr	r3, [r3, #0]
}
 80008f0:	4618      	mov	r0, r3
 80008f2:	46bd      	mov	sp, r7
 80008f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop
 80008fc:	20000224 	.word	0x20000224

08000900 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000900:	b480      	push	{r7}
 8000902:	b085      	sub	sp, #20
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	f003 0307 	and.w	r3, r3, #7
 800090e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000910:	4b0c      	ldr	r3, [pc, #48]	; (8000944 <__NVIC_SetPriorityGrouping+0x44>)
 8000912:	68db      	ldr	r3, [r3, #12]
 8000914:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000916:	68ba      	ldr	r2, [r7, #8]
 8000918:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800091c:	4013      	ands	r3, r2
 800091e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000924:	68bb      	ldr	r3, [r7, #8]
 8000926:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000928:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800092c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000930:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000932:	4a04      	ldr	r2, [pc, #16]	; (8000944 <__NVIC_SetPriorityGrouping+0x44>)
 8000934:	68bb      	ldr	r3, [r7, #8]
 8000936:	60d3      	str	r3, [r2, #12]
}
 8000938:	bf00      	nop
 800093a:	3714      	adds	r7, #20
 800093c:	46bd      	mov	sp, r7
 800093e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000942:	4770      	bx	lr
 8000944:	e000ed00 	.word	0xe000ed00

08000948 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000948:	b480      	push	{r7}
 800094a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800094c:	4b04      	ldr	r3, [pc, #16]	; (8000960 <__NVIC_GetPriorityGrouping+0x18>)
 800094e:	68db      	ldr	r3, [r3, #12]
 8000950:	0a1b      	lsrs	r3, r3, #8
 8000952:	f003 0307 	and.w	r3, r3, #7
}
 8000956:	4618      	mov	r0, r3
 8000958:	46bd      	mov	sp, r7
 800095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095e:	4770      	bx	lr
 8000960:	e000ed00 	.word	0xe000ed00

08000964 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000964:	b480      	push	{r7}
 8000966:	b083      	sub	sp, #12
 8000968:	af00      	add	r7, sp, #0
 800096a:	4603      	mov	r3, r0
 800096c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800096e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000972:	2b00      	cmp	r3, #0
 8000974:	db0b      	blt.n	800098e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000976:	79fb      	ldrb	r3, [r7, #7]
 8000978:	f003 021f 	and.w	r2, r3, #31
 800097c:	4907      	ldr	r1, [pc, #28]	; (800099c <__NVIC_EnableIRQ+0x38>)
 800097e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000982:	095b      	lsrs	r3, r3, #5
 8000984:	2001      	movs	r0, #1
 8000986:	fa00 f202 	lsl.w	r2, r0, r2
 800098a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800098e:	bf00      	nop
 8000990:	370c      	adds	r7, #12
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop
 800099c:	e000e100 	.word	0xe000e100

080009a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009a0:	b480      	push	{r7}
 80009a2:	b083      	sub	sp, #12
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	4603      	mov	r3, r0
 80009a8:	6039      	str	r1, [r7, #0]
 80009aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	db0a      	blt.n	80009ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009b4:	683b      	ldr	r3, [r7, #0]
 80009b6:	b2da      	uxtb	r2, r3
 80009b8:	490c      	ldr	r1, [pc, #48]	; (80009ec <__NVIC_SetPriority+0x4c>)
 80009ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009be:	0112      	lsls	r2, r2, #4
 80009c0:	b2d2      	uxtb	r2, r2
 80009c2:	440b      	add	r3, r1
 80009c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009c8:	e00a      	b.n	80009e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	b2da      	uxtb	r2, r3
 80009ce:	4908      	ldr	r1, [pc, #32]	; (80009f0 <__NVIC_SetPriority+0x50>)
 80009d0:	79fb      	ldrb	r3, [r7, #7]
 80009d2:	f003 030f 	and.w	r3, r3, #15
 80009d6:	3b04      	subs	r3, #4
 80009d8:	0112      	lsls	r2, r2, #4
 80009da:	b2d2      	uxtb	r2, r2
 80009dc:	440b      	add	r3, r1
 80009de:	761a      	strb	r2, [r3, #24]
}
 80009e0:	bf00      	nop
 80009e2:	370c      	adds	r7, #12
 80009e4:	46bd      	mov	sp, r7
 80009e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ea:	4770      	bx	lr
 80009ec:	e000e100 	.word	0xe000e100
 80009f0:	e000ed00 	.word	0xe000ed00

080009f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009f4:	b480      	push	{r7}
 80009f6:	b089      	sub	sp, #36	; 0x24
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	60f8      	str	r0, [r7, #12]
 80009fc:	60b9      	str	r1, [r7, #8]
 80009fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	f003 0307 	and.w	r3, r3, #7
 8000a06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a08:	69fb      	ldr	r3, [r7, #28]
 8000a0a:	f1c3 0307 	rsb	r3, r3, #7
 8000a0e:	2b04      	cmp	r3, #4
 8000a10:	bf28      	it	cs
 8000a12:	2304      	movcs	r3, #4
 8000a14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a16:	69fb      	ldr	r3, [r7, #28]
 8000a18:	3304      	adds	r3, #4
 8000a1a:	2b06      	cmp	r3, #6
 8000a1c:	d902      	bls.n	8000a24 <NVIC_EncodePriority+0x30>
 8000a1e:	69fb      	ldr	r3, [r7, #28]
 8000a20:	3b03      	subs	r3, #3
 8000a22:	e000      	b.n	8000a26 <NVIC_EncodePriority+0x32>
 8000a24:	2300      	movs	r3, #0
 8000a26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a28:	f04f 32ff 	mov.w	r2, #4294967295
 8000a2c:	69bb      	ldr	r3, [r7, #24]
 8000a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a32:	43da      	mvns	r2, r3
 8000a34:	68bb      	ldr	r3, [r7, #8]
 8000a36:	401a      	ands	r2, r3
 8000a38:	697b      	ldr	r3, [r7, #20]
 8000a3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a3c:	f04f 31ff 	mov.w	r1, #4294967295
 8000a40:	697b      	ldr	r3, [r7, #20]
 8000a42:	fa01 f303 	lsl.w	r3, r1, r3
 8000a46:	43d9      	mvns	r1, r3
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a4c:	4313      	orrs	r3, r2
         );
}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	3724      	adds	r7, #36	; 0x24
 8000a52:	46bd      	mov	sp, r7
 8000a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a58:	4770      	bx	lr
	...

08000a5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	3b01      	subs	r3, #1
 8000a68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a6c:	d301      	bcc.n	8000a72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a6e:	2301      	movs	r3, #1
 8000a70:	e00f      	b.n	8000a92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a72:	4a0a      	ldr	r2, [pc, #40]	; (8000a9c <SysTick_Config+0x40>)
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	3b01      	subs	r3, #1
 8000a78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a7a:	210f      	movs	r1, #15
 8000a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a80:	f7ff ff8e 	bl	80009a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a84:	4b05      	ldr	r3, [pc, #20]	; (8000a9c <SysTick_Config+0x40>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a8a:	4b04      	ldr	r3, [pc, #16]	; (8000a9c <SysTick_Config+0x40>)
 8000a8c:	2207      	movs	r2, #7
 8000a8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a90:	2300      	movs	r3, #0
}
 8000a92:	4618      	mov	r0, r3
 8000a94:	3708      	adds	r7, #8
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	e000e010 	.word	0xe000e010

08000aa0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000aa8:	6878      	ldr	r0, [r7, #4]
 8000aaa:	f7ff ff29 	bl	8000900 <__NVIC_SetPriorityGrouping>
}
 8000aae:	bf00      	nop
 8000ab0:	3708      	adds	r7, #8
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}

08000ab6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ab6:	b580      	push	{r7, lr}
 8000ab8:	b086      	sub	sp, #24
 8000aba:	af00      	add	r7, sp, #0
 8000abc:	4603      	mov	r3, r0
 8000abe:	60b9      	str	r1, [r7, #8]
 8000ac0:	607a      	str	r2, [r7, #4]
 8000ac2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ac8:	f7ff ff3e 	bl	8000948 <__NVIC_GetPriorityGrouping>
 8000acc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ace:	687a      	ldr	r2, [r7, #4]
 8000ad0:	68b9      	ldr	r1, [r7, #8]
 8000ad2:	6978      	ldr	r0, [r7, #20]
 8000ad4:	f7ff ff8e 	bl	80009f4 <NVIC_EncodePriority>
 8000ad8:	4602      	mov	r2, r0
 8000ada:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ade:	4611      	mov	r1, r2
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f7ff ff5d 	bl	80009a0 <__NVIC_SetPriority>
}
 8000ae6:	bf00      	nop
 8000ae8:	3718      	adds	r7, #24
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}

08000aee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000aee:	b580      	push	{r7, lr}
 8000af0:	b082      	sub	sp, #8
 8000af2:	af00      	add	r7, sp, #0
 8000af4:	4603      	mov	r3, r0
 8000af6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000af8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000afc:	4618      	mov	r0, r3
 8000afe:	f7ff ff31 	bl	8000964 <__NVIC_EnableIRQ>
}
 8000b02:	bf00      	nop
 8000b04:	3708      	adds	r7, #8
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}

08000b0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b0a:	b580      	push	{r7, lr}
 8000b0c:	b082      	sub	sp, #8
 8000b0e:	af00      	add	r7, sp, #0
 8000b10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b12:	6878      	ldr	r0, [r7, #4]
 8000b14:	f7ff ffa2 	bl	8000a5c <SysTick_Config>
 8000b18:	4603      	mov	r3, r0
}
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	3708      	adds	r7, #8
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}

08000b22 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000b22:	b480      	push	{r7}
 8000b24:	b083      	sub	sp, #12
 8000b26:	af00      	add	r7, sp, #0
 8000b28:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000b30:	2b02      	cmp	r3, #2
 8000b32:	d008      	beq.n	8000b46 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	2204      	movs	r2, #4
 8000b38:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000b42:	2301      	movs	r3, #1
 8000b44:	e020      	b.n	8000b88 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	681a      	ldr	r2, [r3, #0]
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	f022 020e 	bic.w	r2, r2, #14
 8000b54:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	681a      	ldr	r2, [r3, #0]
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	f022 0201 	bic.w	r2, r2, #1
 8000b64:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b6e:	2101      	movs	r1, #1
 8000b70:	fa01 f202 	lsl.w	r2, r1, r2
 8000b74:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	2201      	movs	r2, #1
 8000b7a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	2200      	movs	r2, #0
 8000b82:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8000b86:	2300      	movs	r3, #0
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	370c      	adds	r7, #12
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b92:	4770      	bx	lr

08000b94 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b084      	sub	sp, #16
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000ba6:	2b02      	cmp	r3, #2
 8000ba8:	d005      	beq.n	8000bb6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	2204      	movs	r2, #4
 8000bae:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000bb0:	2301      	movs	r3, #1
 8000bb2:	73fb      	strb	r3, [r7, #15]
 8000bb4:	e027      	b.n	8000c06 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	681a      	ldr	r2, [r3, #0]
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	f022 020e 	bic.w	r2, r2, #14
 8000bc4:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	681a      	ldr	r2, [r3, #0]
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f022 0201 	bic.w	r2, r2, #1
 8000bd4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000bde:	2101      	movs	r1, #1
 8000be0:	fa01 f202 	lsl.w	r2, r1, r2
 8000be4:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	2201      	movs	r2, #1
 8000bea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d003      	beq.n	8000c06 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c02:	6878      	ldr	r0, [r7, #4]
 8000c04:	4798      	blx	r3
    } 
  }
  return status;
 8000c06:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c08:	4618      	mov	r0, r3
 8000c0a:	3710      	adds	r7, #16
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}

08000c10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b087      	sub	sp, #28
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
 8000c18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c1e:	e14e      	b.n	8000ebe <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	681a      	ldr	r2, [r3, #0]
 8000c24:	2101      	movs	r1, #1
 8000c26:	697b      	ldr	r3, [r7, #20]
 8000c28:	fa01 f303 	lsl.w	r3, r1, r3
 8000c2c:	4013      	ands	r3, r2
 8000c2e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	f000 8140 	beq.w	8000eb8 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	685b      	ldr	r3, [r3, #4]
 8000c3c:	f003 0303 	and.w	r3, r3, #3
 8000c40:	2b01      	cmp	r3, #1
 8000c42:	d005      	beq.n	8000c50 <HAL_GPIO_Init+0x40>
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	685b      	ldr	r3, [r3, #4]
 8000c48:	f003 0303 	and.w	r3, r3, #3
 8000c4c:	2b02      	cmp	r3, #2
 8000c4e:	d130      	bne.n	8000cb2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	689b      	ldr	r3, [r3, #8]
 8000c54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000c56:	697b      	ldr	r3, [r7, #20]
 8000c58:	005b      	lsls	r3, r3, #1
 8000c5a:	2203      	movs	r2, #3
 8000c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c60:	43db      	mvns	r3, r3
 8000c62:	693a      	ldr	r2, [r7, #16]
 8000c64:	4013      	ands	r3, r2
 8000c66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	68da      	ldr	r2, [r3, #12]
 8000c6c:	697b      	ldr	r3, [r7, #20]
 8000c6e:	005b      	lsls	r3, r3, #1
 8000c70:	fa02 f303 	lsl.w	r3, r2, r3
 8000c74:	693a      	ldr	r2, [r7, #16]
 8000c76:	4313      	orrs	r3, r2
 8000c78:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	693a      	ldr	r2, [r7, #16]
 8000c7e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c86:	2201      	movs	r2, #1
 8000c88:	697b      	ldr	r3, [r7, #20]
 8000c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c8e:	43db      	mvns	r3, r3
 8000c90:	693a      	ldr	r2, [r7, #16]
 8000c92:	4013      	ands	r3, r2
 8000c94:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	685b      	ldr	r3, [r3, #4]
 8000c9a:	091b      	lsrs	r3, r3, #4
 8000c9c:	f003 0201 	and.w	r2, r3, #1
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca6:	693a      	ldr	r2, [r7, #16]
 8000ca8:	4313      	orrs	r3, r2
 8000caa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	693a      	ldr	r2, [r7, #16]
 8000cb0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	685b      	ldr	r3, [r3, #4]
 8000cb6:	f003 0303 	and.w	r3, r3, #3
 8000cba:	2b03      	cmp	r3, #3
 8000cbc:	d017      	beq.n	8000cee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	68db      	ldr	r3, [r3, #12]
 8000cc2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000cc4:	697b      	ldr	r3, [r7, #20]
 8000cc6:	005b      	lsls	r3, r3, #1
 8000cc8:	2203      	movs	r2, #3
 8000cca:	fa02 f303 	lsl.w	r3, r2, r3
 8000cce:	43db      	mvns	r3, r3
 8000cd0:	693a      	ldr	r2, [r7, #16]
 8000cd2:	4013      	ands	r3, r2
 8000cd4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	689a      	ldr	r2, [r3, #8]
 8000cda:	697b      	ldr	r3, [r7, #20]
 8000cdc:	005b      	lsls	r3, r3, #1
 8000cde:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce2:	693a      	ldr	r2, [r7, #16]
 8000ce4:	4313      	orrs	r3, r2
 8000ce6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	693a      	ldr	r2, [r7, #16]
 8000cec:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	685b      	ldr	r3, [r3, #4]
 8000cf2:	f003 0303 	and.w	r3, r3, #3
 8000cf6:	2b02      	cmp	r3, #2
 8000cf8:	d123      	bne.n	8000d42 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000cfa:	697b      	ldr	r3, [r7, #20]
 8000cfc:	08da      	lsrs	r2, r3, #3
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	3208      	adds	r2, #8
 8000d02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d06:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000d08:	697b      	ldr	r3, [r7, #20]
 8000d0a:	f003 0307 	and.w	r3, r3, #7
 8000d0e:	009b      	lsls	r3, r3, #2
 8000d10:	220f      	movs	r2, #15
 8000d12:	fa02 f303 	lsl.w	r3, r2, r3
 8000d16:	43db      	mvns	r3, r3
 8000d18:	693a      	ldr	r2, [r7, #16]
 8000d1a:	4013      	ands	r3, r2
 8000d1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	691a      	ldr	r2, [r3, #16]
 8000d22:	697b      	ldr	r3, [r7, #20]
 8000d24:	f003 0307 	and.w	r3, r3, #7
 8000d28:	009b      	lsls	r3, r3, #2
 8000d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2e:	693a      	ldr	r2, [r7, #16]
 8000d30:	4313      	orrs	r3, r2
 8000d32:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000d34:	697b      	ldr	r3, [r7, #20]
 8000d36:	08da      	lsrs	r2, r3, #3
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	3208      	adds	r2, #8
 8000d3c:	6939      	ldr	r1, [r7, #16]
 8000d3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	005b      	lsls	r3, r3, #1
 8000d4c:	2203      	movs	r2, #3
 8000d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d52:	43db      	mvns	r3, r3
 8000d54:	693a      	ldr	r2, [r7, #16]
 8000d56:	4013      	ands	r3, r2
 8000d58:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	685b      	ldr	r3, [r3, #4]
 8000d5e:	f003 0203 	and.w	r2, r3, #3
 8000d62:	697b      	ldr	r3, [r7, #20]
 8000d64:	005b      	lsls	r3, r3, #1
 8000d66:	fa02 f303 	lsl.w	r3, r2, r3
 8000d6a:	693a      	ldr	r2, [r7, #16]
 8000d6c:	4313      	orrs	r3, r2
 8000d6e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	693a      	ldr	r2, [r7, #16]
 8000d74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	f000 809a 	beq.w	8000eb8 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d84:	4b55      	ldr	r3, [pc, #340]	; (8000edc <HAL_GPIO_Init+0x2cc>)
 8000d86:	699b      	ldr	r3, [r3, #24]
 8000d88:	4a54      	ldr	r2, [pc, #336]	; (8000edc <HAL_GPIO_Init+0x2cc>)
 8000d8a:	f043 0301 	orr.w	r3, r3, #1
 8000d8e:	6193      	str	r3, [r2, #24]
 8000d90:	4b52      	ldr	r3, [pc, #328]	; (8000edc <HAL_GPIO_Init+0x2cc>)
 8000d92:	699b      	ldr	r3, [r3, #24]
 8000d94:	f003 0301 	and.w	r3, r3, #1
 8000d98:	60bb      	str	r3, [r7, #8]
 8000d9a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000d9c:	4a50      	ldr	r2, [pc, #320]	; (8000ee0 <HAL_GPIO_Init+0x2d0>)
 8000d9e:	697b      	ldr	r3, [r7, #20]
 8000da0:	089b      	lsrs	r3, r3, #2
 8000da2:	3302      	adds	r3, #2
 8000da4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000da8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000daa:	697b      	ldr	r3, [r7, #20]
 8000dac:	f003 0303 	and.w	r3, r3, #3
 8000db0:	009b      	lsls	r3, r3, #2
 8000db2:	220f      	movs	r2, #15
 8000db4:	fa02 f303 	lsl.w	r3, r2, r3
 8000db8:	43db      	mvns	r3, r3
 8000dba:	693a      	ldr	r2, [r7, #16]
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000dc6:	d013      	beq.n	8000df0 <HAL_GPIO_Init+0x1e0>
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	4a46      	ldr	r2, [pc, #280]	; (8000ee4 <HAL_GPIO_Init+0x2d4>)
 8000dcc:	4293      	cmp	r3, r2
 8000dce:	d00d      	beq.n	8000dec <HAL_GPIO_Init+0x1dc>
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	4a45      	ldr	r2, [pc, #276]	; (8000ee8 <HAL_GPIO_Init+0x2d8>)
 8000dd4:	4293      	cmp	r3, r2
 8000dd6:	d007      	beq.n	8000de8 <HAL_GPIO_Init+0x1d8>
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	4a44      	ldr	r2, [pc, #272]	; (8000eec <HAL_GPIO_Init+0x2dc>)
 8000ddc:	4293      	cmp	r3, r2
 8000dde:	d101      	bne.n	8000de4 <HAL_GPIO_Init+0x1d4>
 8000de0:	2303      	movs	r3, #3
 8000de2:	e006      	b.n	8000df2 <HAL_GPIO_Init+0x1e2>
 8000de4:	2305      	movs	r3, #5
 8000de6:	e004      	b.n	8000df2 <HAL_GPIO_Init+0x1e2>
 8000de8:	2302      	movs	r3, #2
 8000dea:	e002      	b.n	8000df2 <HAL_GPIO_Init+0x1e2>
 8000dec:	2301      	movs	r3, #1
 8000dee:	e000      	b.n	8000df2 <HAL_GPIO_Init+0x1e2>
 8000df0:	2300      	movs	r3, #0
 8000df2:	697a      	ldr	r2, [r7, #20]
 8000df4:	f002 0203 	and.w	r2, r2, #3
 8000df8:	0092      	lsls	r2, r2, #2
 8000dfa:	4093      	lsls	r3, r2
 8000dfc:	693a      	ldr	r2, [r7, #16]
 8000dfe:	4313      	orrs	r3, r2
 8000e00:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000e02:	4937      	ldr	r1, [pc, #220]	; (8000ee0 <HAL_GPIO_Init+0x2d0>)
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	089b      	lsrs	r3, r3, #2
 8000e08:	3302      	adds	r3, #2
 8000e0a:	693a      	ldr	r2, [r7, #16]
 8000e0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e10:	4b37      	ldr	r3, [pc, #220]	; (8000ef0 <HAL_GPIO_Init+0x2e0>)
 8000e12:	689b      	ldr	r3, [r3, #8]
 8000e14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	43db      	mvns	r3, r3
 8000e1a:	693a      	ldr	r2, [r7, #16]
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d003      	beq.n	8000e34 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000e2c:	693a      	ldr	r2, [r7, #16]
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	4313      	orrs	r3, r2
 8000e32:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000e34:	4a2e      	ldr	r2, [pc, #184]	; (8000ef0 <HAL_GPIO_Init+0x2e0>)
 8000e36:	693b      	ldr	r3, [r7, #16]
 8000e38:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000e3a:	4b2d      	ldr	r3, [pc, #180]	; (8000ef0 <HAL_GPIO_Init+0x2e0>)
 8000e3c:	68db      	ldr	r3, [r3, #12]
 8000e3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	43db      	mvns	r3, r3
 8000e44:	693a      	ldr	r2, [r7, #16]
 8000e46:	4013      	ands	r3, r2
 8000e48:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	685b      	ldr	r3, [r3, #4]
 8000e4e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d003      	beq.n	8000e5e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000e56:	693a      	ldr	r2, [r7, #16]
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000e5e:	4a24      	ldr	r2, [pc, #144]	; (8000ef0 <HAL_GPIO_Init+0x2e0>)
 8000e60:	693b      	ldr	r3, [r7, #16]
 8000e62:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000e64:	4b22      	ldr	r3, [pc, #136]	; (8000ef0 <HAL_GPIO_Init+0x2e0>)
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	43db      	mvns	r3, r3
 8000e6e:	693a      	ldr	r2, [r7, #16]
 8000e70:	4013      	ands	r3, r2
 8000e72:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d003      	beq.n	8000e88 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000e80:	693a      	ldr	r2, [r7, #16]
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	4313      	orrs	r3, r2
 8000e86:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000e88:	4a19      	ldr	r2, [pc, #100]	; (8000ef0 <HAL_GPIO_Init+0x2e0>)
 8000e8a:	693b      	ldr	r3, [r7, #16]
 8000e8c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e8e:	4b18      	ldr	r3, [pc, #96]	; (8000ef0 <HAL_GPIO_Init+0x2e0>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	43db      	mvns	r3, r3
 8000e98:	693a      	ldr	r2, [r7, #16]
 8000e9a:	4013      	ands	r3, r2
 8000e9c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	685b      	ldr	r3, [r3, #4]
 8000ea2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d003      	beq.n	8000eb2 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000eaa:	693a      	ldr	r2, [r7, #16]
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	4313      	orrs	r3, r2
 8000eb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000eb2:	4a0f      	ldr	r2, [pc, #60]	; (8000ef0 <HAL_GPIO_Init+0x2e0>)
 8000eb4:	693b      	ldr	r3, [r7, #16]
 8000eb6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	3301      	adds	r3, #1
 8000ebc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	681a      	ldr	r2, [r3, #0]
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	fa22 f303 	lsr.w	r3, r2, r3
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	f47f aea9 	bne.w	8000c20 <HAL_GPIO_Init+0x10>
  }
}
 8000ece:	bf00      	nop
 8000ed0:	bf00      	nop
 8000ed2:	371c      	adds	r7, #28
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr
 8000edc:	40021000 	.word	0x40021000
 8000ee0:	40010000 	.word	0x40010000
 8000ee4:	48000400 	.word	0x48000400
 8000ee8:	48000800 	.word	0x48000800
 8000eec:	48000c00 	.word	0x48000c00
 8000ef0:	40010400 	.word	0x40010400

08000ef4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f00:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f04:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f0a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d102      	bne.n	8000f1a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000f14:	2301      	movs	r3, #1
 8000f16:	f001 b823 	b.w	8001f60 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f1e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f003 0301 	and.w	r3, r3, #1
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	f000 817d 	beq.w	800122a <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000f30:	4bbc      	ldr	r3, [pc, #752]	; (8001224 <HAL_RCC_OscConfig+0x330>)
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	f003 030c 	and.w	r3, r3, #12
 8000f38:	2b04      	cmp	r3, #4
 8000f3a:	d00c      	beq.n	8000f56 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f3c:	4bb9      	ldr	r3, [pc, #740]	; (8001224 <HAL_RCC_OscConfig+0x330>)
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	f003 030c 	and.w	r3, r3, #12
 8000f44:	2b08      	cmp	r3, #8
 8000f46:	d15c      	bne.n	8001002 <HAL_RCC_OscConfig+0x10e>
 8000f48:	4bb6      	ldr	r3, [pc, #728]	; (8001224 <HAL_RCC_OscConfig+0x330>)
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f54:	d155      	bne.n	8001002 <HAL_RCC_OscConfig+0x10e>
 8000f56:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f5a:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f5e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000f62:	fa93 f3a3 	rbit	r3, r3
 8000f66:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000f6a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f6e:	fab3 f383 	clz	r3, r3
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	095b      	lsrs	r3, r3, #5
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	f043 0301 	orr.w	r3, r3, #1
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	2b01      	cmp	r3, #1
 8000f80:	d102      	bne.n	8000f88 <HAL_RCC_OscConfig+0x94>
 8000f82:	4ba8      	ldr	r3, [pc, #672]	; (8001224 <HAL_RCC_OscConfig+0x330>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	e015      	b.n	8000fb4 <HAL_RCC_OscConfig+0xc0>
 8000f88:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f8c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f90:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8000f94:	fa93 f3a3 	rbit	r3, r3
 8000f98:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000f9c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000fa0:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000fa4:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8000fa8:	fa93 f3a3 	rbit	r3, r3
 8000fac:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8000fb0:	4b9c      	ldr	r3, [pc, #624]	; (8001224 <HAL_RCC_OscConfig+0x330>)
 8000fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fb4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000fb8:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8000fbc:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000fc0:	fa92 f2a2 	rbit	r2, r2
 8000fc4:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8000fc8:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8000fcc:	fab2 f282 	clz	r2, r2
 8000fd0:	b2d2      	uxtb	r2, r2
 8000fd2:	f042 0220 	orr.w	r2, r2, #32
 8000fd6:	b2d2      	uxtb	r2, r2
 8000fd8:	f002 021f 	and.w	r2, r2, #31
 8000fdc:	2101      	movs	r1, #1
 8000fde:	fa01 f202 	lsl.w	r2, r1, r2
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	f000 811f 	beq.w	8001228 <HAL_RCC_OscConfig+0x334>
 8000fea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000fee:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	f040 8116 	bne.w	8001228 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	f000 bfaf 	b.w	8001f60 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001002:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001006:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001012:	d106      	bne.n	8001022 <HAL_RCC_OscConfig+0x12e>
 8001014:	4b83      	ldr	r3, [pc, #524]	; (8001224 <HAL_RCC_OscConfig+0x330>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4a82      	ldr	r2, [pc, #520]	; (8001224 <HAL_RCC_OscConfig+0x330>)
 800101a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800101e:	6013      	str	r3, [r2, #0]
 8001020:	e036      	b.n	8001090 <HAL_RCC_OscConfig+0x19c>
 8001022:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001026:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d10c      	bne.n	800104c <HAL_RCC_OscConfig+0x158>
 8001032:	4b7c      	ldr	r3, [pc, #496]	; (8001224 <HAL_RCC_OscConfig+0x330>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	4a7b      	ldr	r2, [pc, #492]	; (8001224 <HAL_RCC_OscConfig+0x330>)
 8001038:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800103c:	6013      	str	r3, [r2, #0]
 800103e:	4b79      	ldr	r3, [pc, #484]	; (8001224 <HAL_RCC_OscConfig+0x330>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	4a78      	ldr	r2, [pc, #480]	; (8001224 <HAL_RCC_OscConfig+0x330>)
 8001044:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001048:	6013      	str	r3, [r2, #0]
 800104a:	e021      	b.n	8001090 <HAL_RCC_OscConfig+0x19c>
 800104c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001050:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800105c:	d10c      	bne.n	8001078 <HAL_RCC_OscConfig+0x184>
 800105e:	4b71      	ldr	r3, [pc, #452]	; (8001224 <HAL_RCC_OscConfig+0x330>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	4a70      	ldr	r2, [pc, #448]	; (8001224 <HAL_RCC_OscConfig+0x330>)
 8001064:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001068:	6013      	str	r3, [r2, #0]
 800106a:	4b6e      	ldr	r3, [pc, #440]	; (8001224 <HAL_RCC_OscConfig+0x330>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	4a6d      	ldr	r2, [pc, #436]	; (8001224 <HAL_RCC_OscConfig+0x330>)
 8001070:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001074:	6013      	str	r3, [r2, #0]
 8001076:	e00b      	b.n	8001090 <HAL_RCC_OscConfig+0x19c>
 8001078:	4b6a      	ldr	r3, [pc, #424]	; (8001224 <HAL_RCC_OscConfig+0x330>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4a69      	ldr	r2, [pc, #420]	; (8001224 <HAL_RCC_OscConfig+0x330>)
 800107e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001082:	6013      	str	r3, [r2, #0]
 8001084:	4b67      	ldr	r3, [pc, #412]	; (8001224 <HAL_RCC_OscConfig+0x330>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	4a66      	ldr	r2, [pc, #408]	; (8001224 <HAL_RCC_OscConfig+0x330>)
 800108a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800108e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001090:	4b64      	ldr	r3, [pc, #400]	; (8001224 <HAL_RCC_OscConfig+0x330>)
 8001092:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001094:	f023 020f 	bic.w	r2, r3, #15
 8001098:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800109c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	689b      	ldr	r3, [r3, #8]
 80010a4:	495f      	ldr	r1, [pc, #380]	; (8001224 <HAL_RCC_OscConfig+0x330>)
 80010a6:	4313      	orrs	r3, r2
 80010a8:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80010aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80010ae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d059      	beq.n	800116e <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010ba:	f7ff fc15 	bl	80008e8 <HAL_GetTick>
 80010be:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010c2:	e00a      	b.n	80010da <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010c4:	f7ff fc10 	bl	80008e8 <HAL_GetTick>
 80010c8:	4602      	mov	r2, r0
 80010ca:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80010ce:	1ad3      	subs	r3, r2, r3
 80010d0:	2b64      	cmp	r3, #100	; 0x64
 80010d2:	d902      	bls.n	80010da <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80010d4:	2303      	movs	r3, #3
 80010d6:	f000 bf43 	b.w	8001f60 <HAL_RCC_OscConfig+0x106c>
 80010da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010de:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010e2:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80010e6:	fa93 f3a3 	rbit	r3, r3
 80010ea:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80010ee:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010f2:	fab3 f383 	clz	r3, r3
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	095b      	lsrs	r3, r3, #5
 80010fa:	b2db      	uxtb	r3, r3
 80010fc:	f043 0301 	orr.w	r3, r3, #1
 8001100:	b2db      	uxtb	r3, r3
 8001102:	2b01      	cmp	r3, #1
 8001104:	d102      	bne.n	800110c <HAL_RCC_OscConfig+0x218>
 8001106:	4b47      	ldr	r3, [pc, #284]	; (8001224 <HAL_RCC_OscConfig+0x330>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	e015      	b.n	8001138 <HAL_RCC_OscConfig+0x244>
 800110c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001110:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001114:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8001118:	fa93 f3a3 	rbit	r3, r3
 800111c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001120:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001124:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001128:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800112c:	fa93 f3a3 	rbit	r3, r3
 8001130:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8001134:	4b3b      	ldr	r3, [pc, #236]	; (8001224 <HAL_RCC_OscConfig+0x330>)
 8001136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001138:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800113c:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8001140:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001144:	fa92 f2a2 	rbit	r2, r2
 8001148:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800114c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8001150:	fab2 f282 	clz	r2, r2
 8001154:	b2d2      	uxtb	r2, r2
 8001156:	f042 0220 	orr.w	r2, r2, #32
 800115a:	b2d2      	uxtb	r2, r2
 800115c:	f002 021f 	and.w	r2, r2, #31
 8001160:	2101      	movs	r1, #1
 8001162:	fa01 f202 	lsl.w	r2, r1, r2
 8001166:	4013      	ands	r3, r2
 8001168:	2b00      	cmp	r3, #0
 800116a:	d0ab      	beq.n	80010c4 <HAL_RCC_OscConfig+0x1d0>
 800116c:	e05d      	b.n	800122a <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800116e:	f7ff fbbb 	bl	80008e8 <HAL_GetTick>
 8001172:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001176:	e00a      	b.n	800118e <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001178:	f7ff fbb6 	bl	80008e8 <HAL_GetTick>
 800117c:	4602      	mov	r2, r0
 800117e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001182:	1ad3      	subs	r3, r2, r3
 8001184:	2b64      	cmp	r3, #100	; 0x64
 8001186:	d902      	bls.n	800118e <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8001188:	2303      	movs	r3, #3
 800118a:	f000 bee9 	b.w	8001f60 <HAL_RCC_OscConfig+0x106c>
 800118e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001192:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001196:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800119a:	fa93 f3a3 	rbit	r3, r3
 800119e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80011a2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011a6:	fab3 f383 	clz	r3, r3
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	095b      	lsrs	r3, r3, #5
 80011ae:	b2db      	uxtb	r3, r3
 80011b0:	f043 0301 	orr.w	r3, r3, #1
 80011b4:	b2db      	uxtb	r3, r3
 80011b6:	2b01      	cmp	r3, #1
 80011b8:	d102      	bne.n	80011c0 <HAL_RCC_OscConfig+0x2cc>
 80011ba:	4b1a      	ldr	r3, [pc, #104]	; (8001224 <HAL_RCC_OscConfig+0x330>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	e015      	b.n	80011ec <HAL_RCC_OscConfig+0x2f8>
 80011c0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80011c4:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011c8:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80011cc:	fa93 f3a3 	rbit	r3, r3
 80011d0:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80011d4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80011d8:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80011dc:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80011e0:	fa93 f3a3 	rbit	r3, r3
 80011e4:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80011e8:	4b0e      	ldr	r3, [pc, #56]	; (8001224 <HAL_RCC_OscConfig+0x330>)
 80011ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ec:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80011f0:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80011f4:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80011f8:	fa92 f2a2 	rbit	r2, r2
 80011fc:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8001200:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8001204:	fab2 f282 	clz	r2, r2
 8001208:	b2d2      	uxtb	r2, r2
 800120a:	f042 0220 	orr.w	r2, r2, #32
 800120e:	b2d2      	uxtb	r2, r2
 8001210:	f002 021f 	and.w	r2, r2, #31
 8001214:	2101      	movs	r1, #1
 8001216:	fa01 f202 	lsl.w	r2, r1, r2
 800121a:	4013      	ands	r3, r2
 800121c:	2b00      	cmp	r3, #0
 800121e:	d1ab      	bne.n	8001178 <HAL_RCC_OscConfig+0x284>
 8001220:	e003      	b.n	800122a <HAL_RCC_OscConfig+0x336>
 8001222:	bf00      	nop
 8001224:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001228:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800122a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800122e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f003 0302 	and.w	r3, r3, #2
 800123a:	2b00      	cmp	r3, #0
 800123c:	f000 817d 	beq.w	800153a <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001240:	4ba6      	ldr	r3, [pc, #664]	; (80014dc <HAL_RCC_OscConfig+0x5e8>)
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	f003 030c 	and.w	r3, r3, #12
 8001248:	2b00      	cmp	r3, #0
 800124a:	d00b      	beq.n	8001264 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800124c:	4ba3      	ldr	r3, [pc, #652]	; (80014dc <HAL_RCC_OscConfig+0x5e8>)
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	f003 030c 	and.w	r3, r3, #12
 8001254:	2b08      	cmp	r3, #8
 8001256:	d172      	bne.n	800133e <HAL_RCC_OscConfig+0x44a>
 8001258:	4ba0      	ldr	r3, [pc, #640]	; (80014dc <HAL_RCC_OscConfig+0x5e8>)
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001260:	2b00      	cmp	r3, #0
 8001262:	d16c      	bne.n	800133e <HAL_RCC_OscConfig+0x44a>
 8001264:	2302      	movs	r3, #2
 8001266:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800126a:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800126e:	fa93 f3a3 	rbit	r3, r3
 8001272:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8001276:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800127a:	fab3 f383 	clz	r3, r3
 800127e:	b2db      	uxtb	r3, r3
 8001280:	095b      	lsrs	r3, r3, #5
 8001282:	b2db      	uxtb	r3, r3
 8001284:	f043 0301 	orr.w	r3, r3, #1
 8001288:	b2db      	uxtb	r3, r3
 800128a:	2b01      	cmp	r3, #1
 800128c:	d102      	bne.n	8001294 <HAL_RCC_OscConfig+0x3a0>
 800128e:	4b93      	ldr	r3, [pc, #588]	; (80014dc <HAL_RCC_OscConfig+0x5e8>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	e013      	b.n	80012bc <HAL_RCC_OscConfig+0x3c8>
 8001294:	2302      	movs	r3, #2
 8001296:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800129a:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800129e:	fa93 f3a3 	rbit	r3, r3
 80012a2:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80012a6:	2302      	movs	r3, #2
 80012a8:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80012ac:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80012b0:	fa93 f3a3 	rbit	r3, r3
 80012b4:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80012b8:	4b88      	ldr	r3, [pc, #544]	; (80014dc <HAL_RCC_OscConfig+0x5e8>)
 80012ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012bc:	2202      	movs	r2, #2
 80012be:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80012c2:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80012c6:	fa92 f2a2 	rbit	r2, r2
 80012ca:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80012ce:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80012d2:	fab2 f282 	clz	r2, r2
 80012d6:	b2d2      	uxtb	r2, r2
 80012d8:	f042 0220 	orr.w	r2, r2, #32
 80012dc:	b2d2      	uxtb	r2, r2
 80012de:	f002 021f 	and.w	r2, r2, #31
 80012e2:	2101      	movs	r1, #1
 80012e4:	fa01 f202 	lsl.w	r2, r1, r2
 80012e8:	4013      	ands	r3, r2
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d00a      	beq.n	8001304 <HAL_RCC_OscConfig+0x410>
 80012ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012f2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	691b      	ldr	r3, [r3, #16]
 80012fa:	2b01      	cmp	r3, #1
 80012fc:	d002      	beq.n	8001304 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	f000 be2e 	b.w	8001f60 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001304:	4b75      	ldr	r3, [pc, #468]	; (80014dc <HAL_RCC_OscConfig+0x5e8>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800130c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001310:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	695b      	ldr	r3, [r3, #20]
 8001318:	21f8      	movs	r1, #248	; 0xf8
 800131a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800131e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001322:	fa91 f1a1 	rbit	r1, r1
 8001326:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 800132a:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800132e:	fab1 f181 	clz	r1, r1
 8001332:	b2c9      	uxtb	r1, r1
 8001334:	408b      	lsls	r3, r1
 8001336:	4969      	ldr	r1, [pc, #420]	; (80014dc <HAL_RCC_OscConfig+0x5e8>)
 8001338:	4313      	orrs	r3, r2
 800133a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800133c:	e0fd      	b.n	800153a <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800133e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001342:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	691b      	ldr	r3, [r3, #16]
 800134a:	2b00      	cmp	r3, #0
 800134c:	f000 8088 	beq.w	8001460 <HAL_RCC_OscConfig+0x56c>
 8001350:	2301      	movs	r3, #1
 8001352:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001356:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800135a:	fa93 f3a3 	rbit	r3, r3
 800135e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8001362:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001366:	fab3 f383 	clz	r3, r3
 800136a:	b2db      	uxtb	r3, r3
 800136c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001370:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001374:	009b      	lsls	r3, r3, #2
 8001376:	461a      	mov	r2, r3
 8001378:	2301      	movs	r3, #1
 800137a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800137c:	f7ff fab4 	bl	80008e8 <HAL_GetTick>
 8001380:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001384:	e00a      	b.n	800139c <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001386:	f7ff faaf 	bl	80008e8 <HAL_GetTick>
 800138a:	4602      	mov	r2, r0
 800138c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001390:	1ad3      	subs	r3, r2, r3
 8001392:	2b02      	cmp	r3, #2
 8001394:	d902      	bls.n	800139c <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8001396:	2303      	movs	r3, #3
 8001398:	f000 bde2 	b.w	8001f60 <HAL_RCC_OscConfig+0x106c>
 800139c:	2302      	movs	r3, #2
 800139e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013a2:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80013a6:	fa93 f3a3 	rbit	r3, r3
 80013aa:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80013ae:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013b2:	fab3 f383 	clz	r3, r3
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	095b      	lsrs	r3, r3, #5
 80013ba:	b2db      	uxtb	r3, r3
 80013bc:	f043 0301 	orr.w	r3, r3, #1
 80013c0:	b2db      	uxtb	r3, r3
 80013c2:	2b01      	cmp	r3, #1
 80013c4:	d102      	bne.n	80013cc <HAL_RCC_OscConfig+0x4d8>
 80013c6:	4b45      	ldr	r3, [pc, #276]	; (80014dc <HAL_RCC_OscConfig+0x5e8>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	e013      	b.n	80013f4 <HAL_RCC_OscConfig+0x500>
 80013cc:	2302      	movs	r3, #2
 80013ce:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013d2:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80013d6:	fa93 f3a3 	rbit	r3, r3
 80013da:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80013de:	2302      	movs	r3, #2
 80013e0:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80013e4:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80013e8:	fa93 f3a3 	rbit	r3, r3
 80013ec:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80013f0:	4b3a      	ldr	r3, [pc, #232]	; (80014dc <HAL_RCC_OscConfig+0x5e8>)
 80013f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013f4:	2202      	movs	r2, #2
 80013f6:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80013fa:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80013fe:	fa92 f2a2 	rbit	r2, r2
 8001402:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8001406:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800140a:	fab2 f282 	clz	r2, r2
 800140e:	b2d2      	uxtb	r2, r2
 8001410:	f042 0220 	orr.w	r2, r2, #32
 8001414:	b2d2      	uxtb	r2, r2
 8001416:	f002 021f 	and.w	r2, r2, #31
 800141a:	2101      	movs	r1, #1
 800141c:	fa01 f202 	lsl.w	r2, r1, r2
 8001420:	4013      	ands	r3, r2
 8001422:	2b00      	cmp	r3, #0
 8001424:	d0af      	beq.n	8001386 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001426:	4b2d      	ldr	r3, [pc, #180]	; (80014dc <HAL_RCC_OscConfig+0x5e8>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800142e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001432:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	695b      	ldr	r3, [r3, #20]
 800143a:	21f8      	movs	r1, #248	; 0xf8
 800143c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001440:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001444:	fa91 f1a1 	rbit	r1, r1
 8001448:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800144c:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8001450:	fab1 f181 	clz	r1, r1
 8001454:	b2c9      	uxtb	r1, r1
 8001456:	408b      	lsls	r3, r1
 8001458:	4920      	ldr	r1, [pc, #128]	; (80014dc <HAL_RCC_OscConfig+0x5e8>)
 800145a:	4313      	orrs	r3, r2
 800145c:	600b      	str	r3, [r1, #0]
 800145e:	e06c      	b.n	800153a <HAL_RCC_OscConfig+0x646>
 8001460:	2301      	movs	r3, #1
 8001462:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001466:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800146a:	fa93 f3a3 	rbit	r3, r3
 800146e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8001472:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001476:	fab3 f383 	clz	r3, r3
 800147a:	b2db      	uxtb	r3, r3
 800147c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001480:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001484:	009b      	lsls	r3, r3, #2
 8001486:	461a      	mov	r2, r3
 8001488:	2300      	movs	r3, #0
 800148a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800148c:	f7ff fa2c 	bl	80008e8 <HAL_GetTick>
 8001490:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001494:	e00a      	b.n	80014ac <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001496:	f7ff fa27 	bl	80008e8 <HAL_GetTick>
 800149a:	4602      	mov	r2, r0
 800149c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	2b02      	cmp	r3, #2
 80014a4:	d902      	bls.n	80014ac <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 80014a6:	2303      	movs	r3, #3
 80014a8:	f000 bd5a 	b.w	8001f60 <HAL_RCC_OscConfig+0x106c>
 80014ac:	2302      	movs	r3, #2
 80014ae:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014b2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80014b6:	fa93 f3a3 	rbit	r3, r3
 80014ba:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80014be:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014c2:	fab3 f383 	clz	r3, r3
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	095b      	lsrs	r3, r3, #5
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	f043 0301 	orr.w	r3, r3, #1
 80014d0:	b2db      	uxtb	r3, r3
 80014d2:	2b01      	cmp	r3, #1
 80014d4:	d104      	bne.n	80014e0 <HAL_RCC_OscConfig+0x5ec>
 80014d6:	4b01      	ldr	r3, [pc, #4]	; (80014dc <HAL_RCC_OscConfig+0x5e8>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	e015      	b.n	8001508 <HAL_RCC_OscConfig+0x614>
 80014dc:	40021000 	.word	0x40021000
 80014e0:	2302      	movs	r3, #2
 80014e2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014e6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80014ea:	fa93 f3a3 	rbit	r3, r3
 80014ee:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80014f2:	2302      	movs	r3, #2
 80014f4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80014f8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80014fc:	fa93 f3a3 	rbit	r3, r3
 8001500:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001504:	4bc8      	ldr	r3, [pc, #800]	; (8001828 <HAL_RCC_OscConfig+0x934>)
 8001506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001508:	2202      	movs	r2, #2
 800150a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800150e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001512:	fa92 f2a2 	rbit	r2, r2
 8001516:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800151a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800151e:	fab2 f282 	clz	r2, r2
 8001522:	b2d2      	uxtb	r2, r2
 8001524:	f042 0220 	orr.w	r2, r2, #32
 8001528:	b2d2      	uxtb	r2, r2
 800152a:	f002 021f 	and.w	r2, r2, #31
 800152e:	2101      	movs	r1, #1
 8001530:	fa01 f202 	lsl.w	r2, r1, r2
 8001534:	4013      	ands	r3, r2
 8001536:	2b00      	cmp	r3, #0
 8001538:	d1ad      	bne.n	8001496 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800153a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800153e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f003 0308 	and.w	r3, r3, #8
 800154a:	2b00      	cmp	r3, #0
 800154c:	f000 8110 	beq.w	8001770 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001550:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001554:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	699b      	ldr	r3, [r3, #24]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d079      	beq.n	8001654 <HAL_RCC_OscConfig+0x760>
 8001560:	2301      	movs	r3, #1
 8001562:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001566:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800156a:	fa93 f3a3 	rbit	r3, r3
 800156e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8001572:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001576:	fab3 f383 	clz	r3, r3
 800157a:	b2db      	uxtb	r3, r3
 800157c:	461a      	mov	r2, r3
 800157e:	4bab      	ldr	r3, [pc, #684]	; (800182c <HAL_RCC_OscConfig+0x938>)
 8001580:	4413      	add	r3, r2
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	461a      	mov	r2, r3
 8001586:	2301      	movs	r3, #1
 8001588:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800158a:	f7ff f9ad 	bl	80008e8 <HAL_GetTick>
 800158e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001592:	e00a      	b.n	80015aa <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001594:	f7ff f9a8 	bl	80008e8 <HAL_GetTick>
 8001598:	4602      	mov	r2, r0
 800159a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800159e:	1ad3      	subs	r3, r2, r3
 80015a0:	2b02      	cmp	r3, #2
 80015a2:	d902      	bls.n	80015aa <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80015a4:	2303      	movs	r3, #3
 80015a6:	f000 bcdb 	b.w	8001f60 <HAL_RCC_OscConfig+0x106c>
 80015aa:	2302      	movs	r3, #2
 80015ac:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015b0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80015b4:	fa93 f3a3 	rbit	r3, r3
 80015b8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80015bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015c0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80015c4:	2202      	movs	r2, #2
 80015c6:	601a      	str	r2, [r3, #0]
 80015c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015cc:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	fa93 f2a3 	rbit	r2, r3
 80015d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015da:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80015de:	601a      	str	r2, [r3, #0]
 80015e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015e4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80015e8:	2202      	movs	r2, #2
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015f0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	fa93 f2a3 	rbit	r2, r3
 80015fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015fe:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001602:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001604:	4b88      	ldr	r3, [pc, #544]	; (8001828 <HAL_RCC_OscConfig+0x934>)
 8001606:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001608:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800160c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001610:	2102      	movs	r1, #2
 8001612:	6019      	str	r1, [r3, #0]
 8001614:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001618:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	fa93 f1a3 	rbit	r1, r3
 8001622:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001626:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800162a:	6019      	str	r1, [r3, #0]
  return result;
 800162c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001630:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	fab3 f383 	clz	r3, r3
 800163a:	b2db      	uxtb	r3, r3
 800163c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001640:	b2db      	uxtb	r3, r3
 8001642:	f003 031f 	and.w	r3, r3, #31
 8001646:	2101      	movs	r1, #1
 8001648:	fa01 f303 	lsl.w	r3, r1, r3
 800164c:	4013      	ands	r3, r2
 800164e:	2b00      	cmp	r3, #0
 8001650:	d0a0      	beq.n	8001594 <HAL_RCC_OscConfig+0x6a0>
 8001652:	e08d      	b.n	8001770 <HAL_RCC_OscConfig+0x87c>
 8001654:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001658:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800165c:	2201      	movs	r2, #1
 800165e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001660:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001664:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	fa93 f2a3 	rbit	r2, r3
 800166e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001672:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001676:	601a      	str	r2, [r3, #0]
  return result;
 8001678:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800167c:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001680:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001682:	fab3 f383 	clz	r3, r3
 8001686:	b2db      	uxtb	r3, r3
 8001688:	461a      	mov	r2, r3
 800168a:	4b68      	ldr	r3, [pc, #416]	; (800182c <HAL_RCC_OscConfig+0x938>)
 800168c:	4413      	add	r3, r2
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	461a      	mov	r2, r3
 8001692:	2300      	movs	r3, #0
 8001694:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001696:	f7ff f927 	bl	80008e8 <HAL_GetTick>
 800169a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800169e:	e00a      	b.n	80016b6 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016a0:	f7ff f922 	bl	80008e8 <HAL_GetTick>
 80016a4:	4602      	mov	r2, r0
 80016a6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80016aa:	1ad3      	subs	r3, r2, r3
 80016ac:	2b02      	cmp	r3, #2
 80016ae:	d902      	bls.n	80016b6 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80016b0:	2303      	movs	r3, #3
 80016b2:	f000 bc55 	b.w	8001f60 <HAL_RCC_OscConfig+0x106c>
 80016b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016ba:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80016be:	2202      	movs	r2, #2
 80016c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016c6:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	fa93 f2a3 	rbit	r2, r3
 80016d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016d4:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80016d8:	601a      	str	r2, [r3, #0]
 80016da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016de:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80016e2:	2202      	movs	r2, #2
 80016e4:	601a      	str	r2, [r3, #0]
 80016e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016ea:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	fa93 f2a3 	rbit	r2, r3
 80016f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016f8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80016fc:	601a      	str	r2, [r3, #0]
 80016fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001702:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001706:	2202      	movs	r2, #2
 8001708:	601a      	str	r2, [r3, #0]
 800170a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800170e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	fa93 f2a3 	rbit	r2, r3
 8001718:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800171c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001720:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001722:	4b41      	ldr	r3, [pc, #260]	; (8001828 <HAL_RCC_OscConfig+0x934>)
 8001724:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001726:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800172a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800172e:	2102      	movs	r1, #2
 8001730:	6019      	str	r1, [r3, #0]
 8001732:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001736:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	fa93 f1a3 	rbit	r1, r3
 8001740:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001744:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001748:	6019      	str	r1, [r3, #0]
  return result;
 800174a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800174e:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	fab3 f383 	clz	r3, r3
 8001758:	b2db      	uxtb	r3, r3
 800175a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800175e:	b2db      	uxtb	r3, r3
 8001760:	f003 031f 	and.w	r3, r3, #31
 8001764:	2101      	movs	r1, #1
 8001766:	fa01 f303 	lsl.w	r3, r1, r3
 800176a:	4013      	ands	r3, r2
 800176c:	2b00      	cmp	r3, #0
 800176e:	d197      	bne.n	80016a0 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001770:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001774:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f003 0304 	and.w	r3, r3, #4
 8001780:	2b00      	cmp	r3, #0
 8001782:	f000 81a1 	beq.w	8001ac8 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001786:	2300      	movs	r3, #0
 8001788:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800178c:	4b26      	ldr	r3, [pc, #152]	; (8001828 <HAL_RCC_OscConfig+0x934>)
 800178e:	69db      	ldr	r3, [r3, #28]
 8001790:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001794:	2b00      	cmp	r3, #0
 8001796:	d116      	bne.n	80017c6 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001798:	4b23      	ldr	r3, [pc, #140]	; (8001828 <HAL_RCC_OscConfig+0x934>)
 800179a:	69db      	ldr	r3, [r3, #28]
 800179c:	4a22      	ldr	r2, [pc, #136]	; (8001828 <HAL_RCC_OscConfig+0x934>)
 800179e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017a2:	61d3      	str	r3, [r2, #28]
 80017a4:	4b20      	ldr	r3, [pc, #128]	; (8001828 <HAL_RCC_OscConfig+0x934>)
 80017a6:	69db      	ldr	r3, [r3, #28]
 80017a8:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80017ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017b0:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017ba:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80017be:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80017c0:	2301      	movs	r3, #1
 80017c2:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017c6:	4b1a      	ldr	r3, [pc, #104]	; (8001830 <HAL_RCC_OscConfig+0x93c>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d11a      	bne.n	8001808 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017d2:	4b17      	ldr	r3, [pc, #92]	; (8001830 <HAL_RCC_OscConfig+0x93c>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4a16      	ldr	r2, [pc, #88]	; (8001830 <HAL_RCC_OscConfig+0x93c>)
 80017d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017dc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017de:	f7ff f883 	bl	80008e8 <HAL_GetTick>
 80017e2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017e6:	e009      	b.n	80017fc <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017e8:	f7ff f87e 	bl	80008e8 <HAL_GetTick>
 80017ec:	4602      	mov	r2, r0
 80017ee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80017f2:	1ad3      	subs	r3, r2, r3
 80017f4:	2b64      	cmp	r3, #100	; 0x64
 80017f6:	d901      	bls.n	80017fc <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80017f8:	2303      	movs	r3, #3
 80017fa:	e3b1      	b.n	8001f60 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017fc:	4b0c      	ldr	r3, [pc, #48]	; (8001830 <HAL_RCC_OscConfig+0x93c>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001804:	2b00      	cmp	r3, #0
 8001806:	d0ef      	beq.n	80017e8 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001808:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800180c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	68db      	ldr	r3, [r3, #12]
 8001814:	2b01      	cmp	r3, #1
 8001816:	d10d      	bne.n	8001834 <HAL_RCC_OscConfig+0x940>
 8001818:	4b03      	ldr	r3, [pc, #12]	; (8001828 <HAL_RCC_OscConfig+0x934>)
 800181a:	6a1b      	ldr	r3, [r3, #32]
 800181c:	4a02      	ldr	r2, [pc, #8]	; (8001828 <HAL_RCC_OscConfig+0x934>)
 800181e:	f043 0301 	orr.w	r3, r3, #1
 8001822:	6213      	str	r3, [r2, #32]
 8001824:	e03c      	b.n	80018a0 <HAL_RCC_OscConfig+0x9ac>
 8001826:	bf00      	nop
 8001828:	40021000 	.word	0x40021000
 800182c:	10908120 	.word	0x10908120
 8001830:	40007000 	.word	0x40007000
 8001834:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001838:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	68db      	ldr	r3, [r3, #12]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d10c      	bne.n	800185e <HAL_RCC_OscConfig+0x96a>
 8001844:	4bc1      	ldr	r3, [pc, #772]	; (8001b4c <HAL_RCC_OscConfig+0xc58>)
 8001846:	6a1b      	ldr	r3, [r3, #32]
 8001848:	4ac0      	ldr	r2, [pc, #768]	; (8001b4c <HAL_RCC_OscConfig+0xc58>)
 800184a:	f023 0301 	bic.w	r3, r3, #1
 800184e:	6213      	str	r3, [r2, #32]
 8001850:	4bbe      	ldr	r3, [pc, #760]	; (8001b4c <HAL_RCC_OscConfig+0xc58>)
 8001852:	6a1b      	ldr	r3, [r3, #32]
 8001854:	4abd      	ldr	r2, [pc, #756]	; (8001b4c <HAL_RCC_OscConfig+0xc58>)
 8001856:	f023 0304 	bic.w	r3, r3, #4
 800185a:	6213      	str	r3, [r2, #32]
 800185c:	e020      	b.n	80018a0 <HAL_RCC_OscConfig+0x9ac>
 800185e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001862:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	68db      	ldr	r3, [r3, #12]
 800186a:	2b05      	cmp	r3, #5
 800186c:	d10c      	bne.n	8001888 <HAL_RCC_OscConfig+0x994>
 800186e:	4bb7      	ldr	r3, [pc, #732]	; (8001b4c <HAL_RCC_OscConfig+0xc58>)
 8001870:	6a1b      	ldr	r3, [r3, #32]
 8001872:	4ab6      	ldr	r2, [pc, #728]	; (8001b4c <HAL_RCC_OscConfig+0xc58>)
 8001874:	f043 0304 	orr.w	r3, r3, #4
 8001878:	6213      	str	r3, [r2, #32]
 800187a:	4bb4      	ldr	r3, [pc, #720]	; (8001b4c <HAL_RCC_OscConfig+0xc58>)
 800187c:	6a1b      	ldr	r3, [r3, #32]
 800187e:	4ab3      	ldr	r2, [pc, #716]	; (8001b4c <HAL_RCC_OscConfig+0xc58>)
 8001880:	f043 0301 	orr.w	r3, r3, #1
 8001884:	6213      	str	r3, [r2, #32]
 8001886:	e00b      	b.n	80018a0 <HAL_RCC_OscConfig+0x9ac>
 8001888:	4bb0      	ldr	r3, [pc, #704]	; (8001b4c <HAL_RCC_OscConfig+0xc58>)
 800188a:	6a1b      	ldr	r3, [r3, #32]
 800188c:	4aaf      	ldr	r2, [pc, #700]	; (8001b4c <HAL_RCC_OscConfig+0xc58>)
 800188e:	f023 0301 	bic.w	r3, r3, #1
 8001892:	6213      	str	r3, [r2, #32]
 8001894:	4bad      	ldr	r3, [pc, #692]	; (8001b4c <HAL_RCC_OscConfig+0xc58>)
 8001896:	6a1b      	ldr	r3, [r3, #32]
 8001898:	4aac      	ldr	r2, [pc, #688]	; (8001b4c <HAL_RCC_OscConfig+0xc58>)
 800189a:	f023 0304 	bic.w	r3, r3, #4
 800189e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018a4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	68db      	ldr	r3, [r3, #12]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	f000 8081 	beq.w	80019b4 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018b2:	f7ff f819 	bl	80008e8 <HAL_GetTick>
 80018b6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018ba:	e00b      	b.n	80018d4 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018bc:	f7ff f814 	bl	80008e8 <HAL_GetTick>
 80018c0:	4602      	mov	r2, r0
 80018c2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80018c6:	1ad3      	subs	r3, r2, r3
 80018c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d901      	bls.n	80018d4 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80018d0:	2303      	movs	r3, #3
 80018d2:	e345      	b.n	8001f60 <HAL_RCC_OscConfig+0x106c>
 80018d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018d8:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80018dc:	2202      	movs	r2, #2
 80018de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018e4:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	fa93 f2a3 	rbit	r2, r3
 80018ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018f2:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80018f6:	601a      	str	r2, [r3, #0]
 80018f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018fc:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001900:	2202      	movs	r2, #2
 8001902:	601a      	str	r2, [r3, #0]
 8001904:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001908:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	fa93 f2a3 	rbit	r2, r3
 8001912:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001916:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800191a:	601a      	str	r2, [r3, #0]
  return result;
 800191c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001920:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001924:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001926:	fab3 f383 	clz	r3, r3
 800192a:	b2db      	uxtb	r3, r3
 800192c:	095b      	lsrs	r3, r3, #5
 800192e:	b2db      	uxtb	r3, r3
 8001930:	f043 0302 	orr.w	r3, r3, #2
 8001934:	b2db      	uxtb	r3, r3
 8001936:	2b02      	cmp	r3, #2
 8001938:	d102      	bne.n	8001940 <HAL_RCC_OscConfig+0xa4c>
 800193a:	4b84      	ldr	r3, [pc, #528]	; (8001b4c <HAL_RCC_OscConfig+0xc58>)
 800193c:	6a1b      	ldr	r3, [r3, #32]
 800193e:	e013      	b.n	8001968 <HAL_RCC_OscConfig+0xa74>
 8001940:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001944:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001948:	2202      	movs	r2, #2
 800194a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800194c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001950:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	fa93 f2a3 	rbit	r2, r3
 800195a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800195e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8001962:	601a      	str	r2, [r3, #0]
 8001964:	4b79      	ldr	r3, [pc, #484]	; (8001b4c <HAL_RCC_OscConfig+0xc58>)
 8001966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001968:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800196c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8001970:	2102      	movs	r1, #2
 8001972:	6011      	str	r1, [r2, #0]
 8001974:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001978:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800197c:	6812      	ldr	r2, [r2, #0]
 800197e:	fa92 f1a2 	rbit	r1, r2
 8001982:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001986:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800198a:	6011      	str	r1, [r2, #0]
  return result;
 800198c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001990:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8001994:	6812      	ldr	r2, [r2, #0]
 8001996:	fab2 f282 	clz	r2, r2
 800199a:	b2d2      	uxtb	r2, r2
 800199c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80019a0:	b2d2      	uxtb	r2, r2
 80019a2:	f002 021f 	and.w	r2, r2, #31
 80019a6:	2101      	movs	r1, #1
 80019a8:	fa01 f202 	lsl.w	r2, r1, r2
 80019ac:	4013      	ands	r3, r2
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d084      	beq.n	80018bc <HAL_RCC_OscConfig+0x9c8>
 80019b2:	e07f      	b.n	8001ab4 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019b4:	f7fe ff98 	bl	80008e8 <HAL_GetTick>
 80019b8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019bc:	e00b      	b.n	80019d6 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019be:	f7fe ff93 	bl	80008e8 <HAL_GetTick>
 80019c2:	4602      	mov	r2, r0
 80019c4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d901      	bls.n	80019d6 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80019d2:	2303      	movs	r3, #3
 80019d4:	e2c4      	b.n	8001f60 <HAL_RCC_OscConfig+0x106c>
 80019d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019da:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80019de:	2202      	movs	r2, #2
 80019e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019e6:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	fa93 f2a3 	rbit	r2, r3
 80019f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019f4:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80019f8:	601a      	str	r2, [r3, #0]
 80019fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019fe:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001a02:	2202      	movs	r2, #2
 8001a04:	601a      	str	r2, [r3, #0]
 8001a06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a0a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	fa93 f2a3 	rbit	r2, r3
 8001a14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a18:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001a1c:	601a      	str	r2, [r3, #0]
  return result;
 8001a1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a22:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001a26:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a28:	fab3 f383 	clz	r3, r3
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	095b      	lsrs	r3, r3, #5
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	f043 0302 	orr.w	r3, r3, #2
 8001a36:	b2db      	uxtb	r3, r3
 8001a38:	2b02      	cmp	r3, #2
 8001a3a:	d102      	bne.n	8001a42 <HAL_RCC_OscConfig+0xb4e>
 8001a3c:	4b43      	ldr	r3, [pc, #268]	; (8001b4c <HAL_RCC_OscConfig+0xc58>)
 8001a3e:	6a1b      	ldr	r3, [r3, #32]
 8001a40:	e013      	b.n	8001a6a <HAL_RCC_OscConfig+0xb76>
 8001a42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a46:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001a4a:	2202      	movs	r2, #2
 8001a4c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a52:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	fa93 f2a3 	rbit	r2, r3
 8001a5c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a60:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8001a64:	601a      	str	r2, [r3, #0]
 8001a66:	4b39      	ldr	r3, [pc, #228]	; (8001b4c <HAL_RCC_OscConfig+0xc58>)
 8001a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a6a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a6e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8001a72:	2102      	movs	r1, #2
 8001a74:	6011      	str	r1, [r2, #0]
 8001a76:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a7a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8001a7e:	6812      	ldr	r2, [r2, #0]
 8001a80:	fa92 f1a2 	rbit	r1, r2
 8001a84:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a88:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001a8c:	6011      	str	r1, [r2, #0]
  return result;
 8001a8e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a92:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001a96:	6812      	ldr	r2, [r2, #0]
 8001a98:	fab2 f282 	clz	r2, r2
 8001a9c:	b2d2      	uxtb	r2, r2
 8001a9e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001aa2:	b2d2      	uxtb	r2, r2
 8001aa4:	f002 021f 	and.w	r2, r2, #31
 8001aa8:	2101      	movs	r1, #1
 8001aaa:	fa01 f202 	lsl.w	r2, r1, r2
 8001aae:	4013      	ands	r3, r2
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d184      	bne.n	80019be <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001ab4:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001ab8:	2b01      	cmp	r3, #1
 8001aba:	d105      	bne.n	8001ac8 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001abc:	4b23      	ldr	r3, [pc, #140]	; (8001b4c <HAL_RCC_OscConfig+0xc58>)
 8001abe:	69db      	ldr	r3, [r3, #28]
 8001ac0:	4a22      	ldr	r2, [pc, #136]	; (8001b4c <HAL_RCC_OscConfig+0xc58>)
 8001ac2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ac6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ac8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001acc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	69db      	ldr	r3, [r3, #28]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	f000 8242 	beq.w	8001f5e <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ada:	4b1c      	ldr	r3, [pc, #112]	; (8001b4c <HAL_RCC_OscConfig+0xc58>)
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	f003 030c 	and.w	r3, r3, #12
 8001ae2:	2b08      	cmp	r3, #8
 8001ae4:	f000 8213 	beq.w	8001f0e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ae8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001aec:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	69db      	ldr	r3, [r3, #28]
 8001af4:	2b02      	cmp	r3, #2
 8001af6:	f040 8162 	bne.w	8001dbe <HAL_RCC_OscConfig+0xeca>
 8001afa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001afe:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001b02:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001b06:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b08:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b0c:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	fa93 f2a3 	rbit	r2, r3
 8001b16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b1a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001b1e:	601a      	str	r2, [r3, #0]
  return result;
 8001b20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b24:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001b28:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b2a:	fab3 f383 	clz	r3, r3
 8001b2e:	b2db      	uxtb	r3, r3
 8001b30:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001b34:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001b38:	009b      	lsls	r3, r3, #2
 8001b3a:	461a      	mov	r2, r3
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b40:	f7fe fed2 	bl	80008e8 <HAL_GetTick>
 8001b44:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b48:	e00c      	b.n	8001b64 <HAL_RCC_OscConfig+0xc70>
 8001b4a:	bf00      	nop
 8001b4c:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b50:	f7fe feca 	bl	80008e8 <HAL_GetTick>
 8001b54:	4602      	mov	r2, r0
 8001b56:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b5a:	1ad3      	subs	r3, r2, r3
 8001b5c:	2b02      	cmp	r3, #2
 8001b5e:	d901      	bls.n	8001b64 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8001b60:	2303      	movs	r3, #3
 8001b62:	e1fd      	b.n	8001f60 <HAL_RCC_OscConfig+0x106c>
 8001b64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b68:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001b6c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b70:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b76:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	fa93 f2a3 	rbit	r2, r3
 8001b80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b84:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001b88:	601a      	str	r2, [r3, #0]
  return result;
 8001b8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b8e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001b92:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b94:	fab3 f383 	clz	r3, r3
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	095b      	lsrs	r3, r3, #5
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	f043 0301 	orr.w	r3, r3, #1
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	2b01      	cmp	r3, #1
 8001ba6:	d102      	bne.n	8001bae <HAL_RCC_OscConfig+0xcba>
 8001ba8:	4bb0      	ldr	r3, [pc, #704]	; (8001e6c <HAL_RCC_OscConfig+0xf78>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	e027      	b.n	8001bfe <HAL_RCC_OscConfig+0xd0a>
 8001bae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bb2:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001bb6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001bba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bbc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bc0:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	fa93 f2a3 	rbit	r2, r3
 8001bca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bce:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001bd2:	601a      	str	r2, [r3, #0]
 8001bd4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bd8:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001bdc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001be0:	601a      	str	r2, [r3, #0]
 8001be2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001be6:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	fa93 f2a3 	rbit	r2, r3
 8001bf0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bf4:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001bf8:	601a      	str	r2, [r3, #0]
 8001bfa:	4b9c      	ldr	r3, [pc, #624]	; (8001e6c <HAL_RCC_OscConfig+0xf78>)
 8001bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bfe:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001c02:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001c06:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001c0a:	6011      	str	r1, [r2, #0]
 8001c0c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001c10:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001c14:	6812      	ldr	r2, [r2, #0]
 8001c16:	fa92 f1a2 	rbit	r1, r2
 8001c1a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001c1e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001c22:	6011      	str	r1, [r2, #0]
  return result;
 8001c24:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001c28:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001c2c:	6812      	ldr	r2, [r2, #0]
 8001c2e:	fab2 f282 	clz	r2, r2
 8001c32:	b2d2      	uxtb	r2, r2
 8001c34:	f042 0220 	orr.w	r2, r2, #32
 8001c38:	b2d2      	uxtb	r2, r2
 8001c3a:	f002 021f 	and.w	r2, r2, #31
 8001c3e:	2101      	movs	r1, #1
 8001c40:	fa01 f202 	lsl.w	r2, r1, r2
 8001c44:	4013      	ands	r3, r2
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d182      	bne.n	8001b50 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c4a:	4b88      	ldr	r3, [pc, #544]	; (8001e6c <HAL_RCC_OscConfig+0xf78>)
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001c52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c56:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001c5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c62:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	6a1b      	ldr	r3, [r3, #32]
 8001c6a:	430b      	orrs	r3, r1
 8001c6c:	497f      	ldr	r1, [pc, #508]	; (8001e6c <HAL_RCC_OscConfig+0xf78>)
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	604b      	str	r3, [r1, #4]
 8001c72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c76:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001c7a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001c7e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c84:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	fa93 f2a3 	rbit	r2, r3
 8001c8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c92:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001c96:	601a      	str	r2, [r3, #0]
  return result;
 8001c98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c9c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001ca0:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ca2:	fab3 f383 	clz	r3, r3
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001cac:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	461a      	mov	r2, r3
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cb8:	f7fe fe16 	bl	80008e8 <HAL_GetTick>
 8001cbc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cc0:	e009      	b.n	8001cd6 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cc2:	f7fe fe11 	bl	80008e8 <HAL_GetTick>
 8001cc6:	4602      	mov	r2, r0
 8001cc8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ccc:	1ad3      	subs	r3, r2, r3
 8001cce:	2b02      	cmp	r3, #2
 8001cd0:	d901      	bls.n	8001cd6 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8001cd2:	2303      	movs	r3, #3
 8001cd4:	e144      	b.n	8001f60 <HAL_RCC_OscConfig+0x106c>
 8001cd6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cda:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001cde:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ce2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ce4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ce8:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	fa93 f2a3 	rbit	r2, r3
 8001cf2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cf6:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001cfa:	601a      	str	r2, [r3, #0]
  return result;
 8001cfc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d00:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001d04:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d06:	fab3 f383 	clz	r3, r3
 8001d0a:	b2db      	uxtb	r3, r3
 8001d0c:	095b      	lsrs	r3, r3, #5
 8001d0e:	b2db      	uxtb	r3, r3
 8001d10:	f043 0301 	orr.w	r3, r3, #1
 8001d14:	b2db      	uxtb	r3, r3
 8001d16:	2b01      	cmp	r3, #1
 8001d18:	d102      	bne.n	8001d20 <HAL_RCC_OscConfig+0xe2c>
 8001d1a:	4b54      	ldr	r3, [pc, #336]	; (8001e6c <HAL_RCC_OscConfig+0xf78>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	e027      	b.n	8001d70 <HAL_RCC_OscConfig+0xe7c>
 8001d20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d24:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001d28:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d2c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d32:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	fa93 f2a3 	rbit	r2, r3
 8001d3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d40:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8001d44:	601a      	str	r2, [r3, #0]
 8001d46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d4a:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001d4e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d52:	601a      	str	r2, [r3, #0]
 8001d54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d58:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	fa93 f2a3 	rbit	r2, r3
 8001d62:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d66:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001d6a:	601a      	str	r2, [r3, #0]
 8001d6c:	4b3f      	ldr	r3, [pc, #252]	; (8001e6c <HAL_RCC_OscConfig+0xf78>)
 8001d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d70:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001d74:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001d78:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001d7c:	6011      	str	r1, [r2, #0]
 8001d7e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001d82:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001d86:	6812      	ldr	r2, [r2, #0]
 8001d88:	fa92 f1a2 	rbit	r1, r2
 8001d8c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001d90:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001d94:	6011      	str	r1, [r2, #0]
  return result;
 8001d96:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001d9a:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001d9e:	6812      	ldr	r2, [r2, #0]
 8001da0:	fab2 f282 	clz	r2, r2
 8001da4:	b2d2      	uxtb	r2, r2
 8001da6:	f042 0220 	orr.w	r2, r2, #32
 8001daa:	b2d2      	uxtb	r2, r2
 8001dac:	f002 021f 	and.w	r2, r2, #31
 8001db0:	2101      	movs	r1, #1
 8001db2:	fa01 f202 	lsl.w	r2, r1, r2
 8001db6:	4013      	ands	r3, r2
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d082      	beq.n	8001cc2 <HAL_RCC_OscConfig+0xdce>
 8001dbc:	e0cf      	b.n	8001f5e <HAL_RCC_OscConfig+0x106a>
 8001dbe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001dc2:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001dc6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001dca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dcc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001dd0:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	fa93 f2a3 	rbit	r2, r3
 8001dda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001dde:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001de2:	601a      	str	r2, [r3, #0]
  return result;
 8001de4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001de8:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001dec:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dee:	fab3 f383 	clz	r3, r3
 8001df2:	b2db      	uxtb	r3, r3
 8001df4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001df8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	461a      	mov	r2, r3
 8001e00:	2300      	movs	r3, #0
 8001e02:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e04:	f7fe fd70 	bl	80008e8 <HAL_GetTick>
 8001e08:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e0c:	e009      	b.n	8001e22 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e0e:	f7fe fd6b 	bl	80008e8 <HAL_GetTick>
 8001e12:	4602      	mov	r2, r0
 8001e14:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001e18:	1ad3      	subs	r3, r2, r3
 8001e1a:	2b02      	cmp	r3, #2
 8001e1c:	d901      	bls.n	8001e22 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8001e1e:	2303      	movs	r3, #3
 8001e20:	e09e      	b.n	8001f60 <HAL_RCC_OscConfig+0x106c>
 8001e22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e26:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001e2a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e2e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e34:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	fa93 f2a3 	rbit	r2, r3
 8001e3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e42:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001e46:	601a      	str	r2, [r3, #0]
  return result;
 8001e48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e4c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001e50:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e52:	fab3 f383 	clz	r3, r3
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	095b      	lsrs	r3, r3, #5
 8001e5a:	b2db      	uxtb	r3, r3
 8001e5c:	f043 0301 	orr.w	r3, r3, #1
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	2b01      	cmp	r3, #1
 8001e64:	d104      	bne.n	8001e70 <HAL_RCC_OscConfig+0xf7c>
 8001e66:	4b01      	ldr	r3, [pc, #4]	; (8001e6c <HAL_RCC_OscConfig+0xf78>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	e029      	b.n	8001ec0 <HAL_RCC_OscConfig+0xfcc>
 8001e6c:	40021000 	.word	0x40021000
 8001e70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e74:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001e78:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e7c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e82:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	fa93 f2a3 	rbit	r2, r3
 8001e8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e90:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8001e94:	601a      	str	r2, [r3, #0]
 8001e96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e9a:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001e9e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ea2:	601a      	str	r2, [r3, #0]
 8001ea4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ea8:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	fa93 f2a3 	rbit	r2, r3
 8001eb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001eb6:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001eba:	601a      	str	r2, [r3, #0]
 8001ebc:	4b2b      	ldr	r3, [pc, #172]	; (8001f6c <HAL_RCC_OscConfig+0x1078>)
 8001ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ec0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001ec4:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001ec8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001ecc:	6011      	str	r1, [r2, #0]
 8001ece:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001ed2:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001ed6:	6812      	ldr	r2, [r2, #0]
 8001ed8:	fa92 f1a2 	rbit	r1, r2
 8001edc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001ee0:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001ee4:	6011      	str	r1, [r2, #0]
  return result;
 8001ee6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001eea:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001eee:	6812      	ldr	r2, [r2, #0]
 8001ef0:	fab2 f282 	clz	r2, r2
 8001ef4:	b2d2      	uxtb	r2, r2
 8001ef6:	f042 0220 	orr.w	r2, r2, #32
 8001efa:	b2d2      	uxtb	r2, r2
 8001efc:	f002 021f 	and.w	r2, r2, #31
 8001f00:	2101      	movs	r1, #1
 8001f02:	fa01 f202 	lsl.w	r2, r1, r2
 8001f06:	4013      	ands	r3, r2
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d180      	bne.n	8001e0e <HAL_RCC_OscConfig+0xf1a>
 8001f0c:	e027      	b.n	8001f5e <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f12:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	69db      	ldr	r3, [r3, #28]
 8001f1a:	2b01      	cmp	r3, #1
 8001f1c:	d101      	bne.n	8001f22 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e01e      	b.n	8001f60 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001f22:	4b12      	ldr	r3, [pc, #72]	; (8001f6c <HAL_RCC_OscConfig+0x1078>)
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001f2a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001f2e:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001f32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f36:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	6a1b      	ldr	r3, [r3, #32]
 8001f3e:	429a      	cmp	r2, r3
 8001f40:	d10b      	bne.n	8001f5a <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001f42:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001f46:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001f4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f4e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001f56:	429a      	cmp	r2, r3
 8001f58:	d001      	beq.n	8001f5e <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e000      	b.n	8001f60 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8001f5e:	2300      	movs	r3, #0
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	40021000 	.word	0x40021000

08001f70 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b09e      	sub	sp, #120	; 0x78
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
 8001f78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d101      	bne.n	8001f88 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001f84:	2301      	movs	r3, #1
 8001f86:	e162      	b.n	800224e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f88:	4b90      	ldr	r3, [pc, #576]	; (80021cc <HAL_RCC_ClockConfig+0x25c>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 0307 	and.w	r3, r3, #7
 8001f90:	683a      	ldr	r2, [r7, #0]
 8001f92:	429a      	cmp	r2, r3
 8001f94:	d910      	bls.n	8001fb8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f96:	4b8d      	ldr	r3, [pc, #564]	; (80021cc <HAL_RCC_ClockConfig+0x25c>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f023 0207 	bic.w	r2, r3, #7
 8001f9e:	498b      	ldr	r1, [pc, #556]	; (80021cc <HAL_RCC_ClockConfig+0x25c>)
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fa6:	4b89      	ldr	r3, [pc, #548]	; (80021cc <HAL_RCC_ClockConfig+0x25c>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f003 0307 	and.w	r3, r3, #7
 8001fae:	683a      	ldr	r2, [r7, #0]
 8001fb0:	429a      	cmp	r2, r3
 8001fb2:	d001      	beq.n	8001fb8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	e14a      	b.n	800224e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f003 0302 	and.w	r3, r3, #2
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d008      	beq.n	8001fd6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fc4:	4b82      	ldr	r3, [pc, #520]	; (80021d0 <HAL_RCC_ClockConfig+0x260>)
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	689b      	ldr	r3, [r3, #8]
 8001fd0:	497f      	ldr	r1, [pc, #508]	; (80021d0 <HAL_RCC_ClockConfig+0x260>)
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	f000 80dc 	beq.w	800219c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	2b01      	cmp	r3, #1
 8001fea:	d13c      	bne.n	8002066 <HAL_RCC_ClockConfig+0xf6>
 8001fec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ff0:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ff2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ff4:	fa93 f3a3 	rbit	r3, r3
 8001ff8:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001ffa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ffc:	fab3 f383 	clz	r3, r3
 8002000:	b2db      	uxtb	r3, r3
 8002002:	095b      	lsrs	r3, r3, #5
 8002004:	b2db      	uxtb	r3, r3
 8002006:	f043 0301 	orr.w	r3, r3, #1
 800200a:	b2db      	uxtb	r3, r3
 800200c:	2b01      	cmp	r3, #1
 800200e:	d102      	bne.n	8002016 <HAL_RCC_ClockConfig+0xa6>
 8002010:	4b6f      	ldr	r3, [pc, #444]	; (80021d0 <HAL_RCC_ClockConfig+0x260>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	e00f      	b.n	8002036 <HAL_RCC_ClockConfig+0xc6>
 8002016:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800201a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800201c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800201e:	fa93 f3a3 	rbit	r3, r3
 8002022:	667b      	str	r3, [r7, #100]	; 0x64
 8002024:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002028:	663b      	str	r3, [r7, #96]	; 0x60
 800202a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800202c:	fa93 f3a3 	rbit	r3, r3
 8002030:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002032:	4b67      	ldr	r3, [pc, #412]	; (80021d0 <HAL_RCC_ClockConfig+0x260>)
 8002034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002036:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800203a:	65ba      	str	r2, [r7, #88]	; 0x58
 800203c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800203e:	fa92 f2a2 	rbit	r2, r2
 8002042:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002044:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002046:	fab2 f282 	clz	r2, r2
 800204a:	b2d2      	uxtb	r2, r2
 800204c:	f042 0220 	orr.w	r2, r2, #32
 8002050:	b2d2      	uxtb	r2, r2
 8002052:	f002 021f 	and.w	r2, r2, #31
 8002056:	2101      	movs	r1, #1
 8002058:	fa01 f202 	lsl.w	r2, r1, r2
 800205c:	4013      	ands	r3, r2
 800205e:	2b00      	cmp	r3, #0
 8002060:	d17b      	bne.n	800215a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e0f3      	b.n	800224e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	2b02      	cmp	r3, #2
 800206c:	d13c      	bne.n	80020e8 <HAL_RCC_ClockConfig+0x178>
 800206e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002072:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002074:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002076:	fa93 f3a3 	rbit	r3, r3
 800207a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800207c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800207e:	fab3 f383 	clz	r3, r3
 8002082:	b2db      	uxtb	r3, r3
 8002084:	095b      	lsrs	r3, r3, #5
 8002086:	b2db      	uxtb	r3, r3
 8002088:	f043 0301 	orr.w	r3, r3, #1
 800208c:	b2db      	uxtb	r3, r3
 800208e:	2b01      	cmp	r3, #1
 8002090:	d102      	bne.n	8002098 <HAL_RCC_ClockConfig+0x128>
 8002092:	4b4f      	ldr	r3, [pc, #316]	; (80021d0 <HAL_RCC_ClockConfig+0x260>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	e00f      	b.n	80020b8 <HAL_RCC_ClockConfig+0x148>
 8002098:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800209c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800209e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80020a0:	fa93 f3a3 	rbit	r3, r3
 80020a4:	647b      	str	r3, [r7, #68]	; 0x44
 80020a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80020aa:	643b      	str	r3, [r7, #64]	; 0x40
 80020ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80020ae:	fa93 f3a3 	rbit	r3, r3
 80020b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80020b4:	4b46      	ldr	r3, [pc, #280]	; (80021d0 <HAL_RCC_ClockConfig+0x260>)
 80020b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020b8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80020bc:	63ba      	str	r2, [r7, #56]	; 0x38
 80020be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80020c0:	fa92 f2a2 	rbit	r2, r2
 80020c4:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80020c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80020c8:	fab2 f282 	clz	r2, r2
 80020cc:	b2d2      	uxtb	r2, r2
 80020ce:	f042 0220 	orr.w	r2, r2, #32
 80020d2:	b2d2      	uxtb	r2, r2
 80020d4:	f002 021f 	and.w	r2, r2, #31
 80020d8:	2101      	movs	r1, #1
 80020da:	fa01 f202 	lsl.w	r2, r1, r2
 80020de:	4013      	ands	r3, r2
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d13a      	bne.n	800215a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e0b2      	b.n	800224e <HAL_RCC_ClockConfig+0x2de>
 80020e8:	2302      	movs	r3, #2
 80020ea:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020ee:	fa93 f3a3 	rbit	r3, r3
 80020f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80020f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020f6:	fab3 f383 	clz	r3, r3
 80020fa:	b2db      	uxtb	r3, r3
 80020fc:	095b      	lsrs	r3, r3, #5
 80020fe:	b2db      	uxtb	r3, r3
 8002100:	f043 0301 	orr.w	r3, r3, #1
 8002104:	b2db      	uxtb	r3, r3
 8002106:	2b01      	cmp	r3, #1
 8002108:	d102      	bne.n	8002110 <HAL_RCC_ClockConfig+0x1a0>
 800210a:	4b31      	ldr	r3, [pc, #196]	; (80021d0 <HAL_RCC_ClockConfig+0x260>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	e00d      	b.n	800212c <HAL_RCC_ClockConfig+0x1bc>
 8002110:	2302      	movs	r3, #2
 8002112:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002116:	fa93 f3a3 	rbit	r3, r3
 800211a:	627b      	str	r3, [r7, #36]	; 0x24
 800211c:	2302      	movs	r3, #2
 800211e:	623b      	str	r3, [r7, #32]
 8002120:	6a3b      	ldr	r3, [r7, #32]
 8002122:	fa93 f3a3 	rbit	r3, r3
 8002126:	61fb      	str	r3, [r7, #28]
 8002128:	4b29      	ldr	r3, [pc, #164]	; (80021d0 <HAL_RCC_ClockConfig+0x260>)
 800212a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800212c:	2202      	movs	r2, #2
 800212e:	61ba      	str	r2, [r7, #24]
 8002130:	69ba      	ldr	r2, [r7, #24]
 8002132:	fa92 f2a2 	rbit	r2, r2
 8002136:	617a      	str	r2, [r7, #20]
  return result;
 8002138:	697a      	ldr	r2, [r7, #20]
 800213a:	fab2 f282 	clz	r2, r2
 800213e:	b2d2      	uxtb	r2, r2
 8002140:	f042 0220 	orr.w	r2, r2, #32
 8002144:	b2d2      	uxtb	r2, r2
 8002146:	f002 021f 	and.w	r2, r2, #31
 800214a:	2101      	movs	r1, #1
 800214c:	fa01 f202 	lsl.w	r2, r1, r2
 8002150:	4013      	ands	r3, r2
 8002152:	2b00      	cmp	r3, #0
 8002154:	d101      	bne.n	800215a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	e079      	b.n	800224e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800215a:	4b1d      	ldr	r3, [pc, #116]	; (80021d0 <HAL_RCC_ClockConfig+0x260>)
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f023 0203 	bic.w	r2, r3, #3
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	491a      	ldr	r1, [pc, #104]	; (80021d0 <HAL_RCC_ClockConfig+0x260>)
 8002168:	4313      	orrs	r3, r2
 800216a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800216c:	f7fe fbbc 	bl	80008e8 <HAL_GetTick>
 8002170:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002172:	e00a      	b.n	800218a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002174:	f7fe fbb8 	bl	80008e8 <HAL_GetTick>
 8002178:	4602      	mov	r2, r0
 800217a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002182:	4293      	cmp	r3, r2
 8002184:	d901      	bls.n	800218a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002186:	2303      	movs	r3, #3
 8002188:	e061      	b.n	800224e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800218a:	4b11      	ldr	r3, [pc, #68]	; (80021d0 <HAL_RCC_ClockConfig+0x260>)
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	f003 020c 	and.w	r2, r3, #12
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	429a      	cmp	r2, r3
 800219a:	d1eb      	bne.n	8002174 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800219c:	4b0b      	ldr	r3, [pc, #44]	; (80021cc <HAL_RCC_ClockConfig+0x25c>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 0307 	and.w	r3, r3, #7
 80021a4:	683a      	ldr	r2, [r7, #0]
 80021a6:	429a      	cmp	r2, r3
 80021a8:	d214      	bcs.n	80021d4 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021aa:	4b08      	ldr	r3, [pc, #32]	; (80021cc <HAL_RCC_ClockConfig+0x25c>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f023 0207 	bic.w	r2, r3, #7
 80021b2:	4906      	ldr	r1, [pc, #24]	; (80021cc <HAL_RCC_ClockConfig+0x25c>)
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021ba:	4b04      	ldr	r3, [pc, #16]	; (80021cc <HAL_RCC_ClockConfig+0x25c>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 0307 	and.w	r3, r3, #7
 80021c2:	683a      	ldr	r2, [r7, #0]
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d005      	beq.n	80021d4 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	e040      	b.n	800224e <HAL_RCC_ClockConfig+0x2de>
 80021cc:	40022000 	.word	0x40022000
 80021d0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f003 0304 	and.w	r3, r3, #4
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d008      	beq.n	80021f2 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021e0:	4b1d      	ldr	r3, [pc, #116]	; (8002258 <HAL_RCC_ClockConfig+0x2e8>)
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	491a      	ldr	r1, [pc, #104]	; (8002258 <HAL_RCC_ClockConfig+0x2e8>)
 80021ee:	4313      	orrs	r3, r2
 80021f0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f003 0308 	and.w	r3, r3, #8
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d009      	beq.n	8002212 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021fe:	4b16      	ldr	r3, [pc, #88]	; (8002258 <HAL_RCC_ClockConfig+0x2e8>)
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	691b      	ldr	r3, [r3, #16]
 800220a:	00db      	lsls	r3, r3, #3
 800220c:	4912      	ldr	r1, [pc, #72]	; (8002258 <HAL_RCC_ClockConfig+0x2e8>)
 800220e:	4313      	orrs	r3, r2
 8002210:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002212:	f000 f829 	bl	8002268 <HAL_RCC_GetSysClockFreq>
 8002216:	4601      	mov	r1, r0
 8002218:	4b0f      	ldr	r3, [pc, #60]	; (8002258 <HAL_RCC_ClockConfig+0x2e8>)
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002220:	22f0      	movs	r2, #240	; 0xf0
 8002222:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002224:	693a      	ldr	r2, [r7, #16]
 8002226:	fa92 f2a2 	rbit	r2, r2
 800222a:	60fa      	str	r2, [r7, #12]
  return result;
 800222c:	68fa      	ldr	r2, [r7, #12]
 800222e:	fab2 f282 	clz	r2, r2
 8002232:	b2d2      	uxtb	r2, r2
 8002234:	40d3      	lsrs	r3, r2
 8002236:	4a09      	ldr	r2, [pc, #36]	; (800225c <HAL_RCC_ClockConfig+0x2ec>)
 8002238:	5cd3      	ldrb	r3, [r2, r3]
 800223a:	fa21 f303 	lsr.w	r3, r1, r3
 800223e:	4a08      	ldr	r2, [pc, #32]	; (8002260 <HAL_RCC_ClockConfig+0x2f0>)
 8002240:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002242:	4b08      	ldr	r3, [pc, #32]	; (8002264 <HAL_RCC_ClockConfig+0x2f4>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4618      	mov	r0, r3
 8002248:	f7fe fb0a 	bl	8000860 <HAL_InitTick>
  
  return HAL_OK;
 800224c:	2300      	movs	r3, #0
}
 800224e:	4618      	mov	r0, r3
 8002250:	3778      	adds	r7, #120	; 0x78
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	40021000 	.word	0x40021000
 800225c:	08004b50 	.word	0x08004b50
 8002260:	20000000 	.word	0x20000000
 8002264:	20000004 	.word	0x20000004

08002268 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002268:	b480      	push	{r7}
 800226a:	b08b      	sub	sp, #44	; 0x2c
 800226c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800226e:	2300      	movs	r3, #0
 8002270:	61fb      	str	r3, [r7, #28]
 8002272:	2300      	movs	r3, #0
 8002274:	61bb      	str	r3, [r7, #24]
 8002276:	2300      	movs	r3, #0
 8002278:	627b      	str	r3, [r7, #36]	; 0x24
 800227a:	2300      	movs	r3, #0
 800227c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800227e:	2300      	movs	r3, #0
 8002280:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002282:	4b29      	ldr	r3, [pc, #164]	; (8002328 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002288:	69fb      	ldr	r3, [r7, #28]
 800228a:	f003 030c 	and.w	r3, r3, #12
 800228e:	2b04      	cmp	r3, #4
 8002290:	d002      	beq.n	8002298 <HAL_RCC_GetSysClockFreq+0x30>
 8002292:	2b08      	cmp	r3, #8
 8002294:	d003      	beq.n	800229e <HAL_RCC_GetSysClockFreq+0x36>
 8002296:	e03c      	b.n	8002312 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002298:	4b24      	ldr	r3, [pc, #144]	; (800232c <HAL_RCC_GetSysClockFreq+0xc4>)
 800229a:	623b      	str	r3, [r7, #32]
      break;
 800229c:	e03c      	b.n	8002318 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80022a4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80022a8:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022aa:	68ba      	ldr	r2, [r7, #8]
 80022ac:	fa92 f2a2 	rbit	r2, r2
 80022b0:	607a      	str	r2, [r7, #4]
  return result;
 80022b2:	687a      	ldr	r2, [r7, #4]
 80022b4:	fab2 f282 	clz	r2, r2
 80022b8:	b2d2      	uxtb	r2, r2
 80022ba:	40d3      	lsrs	r3, r2
 80022bc:	4a1c      	ldr	r2, [pc, #112]	; (8002330 <HAL_RCC_GetSysClockFreq+0xc8>)
 80022be:	5cd3      	ldrb	r3, [r2, r3]
 80022c0:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80022c2:	4b19      	ldr	r3, [pc, #100]	; (8002328 <HAL_RCC_GetSysClockFreq+0xc0>)
 80022c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022c6:	f003 030f 	and.w	r3, r3, #15
 80022ca:	220f      	movs	r2, #15
 80022cc:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022ce:	693a      	ldr	r2, [r7, #16]
 80022d0:	fa92 f2a2 	rbit	r2, r2
 80022d4:	60fa      	str	r2, [r7, #12]
  return result;
 80022d6:	68fa      	ldr	r2, [r7, #12]
 80022d8:	fab2 f282 	clz	r2, r2
 80022dc:	b2d2      	uxtb	r2, r2
 80022de:	40d3      	lsrs	r3, r2
 80022e0:	4a14      	ldr	r2, [pc, #80]	; (8002334 <HAL_RCC_GetSysClockFreq+0xcc>)
 80022e2:	5cd3      	ldrb	r3, [r2, r3]
 80022e4:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80022e6:	69fb      	ldr	r3, [r7, #28]
 80022e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d008      	beq.n	8002302 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80022f0:	4a0e      	ldr	r2, [pc, #56]	; (800232c <HAL_RCC_GetSysClockFreq+0xc4>)
 80022f2:	69bb      	ldr	r3, [r7, #24]
 80022f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	fb02 f303 	mul.w	r3, r2, r3
 80022fe:	627b      	str	r3, [r7, #36]	; 0x24
 8002300:	e004      	b.n	800230c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	4a0c      	ldr	r2, [pc, #48]	; (8002338 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002306:	fb02 f303 	mul.w	r3, r2, r3
 800230a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800230c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800230e:	623b      	str	r3, [r7, #32]
      break;
 8002310:	e002      	b.n	8002318 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002312:	4b06      	ldr	r3, [pc, #24]	; (800232c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002314:	623b      	str	r3, [r7, #32]
      break;
 8002316:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002318:	6a3b      	ldr	r3, [r7, #32]
}
 800231a:	4618      	mov	r0, r3
 800231c:	372c      	adds	r7, #44	; 0x2c
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
 8002326:	bf00      	nop
 8002328:	40021000 	.word	0x40021000
 800232c:	007a1200 	.word	0x007a1200
 8002330:	08004b68 	.word	0x08004b68
 8002334:	08004b78 	.word	0x08004b78
 8002338:	003d0900 	.word	0x003d0900

0800233c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002340:	4b03      	ldr	r3, [pc, #12]	; (8002350 <HAL_RCC_GetHCLKFreq+0x14>)
 8002342:	681b      	ldr	r3, [r3, #0]
}
 8002344:	4618      	mov	r0, r3
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr
 800234e:	bf00      	nop
 8002350:	20000000 	.word	0x20000000

08002354 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800235a:	f7ff ffef 	bl	800233c <HAL_RCC_GetHCLKFreq>
 800235e:	4601      	mov	r1, r0
 8002360:	4b0b      	ldr	r3, [pc, #44]	; (8002390 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002368:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800236c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800236e:	687a      	ldr	r2, [r7, #4]
 8002370:	fa92 f2a2 	rbit	r2, r2
 8002374:	603a      	str	r2, [r7, #0]
  return result;
 8002376:	683a      	ldr	r2, [r7, #0]
 8002378:	fab2 f282 	clz	r2, r2
 800237c:	b2d2      	uxtb	r2, r2
 800237e:	40d3      	lsrs	r3, r2
 8002380:	4a04      	ldr	r2, [pc, #16]	; (8002394 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002382:	5cd3      	ldrb	r3, [r2, r3]
 8002384:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002388:	4618      	mov	r0, r3
 800238a:	3708      	adds	r7, #8
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}
 8002390:	40021000 	.word	0x40021000
 8002394:	08004b60 	.word	0x08004b60

08002398 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800239e:	f7ff ffcd 	bl	800233c <HAL_RCC_GetHCLKFreq>
 80023a2:	4601      	mov	r1, r0
 80023a4:	4b0b      	ldr	r3, [pc, #44]	; (80023d4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80023ac:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80023b0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023b2:	687a      	ldr	r2, [r7, #4]
 80023b4:	fa92 f2a2 	rbit	r2, r2
 80023b8:	603a      	str	r2, [r7, #0]
  return result;
 80023ba:	683a      	ldr	r2, [r7, #0]
 80023bc:	fab2 f282 	clz	r2, r2
 80023c0:	b2d2      	uxtb	r2, r2
 80023c2:	40d3      	lsrs	r3, r2
 80023c4:	4a04      	ldr	r2, [pc, #16]	; (80023d8 <HAL_RCC_GetPCLK2Freq+0x40>)
 80023c6:	5cd3      	ldrb	r3, [r2, r3]
 80023c8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80023cc:	4618      	mov	r0, r3
 80023ce:	3708      	adds	r7, #8
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	40021000 	.word	0x40021000
 80023d8:	08004b60 	.word	0x08004b60

080023dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d101      	bne.n	80023ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	e049      	b.n	8002482 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023f4:	b2db      	uxtb	r3, r3
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d106      	bne.n	8002408 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2200      	movs	r2, #0
 80023fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002402:	6878      	ldr	r0, [r7, #4]
 8002404:	f7fe f8d4 	bl	80005b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2202      	movs	r2, #2
 800240c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	3304      	adds	r3, #4
 8002418:	4619      	mov	r1, r3
 800241a:	4610      	mov	r0, r2
 800241c:	f000 fcb4 	bl	8002d88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2201      	movs	r2, #1
 8002424:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2201      	movs	r2, #1
 800242c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2201      	movs	r2, #1
 8002434:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2201      	movs	r2, #1
 800243c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2201      	movs	r2, #1
 8002444:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2201      	movs	r2, #1
 800244c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2201      	movs	r2, #1
 8002454:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2201      	movs	r2, #1
 800245c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2201      	movs	r2, #1
 8002464:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2201      	movs	r2, #1
 800246c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2201      	movs	r2, #1
 8002474:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2201      	movs	r2, #1
 800247c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002480:	2300      	movs	r3, #0
}
 8002482:	4618      	mov	r0, r3
 8002484:	3708      	adds	r7, #8
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}

0800248a <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800248a:	b580      	push	{r7, lr}
 800248c:	b082      	sub	sp, #8
 800248e:	af00      	add	r7, sp, #0
 8002490:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d101      	bne.n	800249c <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002498:	2301      	movs	r3, #1
 800249a:	e049      	b.n	8002530 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d106      	bne.n	80024b6 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2200      	movs	r2, #0
 80024ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	f000 f841 	bl	8002538 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2202      	movs	r2, #2
 80024ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	3304      	adds	r3, #4
 80024c6:	4619      	mov	r1, r3
 80024c8:	4610      	mov	r0, r2
 80024ca:	f000 fc5d 	bl	8002d88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2201      	movs	r2, #1
 80024d2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2201      	movs	r2, #1
 80024da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2201      	movs	r2, #1
 80024e2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2201      	movs	r2, #1
 80024ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2201      	movs	r2, #1
 80024f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2201      	movs	r2, #1
 80024fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2201      	movs	r2, #1
 8002502:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2201      	movs	r2, #1
 800250a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2201      	movs	r2, #1
 8002512:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2201      	movs	r2, #1
 800251a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2201      	movs	r2, #1
 8002522:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2201      	movs	r2, #1
 800252a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800252e:	2300      	movs	r3, #0
}
 8002530:	4618      	mov	r0, r3
 8002532:	3708      	adds	r7, #8
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}

08002538 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8002540:	bf00      	nop
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b084      	sub	sp, #16
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
 8002554:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002556:	2300      	movs	r3, #0
 8002558:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d104      	bne.n	800256a <HAL_TIM_IC_Start_IT+0x1e>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002566:	b2db      	uxtb	r3, r3
 8002568:	e023      	b.n	80025b2 <HAL_TIM_IC_Start_IT+0x66>
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	2b04      	cmp	r3, #4
 800256e:	d104      	bne.n	800257a <HAL_TIM_IC_Start_IT+0x2e>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002576:	b2db      	uxtb	r3, r3
 8002578:	e01b      	b.n	80025b2 <HAL_TIM_IC_Start_IT+0x66>
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	2b08      	cmp	r3, #8
 800257e:	d104      	bne.n	800258a <HAL_TIM_IC_Start_IT+0x3e>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002586:	b2db      	uxtb	r3, r3
 8002588:	e013      	b.n	80025b2 <HAL_TIM_IC_Start_IT+0x66>
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	2b0c      	cmp	r3, #12
 800258e:	d104      	bne.n	800259a <HAL_TIM_IC_Start_IT+0x4e>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002596:	b2db      	uxtb	r3, r3
 8002598:	e00b      	b.n	80025b2 <HAL_TIM_IC_Start_IT+0x66>
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	2b10      	cmp	r3, #16
 800259e:	d104      	bne.n	80025aa <HAL_TIM_IC_Start_IT+0x5e>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80025a6:	b2db      	uxtb	r3, r3
 80025a8:	e003      	b.n	80025b2 <HAL_TIM_IC_Start_IT+0x66>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d104      	bne.n	80025c4 <HAL_TIM_IC_Start_IT+0x78>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	e013      	b.n	80025ec <HAL_TIM_IC_Start_IT+0xa0>
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	2b04      	cmp	r3, #4
 80025c8:	d104      	bne.n	80025d4 <HAL_TIM_IC_Start_IT+0x88>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	e00b      	b.n	80025ec <HAL_TIM_IC_Start_IT+0xa0>
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	2b08      	cmp	r3, #8
 80025d8:	d104      	bne.n	80025e4 <HAL_TIM_IC_Start_IT+0x98>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	e003      	b.n	80025ec <HAL_TIM_IC_Start_IT+0xa0>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80025ea:	b2db      	uxtb	r3, r3
 80025ec:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80025ee:	7bbb      	ldrb	r3, [r7, #14]
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d102      	bne.n	80025fa <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80025f4:	7b7b      	ldrb	r3, [r7, #13]
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d001      	beq.n	80025fe <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e0c9      	b.n	8002792 <HAL_TIM_IC_Start_IT+0x246>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d104      	bne.n	800260e <HAL_TIM_IC_Start_IT+0xc2>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2202      	movs	r2, #2
 8002608:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800260c:	e023      	b.n	8002656 <HAL_TIM_IC_Start_IT+0x10a>
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	2b04      	cmp	r3, #4
 8002612:	d104      	bne.n	800261e <HAL_TIM_IC_Start_IT+0xd2>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2202      	movs	r2, #2
 8002618:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800261c:	e01b      	b.n	8002656 <HAL_TIM_IC_Start_IT+0x10a>
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	2b08      	cmp	r3, #8
 8002622:	d104      	bne.n	800262e <HAL_TIM_IC_Start_IT+0xe2>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2202      	movs	r2, #2
 8002628:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800262c:	e013      	b.n	8002656 <HAL_TIM_IC_Start_IT+0x10a>
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	2b0c      	cmp	r3, #12
 8002632:	d104      	bne.n	800263e <HAL_TIM_IC_Start_IT+0xf2>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2202      	movs	r2, #2
 8002638:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800263c:	e00b      	b.n	8002656 <HAL_TIM_IC_Start_IT+0x10a>
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	2b10      	cmp	r3, #16
 8002642:	d104      	bne.n	800264e <HAL_TIM_IC_Start_IT+0x102>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2202      	movs	r2, #2
 8002648:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800264c:	e003      	b.n	8002656 <HAL_TIM_IC_Start_IT+0x10a>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2202      	movs	r2, #2
 8002652:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d104      	bne.n	8002666 <HAL_TIM_IC_Start_IT+0x11a>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2202      	movs	r2, #2
 8002660:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002664:	e013      	b.n	800268e <HAL_TIM_IC_Start_IT+0x142>
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	2b04      	cmp	r3, #4
 800266a:	d104      	bne.n	8002676 <HAL_TIM_IC_Start_IT+0x12a>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2202      	movs	r2, #2
 8002670:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002674:	e00b      	b.n	800268e <HAL_TIM_IC_Start_IT+0x142>
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	2b08      	cmp	r3, #8
 800267a:	d104      	bne.n	8002686 <HAL_TIM_IC_Start_IT+0x13a>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2202      	movs	r2, #2
 8002680:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002684:	e003      	b.n	800268e <HAL_TIM_IC_Start_IT+0x142>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2202      	movs	r2, #2
 800268a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	2b0c      	cmp	r3, #12
 8002692:	d841      	bhi.n	8002718 <HAL_TIM_IC_Start_IT+0x1cc>
 8002694:	a201      	add	r2, pc, #4	; (adr r2, 800269c <HAL_TIM_IC_Start_IT+0x150>)
 8002696:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800269a:	bf00      	nop
 800269c:	080026d1 	.word	0x080026d1
 80026a0:	08002719 	.word	0x08002719
 80026a4:	08002719 	.word	0x08002719
 80026a8:	08002719 	.word	0x08002719
 80026ac:	080026e3 	.word	0x080026e3
 80026b0:	08002719 	.word	0x08002719
 80026b4:	08002719 	.word	0x08002719
 80026b8:	08002719 	.word	0x08002719
 80026bc:	080026f5 	.word	0x080026f5
 80026c0:	08002719 	.word	0x08002719
 80026c4:	08002719 	.word	0x08002719
 80026c8:	08002719 	.word	0x08002719
 80026cc:	08002707 	.word	0x08002707
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	68da      	ldr	r2, [r3, #12]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f042 0202 	orr.w	r2, r2, #2
 80026de:	60da      	str	r2, [r3, #12]
      break;
 80026e0:	e01d      	b.n	800271e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	68da      	ldr	r2, [r3, #12]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f042 0204 	orr.w	r2, r2, #4
 80026f0:	60da      	str	r2, [r3, #12]
      break;
 80026f2:	e014      	b.n	800271e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	68da      	ldr	r2, [r3, #12]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f042 0208 	orr.w	r2, r2, #8
 8002702:	60da      	str	r2, [r3, #12]
      break;
 8002704:	e00b      	b.n	800271e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	68da      	ldr	r2, [r3, #12]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f042 0210 	orr.w	r2, r2, #16
 8002714:	60da      	str	r2, [r3, #12]
      break;
 8002716:	e002      	b.n	800271e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	73fb      	strb	r3, [r7, #15]
      break;
 800271c:	bf00      	nop
  }

  if (status == HAL_OK)
 800271e:	7bfb      	ldrb	r3, [r7, #15]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d135      	bne.n	8002790 <HAL_TIM_IC_Start_IT+0x244>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	2201      	movs	r2, #1
 800272a:	6839      	ldr	r1, [r7, #0]
 800272c:	4618      	mov	r0, r3
 800272e:	f000 fd3f 	bl	80031b0 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a19      	ldr	r2, [pc, #100]	; (800279c <HAL_TIM_IC_Start_IT+0x250>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d009      	beq.n	8002750 <HAL_TIM_IC_Start_IT+0x204>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002744:	d004      	beq.n	8002750 <HAL_TIM_IC_Start_IT+0x204>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a15      	ldr	r2, [pc, #84]	; (80027a0 <HAL_TIM_IC_Start_IT+0x254>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d115      	bne.n	800277c <HAL_TIM_IC_Start_IT+0x230>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	689a      	ldr	r2, [r3, #8]
 8002756:	4b13      	ldr	r3, [pc, #76]	; (80027a4 <HAL_TIM_IC_Start_IT+0x258>)
 8002758:	4013      	ands	r3, r2
 800275a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	2b06      	cmp	r3, #6
 8002760:	d015      	beq.n	800278e <HAL_TIM_IC_Start_IT+0x242>
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002768:	d011      	beq.n	800278e <HAL_TIM_IC_Start_IT+0x242>
      {
        __HAL_TIM_ENABLE(htim);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f042 0201 	orr.w	r2, r2, #1
 8002778:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800277a:	e008      	b.n	800278e <HAL_TIM_IC_Start_IT+0x242>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f042 0201 	orr.w	r2, r2, #1
 800278a:	601a      	str	r2, [r3, #0]
 800278c:	e000      	b.n	8002790 <HAL_TIM_IC_Start_IT+0x244>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800278e:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8002790:	7bfb      	ldrb	r3, [r7, #15]
}
 8002792:	4618      	mov	r0, r3
 8002794:	3710      	adds	r7, #16
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	40012c00 	.word	0x40012c00
 80027a0:	40014000 	.word	0x40014000
 80027a4:	00010007 	.word	0x00010007

080027a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	691b      	ldr	r3, [r3, #16]
 80027b6:	f003 0302 	and.w	r3, r3, #2
 80027ba:	2b02      	cmp	r3, #2
 80027bc:	d122      	bne.n	8002804 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	f003 0302 	and.w	r3, r3, #2
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d11b      	bne.n	8002804 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f06f 0202 	mvn.w	r2, #2
 80027d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2201      	movs	r2, #1
 80027da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	699b      	ldr	r3, [r3, #24]
 80027e2:	f003 0303 	and.w	r3, r3, #3
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d003      	beq.n	80027f2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f7fd fe60 	bl	80004b0 <HAL_TIM_IC_CaptureCallback>
 80027f0:	e005      	b.n	80027fe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80027f2:	6878      	ldr	r0, [r7, #4]
 80027f4:	f000 faaa 	bl	8002d4c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027f8:	6878      	ldr	r0, [r7, #4]
 80027fa:	f000 fab1 	bl	8002d60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2200      	movs	r2, #0
 8002802:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	691b      	ldr	r3, [r3, #16]
 800280a:	f003 0304 	and.w	r3, r3, #4
 800280e:	2b04      	cmp	r3, #4
 8002810:	d122      	bne.n	8002858 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	68db      	ldr	r3, [r3, #12]
 8002818:	f003 0304 	and.w	r3, r3, #4
 800281c:	2b04      	cmp	r3, #4
 800281e:	d11b      	bne.n	8002858 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f06f 0204 	mvn.w	r2, #4
 8002828:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2202      	movs	r2, #2
 800282e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	699b      	ldr	r3, [r3, #24]
 8002836:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800283a:	2b00      	cmp	r3, #0
 800283c:	d003      	beq.n	8002846 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f7fd fe36 	bl	80004b0 <HAL_TIM_IC_CaptureCallback>
 8002844:	e005      	b.n	8002852 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002846:	6878      	ldr	r0, [r7, #4]
 8002848:	f000 fa80 	bl	8002d4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800284c:	6878      	ldr	r0, [r7, #4]
 800284e:	f000 fa87 	bl	8002d60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2200      	movs	r2, #0
 8002856:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	691b      	ldr	r3, [r3, #16]
 800285e:	f003 0308 	and.w	r3, r3, #8
 8002862:	2b08      	cmp	r3, #8
 8002864:	d122      	bne.n	80028ac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	68db      	ldr	r3, [r3, #12]
 800286c:	f003 0308 	and.w	r3, r3, #8
 8002870:	2b08      	cmp	r3, #8
 8002872:	d11b      	bne.n	80028ac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f06f 0208 	mvn.w	r2, #8
 800287c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2204      	movs	r2, #4
 8002882:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	69db      	ldr	r3, [r3, #28]
 800288a:	f003 0303 	and.w	r3, r3, #3
 800288e:	2b00      	cmp	r3, #0
 8002890:	d003      	beq.n	800289a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f7fd fe0c 	bl	80004b0 <HAL_TIM_IC_CaptureCallback>
 8002898:	e005      	b.n	80028a6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f000 fa56 	bl	8002d4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028a0:	6878      	ldr	r0, [r7, #4]
 80028a2:	f000 fa5d 	bl	8002d60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2200      	movs	r2, #0
 80028aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	691b      	ldr	r3, [r3, #16]
 80028b2:	f003 0310 	and.w	r3, r3, #16
 80028b6:	2b10      	cmp	r3, #16
 80028b8:	d122      	bne.n	8002900 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	f003 0310 	and.w	r3, r3, #16
 80028c4:	2b10      	cmp	r3, #16
 80028c6:	d11b      	bne.n	8002900 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f06f 0210 	mvn.w	r2, #16
 80028d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2208      	movs	r2, #8
 80028d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	69db      	ldr	r3, [r3, #28]
 80028de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d003      	beq.n	80028ee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f7fd fde2 	bl	80004b0 <HAL_TIM_IC_CaptureCallback>
 80028ec:	e005      	b.n	80028fa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028ee:	6878      	ldr	r0, [r7, #4]
 80028f0:	f000 fa2c 	bl	8002d4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f000 fa33 	bl	8002d60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	691b      	ldr	r3, [r3, #16]
 8002906:	f003 0301 	and.w	r3, r3, #1
 800290a:	2b01      	cmp	r3, #1
 800290c:	d10e      	bne.n	800292c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	f003 0301 	and.w	r3, r3, #1
 8002918:	2b01      	cmp	r3, #1
 800291a:	d107      	bne.n	800292c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f06f 0201 	mvn.w	r2, #1
 8002924:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f000 fa06 	bl	8002d38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	691b      	ldr	r3, [r3, #16]
 8002932:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002936:	2b80      	cmp	r3, #128	; 0x80
 8002938:	d10e      	bne.n	8002958 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	68db      	ldr	r3, [r3, #12]
 8002940:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002944:	2b80      	cmp	r3, #128	; 0x80
 8002946:	d107      	bne.n	8002958 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002950:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	f000 fcc2 	bl	80032dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	691b      	ldr	r3, [r3, #16]
 800295e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002962:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002966:	d10e      	bne.n	8002986 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	68db      	ldr	r3, [r3, #12]
 800296e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002972:	2b80      	cmp	r3, #128	; 0x80
 8002974:	d107      	bne.n	8002986 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800297e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002980:	6878      	ldr	r0, [r7, #4]
 8002982:	f000 fcb5 	bl	80032f0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	691b      	ldr	r3, [r3, #16]
 800298c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002990:	2b40      	cmp	r3, #64	; 0x40
 8002992:	d10e      	bne.n	80029b2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	68db      	ldr	r3, [r3, #12]
 800299a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800299e:	2b40      	cmp	r3, #64	; 0x40
 80029a0:	d107      	bne.n	80029b2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80029aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80029ac:	6878      	ldr	r0, [r7, #4]
 80029ae:	f000 f9e1 	bl	8002d74 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	691b      	ldr	r3, [r3, #16]
 80029b8:	f003 0320 	and.w	r3, r3, #32
 80029bc:	2b20      	cmp	r3, #32
 80029be:	d10e      	bne.n	80029de <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	68db      	ldr	r3, [r3, #12]
 80029c6:	f003 0320 	and.w	r3, r3, #32
 80029ca:	2b20      	cmp	r3, #32
 80029cc:	d107      	bne.n	80029de <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f06f 0220 	mvn.w	r2, #32
 80029d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80029d8:	6878      	ldr	r0, [r7, #4]
 80029da:	f000 fc75 	bl	80032c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80029de:	bf00      	nop
 80029e0:	3708      	adds	r7, #8
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}

080029e6 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80029e6:	b580      	push	{r7, lr}
 80029e8:	b086      	sub	sp, #24
 80029ea:	af00      	add	r7, sp, #0
 80029ec:	60f8      	str	r0, [r7, #12]
 80029ee:	60b9      	str	r1, [r7, #8]
 80029f0:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029f2:	2300      	movs	r3, #0
 80029f4:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029fc:	2b01      	cmp	r3, #1
 80029fe:	d101      	bne.n	8002a04 <HAL_TIM_IC_ConfigChannel+0x1e>
 8002a00:	2302      	movs	r3, #2
 8002a02:	e088      	b.n	8002b16 <HAL_TIM_IC_ConfigChannel+0x130>
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d11b      	bne.n	8002a4a <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002a16:	68bb      	ldr	r3, [r7, #8]
 8002a18:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8002a22:	f000 fa1f 	bl	8002e64 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	699a      	ldr	r2, [r3, #24]
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f022 020c 	bic.w	r2, r2, #12
 8002a34:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	6999      	ldr	r1, [r3, #24]
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	689a      	ldr	r2, [r3, #8]
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	430a      	orrs	r2, r1
 8002a46:	619a      	str	r2, [r3, #24]
 8002a48:	e060      	b.n	8002b0c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2b04      	cmp	r3, #4
 8002a4e:	d11c      	bne.n	8002a8a <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8002a60:	f000 fa85 	bl	8002f6e <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	699a      	ldr	r2, [r3, #24]
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002a72:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	6999      	ldr	r1, [r3, #24]
 8002a7a:	68bb      	ldr	r3, [r7, #8]
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	021a      	lsls	r2, r3, #8
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	430a      	orrs	r2, r1
 8002a86:	619a      	str	r2, [r3, #24]
 8002a88:	e040      	b.n	8002b0c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2b08      	cmp	r3, #8
 8002a8e:	d11b      	bne.n	8002ac8 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8002aa0:	f000 fad2 	bl	8003048 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	69da      	ldr	r2, [r3, #28]
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f022 020c 	bic.w	r2, r2, #12
 8002ab2:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	69d9      	ldr	r1, [r3, #28]
 8002aba:	68bb      	ldr	r3, [r7, #8]
 8002abc:	689a      	ldr	r2, [r3, #8]
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	430a      	orrs	r2, r1
 8002ac4:	61da      	str	r2, [r3, #28]
 8002ac6:	e021      	b.n	8002b0c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2b0c      	cmp	r3, #12
 8002acc:	d11c      	bne.n	8002b08 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8002ade:	f000 faef 	bl	80030c0 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	69da      	ldr	r2, [r3, #28]
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002af0:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	69d9      	ldr	r1, [r3, #28]
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	021a      	lsls	r2, r3, #8
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	430a      	orrs	r2, r1
 8002b04:	61da      	str	r2, [r3, #28]
 8002b06:	e001      	b.n	8002b0c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002b14:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3718      	adds	r7, #24
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}

08002b1e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002b1e:	b580      	push	{r7, lr}
 8002b20:	b084      	sub	sp, #16
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	6078      	str	r0, [r7, #4]
 8002b26:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d101      	bne.n	8002b3a <HAL_TIM_ConfigClockSource+0x1c>
 8002b36:	2302      	movs	r3, #2
 8002b38:	e0b6      	b.n	8002ca8 <HAL_TIM_ConfigClockSource+0x18a>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2202      	movs	r2, #2
 8002b46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b58:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002b5c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b64:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	68ba      	ldr	r2, [r7, #8]
 8002b6c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b76:	d03e      	beq.n	8002bf6 <HAL_TIM_ConfigClockSource+0xd8>
 8002b78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b7c:	f200 8087 	bhi.w	8002c8e <HAL_TIM_ConfigClockSource+0x170>
 8002b80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b84:	f000 8086 	beq.w	8002c94 <HAL_TIM_ConfigClockSource+0x176>
 8002b88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b8c:	d87f      	bhi.n	8002c8e <HAL_TIM_ConfigClockSource+0x170>
 8002b8e:	2b70      	cmp	r3, #112	; 0x70
 8002b90:	d01a      	beq.n	8002bc8 <HAL_TIM_ConfigClockSource+0xaa>
 8002b92:	2b70      	cmp	r3, #112	; 0x70
 8002b94:	d87b      	bhi.n	8002c8e <HAL_TIM_ConfigClockSource+0x170>
 8002b96:	2b60      	cmp	r3, #96	; 0x60
 8002b98:	d050      	beq.n	8002c3c <HAL_TIM_ConfigClockSource+0x11e>
 8002b9a:	2b60      	cmp	r3, #96	; 0x60
 8002b9c:	d877      	bhi.n	8002c8e <HAL_TIM_ConfigClockSource+0x170>
 8002b9e:	2b50      	cmp	r3, #80	; 0x50
 8002ba0:	d03c      	beq.n	8002c1c <HAL_TIM_ConfigClockSource+0xfe>
 8002ba2:	2b50      	cmp	r3, #80	; 0x50
 8002ba4:	d873      	bhi.n	8002c8e <HAL_TIM_ConfigClockSource+0x170>
 8002ba6:	2b40      	cmp	r3, #64	; 0x40
 8002ba8:	d058      	beq.n	8002c5c <HAL_TIM_ConfigClockSource+0x13e>
 8002baa:	2b40      	cmp	r3, #64	; 0x40
 8002bac:	d86f      	bhi.n	8002c8e <HAL_TIM_ConfigClockSource+0x170>
 8002bae:	2b30      	cmp	r3, #48	; 0x30
 8002bb0:	d064      	beq.n	8002c7c <HAL_TIM_ConfigClockSource+0x15e>
 8002bb2:	2b30      	cmp	r3, #48	; 0x30
 8002bb4:	d86b      	bhi.n	8002c8e <HAL_TIM_ConfigClockSource+0x170>
 8002bb6:	2b20      	cmp	r3, #32
 8002bb8:	d060      	beq.n	8002c7c <HAL_TIM_ConfigClockSource+0x15e>
 8002bba:	2b20      	cmp	r3, #32
 8002bbc:	d867      	bhi.n	8002c8e <HAL_TIM_ConfigClockSource+0x170>
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d05c      	beq.n	8002c7c <HAL_TIM_ConfigClockSource+0x15e>
 8002bc2:	2b10      	cmp	r3, #16
 8002bc4:	d05a      	beq.n	8002c7c <HAL_TIM_ConfigClockSource+0x15e>
 8002bc6:	e062      	b.n	8002c8e <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002bd8:	f000 faca 	bl	8003170 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002bea:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	68ba      	ldr	r2, [r7, #8]
 8002bf2:	609a      	str	r2, [r3, #8]
      break;
 8002bf4:	e04f      	b.n	8002c96 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002c06:	f000 fab3 	bl	8003170 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	689a      	ldr	r2, [r3, #8]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c18:	609a      	str	r2, [r3, #8]
      break;
 8002c1a:	e03c      	b.n	8002c96 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c28:	461a      	mov	r2, r3
 8002c2a:	f000 f971 	bl	8002f10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	2150      	movs	r1, #80	; 0x50
 8002c34:	4618      	mov	r0, r3
 8002c36:	f000 fa80 	bl	800313a <TIM_ITRx_SetConfig>
      break;
 8002c3a:	e02c      	b.n	8002c96 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c48:	461a      	mov	r2, r3
 8002c4a:	f000 f9cd 	bl	8002fe8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	2160      	movs	r1, #96	; 0x60
 8002c54:	4618      	mov	r0, r3
 8002c56:	f000 fa70 	bl	800313a <TIM_ITRx_SetConfig>
      break;
 8002c5a:	e01c      	b.n	8002c96 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c68:	461a      	mov	r2, r3
 8002c6a:	f000 f951 	bl	8002f10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	2140      	movs	r1, #64	; 0x40
 8002c74:	4618      	mov	r0, r3
 8002c76:	f000 fa60 	bl	800313a <TIM_ITRx_SetConfig>
      break;
 8002c7a:	e00c      	b.n	8002c96 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4619      	mov	r1, r3
 8002c86:	4610      	mov	r0, r2
 8002c88:	f000 fa57 	bl	800313a <TIM_ITRx_SetConfig>
      break;
 8002c8c:	e003      	b.n	8002c96 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	73fb      	strb	r3, [r7, #15]
      break;
 8002c92:	e000      	b.n	8002c96 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8002c94:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2201      	movs	r2, #1
 8002c9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002ca6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3710      	adds	r7, #16
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b085      	sub	sp, #20
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
 8002cb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	2b0c      	cmp	r3, #12
 8002cc2:	d831      	bhi.n	8002d28 <HAL_TIM_ReadCapturedValue+0x78>
 8002cc4:	a201      	add	r2, pc, #4	; (adr r2, 8002ccc <HAL_TIM_ReadCapturedValue+0x1c>)
 8002cc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cca:	bf00      	nop
 8002ccc:	08002d01 	.word	0x08002d01
 8002cd0:	08002d29 	.word	0x08002d29
 8002cd4:	08002d29 	.word	0x08002d29
 8002cd8:	08002d29 	.word	0x08002d29
 8002cdc:	08002d0b 	.word	0x08002d0b
 8002ce0:	08002d29 	.word	0x08002d29
 8002ce4:	08002d29 	.word	0x08002d29
 8002ce8:	08002d29 	.word	0x08002d29
 8002cec:	08002d15 	.word	0x08002d15
 8002cf0:	08002d29 	.word	0x08002d29
 8002cf4:	08002d29 	.word	0x08002d29
 8002cf8:	08002d29 	.word	0x08002d29
 8002cfc:	08002d1f 	.word	0x08002d1f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d06:	60fb      	str	r3, [r7, #12]

      break;
 8002d08:	e00f      	b.n	8002d2a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d10:	60fb      	str	r3, [r7, #12]

      break;
 8002d12:	e00a      	b.n	8002d2a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d1a:	60fb      	str	r3, [r7, #12]

      break;
 8002d1c:	e005      	b.n	8002d2a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d24:	60fb      	str	r3, [r7, #12]

      break;
 8002d26:	e000      	b.n	8002d2a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8002d28:	bf00      	nop
  }

  return tmpreg;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3714      	adds	r7, #20
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr

08002d38 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002d40:	bf00      	nop
 8002d42:	370c      	adds	r7, #12
 8002d44:	46bd      	mov	sp, r7
 8002d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4a:	4770      	bx	lr

08002d4c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b083      	sub	sp, #12
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d54:	bf00      	nop
 8002d56:	370c      	adds	r7, #12
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr

08002d60 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d68:	bf00      	nop
 8002d6a:	370c      	adds	r7, #12
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d72:	4770      	bx	lr

08002d74 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b083      	sub	sp, #12
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d7c:	bf00      	nop
 8002d7e:	370c      	adds	r7, #12
 8002d80:	46bd      	mov	sp, r7
 8002d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d86:	4770      	bx	lr

08002d88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b085      	sub	sp, #20
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	4a2e      	ldr	r2, [pc, #184]	; (8002e54 <TIM_Base_SetConfig+0xcc>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d003      	beq.n	8002da8 <TIM_Base_SetConfig+0x20>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002da6:	d108      	bne.n	8002dba <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	68fa      	ldr	r2, [r7, #12]
 8002db6:	4313      	orrs	r3, r2
 8002db8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	4a25      	ldr	r2, [pc, #148]	; (8002e54 <TIM_Base_SetConfig+0xcc>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d00f      	beq.n	8002de2 <TIM_Base_SetConfig+0x5a>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dc8:	d00b      	beq.n	8002de2 <TIM_Base_SetConfig+0x5a>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	4a22      	ldr	r2, [pc, #136]	; (8002e58 <TIM_Base_SetConfig+0xd0>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d007      	beq.n	8002de2 <TIM_Base_SetConfig+0x5a>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	4a21      	ldr	r2, [pc, #132]	; (8002e5c <TIM_Base_SetConfig+0xd4>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d003      	beq.n	8002de2 <TIM_Base_SetConfig+0x5a>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	4a20      	ldr	r2, [pc, #128]	; (8002e60 <TIM_Base_SetConfig+0xd8>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d108      	bne.n	8002df4 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002de8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	68db      	ldr	r3, [r3, #12]
 8002dee:	68fa      	ldr	r2, [r7, #12]
 8002df0:	4313      	orrs	r3, r2
 8002df2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	695b      	ldr	r3, [r3, #20]
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	68fa      	ldr	r2, [r7, #12]
 8002e06:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	689a      	ldr	r2, [r3, #8]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	4a0e      	ldr	r2, [pc, #56]	; (8002e54 <TIM_Base_SetConfig+0xcc>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d00b      	beq.n	8002e38 <TIM_Base_SetConfig+0xb0>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	4a0d      	ldr	r2, [pc, #52]	; (8002e58 <TIM_Base_SetConfig+0xd0>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d007      	beq.n	8002e38 <TIM_Base_SetConfig+0xb0>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	4a0c      	ldr	r2, [pc, #48]	; (8002e5c <TIM_Base_SetConfig+0xd4>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d003      	beq.n	8002e38 <TIM_Base_SetConfig+0xb0>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	4a0b      	ldr	r2, [pc, #44]	; (8002e60 <TIM_Base_SetConfig+0xd8>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d103      	bne.n	8002e40 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	691a      	ldr	r2, [r3, #16]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2201      	movs	r2, #1
 8002e44:	615a      	str	r2, [r3, #20]
}
 8002e46:	bf00      	nop
 8002e48:	3714      	adds	r7, #20
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop
 8002e54:	40012c00 	.word	0x40012c00
 8002e58:	40014000 	.word	0x40014000
 8002e5c:	40014400 	.word	0x40014400
 8002e60:	40014800 	.word	0x40014800

08002e64 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b087      	sub	sp, #28
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	60f8      	str	r0, [r7, #12]
 8002e6c:	60b9      	str	r1, [r7, #8]
 8002e6e:	607a      	str	r2, [r7, #4]
 8002e70:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	6a1b      	ldr	r3, [r3, #32]
 8002e76:	f023 0201 	bic.w	r2, r3, #1
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	699b      	ldr	r3, [r3, #24]
 8002e82:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	6a1b      	ldr	r3, [r3, #32]
 8002e88:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	4a1e      	ldr	r2, [pc, #120]	; (8002f08 <TIM_TI1_SetConfig+0xa4>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d007      	beq.n	8002ea2 <TIM_TI1_SetConfig+0x3e>
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e98:	d003      	beq.n	8002ea2 <TIM_TI1_SetConfig+0x3e>
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	4a1b      	ldr	r2, [pc, #108]	; (8002f0c <TIM_TI1_SetConfig+0xa8>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d101      	bne.n	8002ea6 <TIM_TI1_SetConfig+0x42>
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e000      	b.n	8002ea8 <TIM_TI1_SetConfig+0x44>
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d008      	beq.n	8002ebe <TIM_TI1_SetConfig+0x5a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8002eac:	697b      	ldr	r3, [r7, #20]
 8002eae:	f023 0303 	bic.w	r3, r3, #3
 8002eb2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8002eb4:	697a      	ldr	r2, [r7, #20]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	617b      	str	r3, [r7, #20]
 8002ebc:	e003      	b.n	8002ec6 <TIM_TI1_SetConfig+0x62>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	f043 0301 	orr.w	r3, r3, #1
 8002ec4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ecc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	011b      	lsls	r3, r3, #4
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	697a      	ldr	r2, [r7, #20]
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	f023 030a 	bic.w	r3, r3, #10
 8002ee0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	f003 030a 	and.w	r3, r3, #10
 8002ee8:	693a      	ldr	r2, [r7, #16]
 8002eea:	4313      	orrs	r3, r2
 8002eec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	697a      	ldr	r2, [r7, #20]
 8002ef2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	693a      	ldr	r2, [r7, #16]
 8002ef8:	621a      	str	r2, [r3, #32]
}
 8002efa:	bf00      	nop
 8002efc:	371c      	adds	r7, #28
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr
 8002f06:	bf00      	nop
 8002f08:	40012c00 	.word	0x40012c00
 8002f0c:	40014000 	.word	0x40014000

08002f10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b087      	sub	sp, #28
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	60f8      	str	r0, [r7, #12]
 8002f18:	60b9      	str	r1, [r7, #8]
 8002f1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	6a1b      	ldr	r3, [r3, #32]
 8002f20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	6a1b      	ldr	r3, [r3, #32]
 8002f26:	f023 0201 	bic.w	r2, r3, #1
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	699b      	ldr	r3, [r3, #24]
 8002f32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002f34:	693b      	ldr	r3, [r7, #16]
 8002f36:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002f3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	011b      	lsls	r3, r3, #4
 8002f40:	693a      	ldr	r2, [r7, #16]
 8002f42:	4313      	orrs	r3, r2
 8002f44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	f023 030a 	bic.w	r3, r3, #10
 8002f4c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002f4e:	697a      	ldr	r2, [r7, #20]
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	693a      	ldr	r2, [r7, #16]
 8002f5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	697a      	ldr	r2, [r7, #20]
 8002f60:	621a      	str	r2, [r3, #32]
}
 8002f62:	bf00      	nop
 8002f64:	371c      	adds	r7, #28
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr

08002f6e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002f6e:	b480      	push	{r7}
 8002f70:	b087      	sub	sp, #28
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	60f8      	str	r0, [r7, #12]
 8002f76:	60b9      	str	r1, [r7, #8]
 8002f78:	607a      	str	r2, [r7, #4]
 8002f7a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	6a1b      	ldr	r3, [r3, #32]
 8002f80:	f023 0210 	bic.w	r2, r3, #16
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	699b      	ldr	r3, [r3, #24]
 8002f8c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	6a1b      	ldr	r3, [r3, #32]
 8002f92:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f9a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	021b      	lsls	r3, r3, #8
 8002fa0:	697a      	ldr	r2, [r7, #20]
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002fac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	031b      	lsls	r3, r3, #12
 8002fb2:	b29b      	uxth	r3, r3
 8002fb4:	697a      	ldr	r2, [r7, #20]
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002fc0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	011b      	lsls	r3, r3, #4
 8002fc6:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8002fca:	693a      	ldr	r2, [r7, #16]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	697a      	ldr	r2, [r7, #20]
 8002fd4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	693a      	ldr	r2, [r7, #16]
 8002fda:	621a      	str	r2, [r3, #32]
}
 8002fdc:	bf00      	nop
 8002fde:	371c      	adds	r7, #28
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr

08002fe8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b087      	sub	sp, #28
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	60f8      	str	r0, [r7, #12]
 8002ff0:	60b9      	str	r1, [r7, #8]
 8002ff2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	6a1b      	ldr	r3, [r3, #32]
 8002ff8:	f023 0210 	bic.w	r2, r3, #16
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	699b      	ldr	r3, [r3, #24]
 8003004:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	6a1b      	ldr	r3, [r3, #32]
 800300a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003012:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	031b      	lsls	r3, r3, #12
 8003018:	697a      	ldr	r2, [r7, #20]
 800301a:	4313      	orrs	r3, r2
 800301c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003024:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	011b      	lsls	r3, r3, #4
 800302a:	693a      	ldr	r2, [r7, #16]
 800302c:	4313      	orrs	r3, r2
 800302e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	697a      	ldr	r2, [r7, #20]
 8003034:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	693a      	ldr	r2, [r7, #16]
 800303a:	621a      	str	r2, [r3, #32]
}
 800303c:	bf00      	nop
 800303e:	371c      	adds	r7, #28
 8003040:	46bd      	mov	sp, r7
 8003042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003046:	4770      	bx	lr

08003048 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003048:	b480      	push	{r7}
 800304a:	b087      	sub	sp, #28
 800304c:	af00      	add	r7, sp, #0
 800304e:	60f8      	str	r0, [r7, #12]
 8003050:	60b9      	str	r1, [r7, #8]
 8003052:	607a      	str	r2, [r7, #4]
 8003054:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	6a1b      	ldr	r3, [r3, #32]
 800305a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	69db      	ldr	r3, [r3, #28]
 8003066:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	6a1b      	ldr	r3, [r3, #32]
 800306c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	f023 0303 	bic.w	r3, r3, #3
 8003074:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8003076:	697a      	ldr	r2, [r7, #20]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	4313      	orrs	r3, r2
 800307c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003084:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	011b      	lsls	r3, r3, #4
 800308a:	b2db      	uxtb	r3, r3
 800308c:	697a      	ldr	r2, [r7, #20]
 800308e:	4313      	orrs	r3, r2
 8003090:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8003098:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	021b      	lsls	r3, r3, #8
 800309e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80030a2:	693a      	ldr	r2, [r7, #16]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	697a      	ldr	r2, [r7, #20]
 80030ac:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	693a      	ldr	r2, [r7, #16]
 80030b2:	621a      	str	r2, [r3, #32]
}
 80030b4:	bf00      	nop
 80030b6:	371c      	adds	r7, #28
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr

080030c0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b087      	sub	sp, #28
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	60f8      	str	r0, [r7, #12]
 80030c8:	60b9      	str	r1, [r7, #8]
 80030ca:	607a      	str	r2, [r7, #4]
 80030cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	6a1b      	ldr	r3, [r3, #32]
 80030d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	69db      	ldr	r3, [r3, #28]
 80030de:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	6a1b      	ldr	r3, [r3, #32]
 80030e4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030ec:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	021b      	lsls	r3, r3, #8
 80030f2:	697a      	ldr	r2, [r7, #20]
 80030f4:	4313      	orrs	r3, r2
 80030f6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80030fe:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	031b      	lsls	r3, r3, #12
 8003104:	b29b      	uxth	r3, r3
 8003106:	697a      	ldr	r2, [r7, #20]
 8003108:	4313      	orrs	r3, r2
 800310a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8003112:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	031b      	lsls	r3, r3, #12
 8003118:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800311c:	693a      	ldr	r2, [r7, #16]
 800311e:	4313      	orrs	r3, r2
 8003120:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	697a      	ldr	r2, [r7, #20]
 8003126:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	693a      	ldr	r2, [r7, #16]
 800312c:	621a      	str	r2, [r3, #32]
}
 800312e:	bf00      	nop
 8003130:	371c      	adds	r7, #28
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr

0800313a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800313a:	b480      	push	{r7}
 800313c:	b085      	sub	sp, #20
 800313e:	af00      	add	r7, sp, #0
 8003140:	6078      	str	r0, [r7, #4]
 8003142:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003150:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003152:	683a      	ldr	r2, [r7, #0]
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	4313      	orrs	r3, r2
 8003158:	f043 0307 	orr.w	r3, r3, #7
 800315c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	68fa      	ldr	r2, [r7, #12]
 8003162:	609a      	str	r2, [r3, #8]
}
 8003164:	bf00      	nop
 8003166:	3714      	adds	r7, #20
 8003168:	46bd      	mov	sp, r7
 800316a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316e:	4770      	bx	lr

08003170 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003170:	b480      	push	{r7}
 8003172:	b087      	sub	sp, #28
 8003174:	af00      	add	r7, sp, #0
 8003176:	60f8      	str	r0, [r7, #12]
 8003178:	60b9      	str	r1, [r7, #8]
 800317a:	607a      	str	r2, [r7, #4]
 800317c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800318a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	021a      	lsls	r2, r3, #8
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	431a      	orrs	r2, r3
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	4313      	orrs	r3, r2
 8003198:	697a      	ldr	r2, [r7, #20]
 800319a:	4313      	orrs	r3, r2
 800319c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	697a      	ldr	r2, [r7, #20]
 80031a2:	609a      	str	r2, [r3, #8]
}
 80031a4:	bf00      	nop
 80031a6:	371c      	adds	r7, #28
 80031a8:	46bd      	mov	sp, r7
 80031aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ae:	4770      	bx	lr

080031b0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b087      	sub	sp, #28
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	60f8      	str	r0, [r7, #12]
 80031b8:	60b9      	str	r1, [r7, #8]
 80031ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	f003 031f 	and.w	r3, r3, #31
 80031c2:	2201      	movs	r2, #1
 80031c4:	fa02 f303 	lsl.w	r3, r2, r3
 80031c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	6a1a      	ldr	r2, [r3, #32]
 80031ce:	697b      	ldr	r3, [r7, #20]
 80031d0:	43db      	mvns	r3, r3
 80031d2:	401a      	ands	r2, r3
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	6a1a      	ldr	r2, [r3, #32]
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	f003 031f 	and.w	r3, r3, #31
 80031e2:	6879      	ldr	r1, [r7, #4]
 80031e4:	fa01 f303 	lsl.w	r3, r1, r3
 80031e8:	431a      	orrs	r2, r3
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	621a      	str	r2, [r3, #32]
}
 80031ee:	bf00      	nop
 80031f0:	371c      	adds	r7, #28
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr
	...

080031fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b085      	sub	sp, #20
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
 8003204:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800320c:	2b01      	cmp	r3, #1
 800320e:	d101      	bne.n	8003214 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003210:	2302      	movs	r3, #2
 8003212:	e04f      	b.n	80032b4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2201      	movs	r2, #1
 8003218:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2202      	movs	r2, #2
 8003220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a21      	ldr	r2, [pc, #132]	; (80032c0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d108      	bne.n	8003250 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003244:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	68fa      	ldr	r2, [r7, #12]
 800324c:	4313      	orrs	r3, r2
 800324e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003256:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	68fa      	ldr	r2, [r7, #12]
 800325e:	4313      	orrs	r3, r2
 8003260:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	68fa      	ldr	r2, [r7, #12]
 8003268:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a14      	ldr	r2, [pc, #80]	; (80032c0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d009      	beq.n	8003288 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800327c:	d004      	beq.n	8003288 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a10      	ldr	r2, [pc, #64]	; (80032c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d10c      	bne.n	80032a2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800328e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	68ba      	ldr	r2, [r7, #8]
 8003296:	4313      	orrs	r3, r2
 8003298:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	68ba      	ldr	r2, [r7, #8]
 80032a0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2201      	movs	r2, #1
 80032a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80032b2:	2300      	movs	r3, #0
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	3714      	adds	r7, #20
 80032b8:	46bd      	mov	sp, r7
 80032ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032be:	4770      	bx	lr
 80032c0:	40012c00 	.word	0x40012c00
 80032c4:	40014000 	.word	0x40014000

080032c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b083      	sub	sp, #12
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80032d0:	bf00      	nop
 80032d2:	370c      	adds	r7, #12
 80032d4:	46bd      	mov	sp, r7
 80032d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032da:	4770      	bx	lr

080032dc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80032dc:	b480      	push	{r7}
 80032de:	b083      	sub	sp, #12
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80032e4:	bf00      	nop
 80032e6:	370c      	adds	r7, #12
 80032e8:	46bd      	mov	sp, r7
 80032ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ee:	4770      	bx	lr

080032f0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80032f8:	bf00      	nop
 80032fa:	370c      	adds	r7, #12
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr

08003304 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b082      	sub	sp, #8
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d101      	bne.n	8003316 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e040      	b.n	8003398 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800331a:	2b00      	cmp	r3, #0
 800331c:	d106      	bne.n	800332c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2200      	movs	r2, #0
 8003322:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f7fd f98a 	bl	8000640 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2224      	movs	r2, #36	; 0x24
 8003330:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f022 0201 	bic.w	r2, r2, #1
 8003340:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f000 fbbc 	bl	8003ac0 <UART_SetConfig>
 8003348:	4603      	mov	r3, r0
 800334a:	2b01      	cmp	r3, #1
 800334c:	d101      	bne.n	8003352 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	e022      	b.n	8003398 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003356:	2b00      	cmp	r3, #0
 8003358:	d002      	beq.n	8003360 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f000 fce6 	bl	8003d2c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	685a      	ldr	r2, [r3, #4]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800336e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	689a      	ldr	r2, [r3, #8]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800337e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f042 0201 	orr.w	r2, r2, #1
 800338e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f000 fd6d 	bl	8003e70 <UART_CheckIdleState>
 8003396:	4603      	mov	r3, r0
}
 8003398:	4618      	mov	r0, r3
 800339a:	3708      	adds	r7, #8
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}

080033a0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b08a      	sub	sp, #40	; 0x28
 80033a4:	af02      	add	r7, sp, #8
 80033a6:	60f8      	str	r0, [r7, #12]
 80033a8:	60b9      	str	r1, [r7, #8]
 80033aa:	603b      	str	r3, [r7, #0]
 80033ac:	4613      	mov	r3, r2
 80033ae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80033b4:	2b20      	cmp	r3, #32
 80033b6:	d178      	bne.n	80034aa <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d002      	beq.n	80033c4 <HAL_UART_Transmit+0x24>
 80033be:	88fb      	ldrh	r3, [r7, #6]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d101      	bne.n	80033c8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	e071      	b.n	80034ac <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2200      	movs	r2, #0
 80033cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2221      	movs	r2, #33	; 0x21
 80033d4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80033d6:	f7fd fa87 	bl	80008e8 <HAL_GetTick>
 80033da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	88fa      	ldrh	r2, [r7, #6]
 80033e0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	88fa      	ldrh	r2, [r7, #6]
 80033e8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033f4:	d108      	bne.n	8003408 <HAL_UART_Transmit+0x68>
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	691b      	ldr	r3, [r3, #16]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d104      	bne.n	8003408 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80033fe:	2300      	movs	r3, #0
 8003400:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003402:	68bb      	ldr	r3, [r7, #8]
 8003404:	61bb      	str	r3, [r7, #24]
 8003406:	e003      	b.n	8003410 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800340c:	2300      	movs	r3, #0
 800340e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003410:	e030      	b.n	8003474 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	9300      	str	r3, [sp, #0]
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	2200      	movs	r2, #0
 800341a:	2180      	movs	r1, #128	; 0x80
 800341c:	68f8      	ldr	r0, [r7, #12]
 800341e:	f000 fdcf 	bl	8003fc0 <UART_WaitOnFlagUntilTimeout>
 8003422:	4603      	mov	r3, r0
 8003424:	2b00      	cmp	r3, #0
 8003426:	d004      	beq.n	8003432 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	2220      	movs	r2, #32
 800342c:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800342e:	2303      	movs	r3, #3
 8003430:	e03c      	b.n	80034ac <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d10b      	bne.n	8003450 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003438:	69bb      	ldr	r3, [r7, #24]
 800343a:	881a      	ldrh	r2, [r3, #0]
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003444:	b292      	uxth	r2, r2
 8003446:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003448:	69bb      	ldr	r3, [r7, #24]
 800344a:	3302      	adds	r3, #2
 800344c:	61bb      	str	r3, [r7, #24]
 800344e:	e008      	b.n	8003462 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003450:	69fb      	ldr	r3, [r7, #28]
 8003452:	781a      	ldrb	r2, [r3, #0]
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	b292      	uxth	r2, r2
 800345a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800345c:	69fb      	ldr	r3, [r7, #28]
 800345e:	3301      	adds	r3, #1
 8003460:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003468:	b29b      	uxth	r3, r3
 800346a:	3b01      	subs	r3, #1
 800346c:	b29a      	uxth	r2, r3
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800347a:	b29b      	uxth	r3, r3
 800347c:	2b00      	cmp	r3, #0
 800347e:	d1c8      	bne.n	8003412 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	9300      	str	r3, [sp, #0]
 8003484:	697b      	ldr	r3, [r7, #20]
 8003486:	2200      	movs	r2, #0
 8003488:	2140      	movs	r1, #64	; 0x40
 800348a:	68f8      	ldr	r0, [r7, #12]
 800348c:	f000 fd98 	bl	8003fc0 <UART_WaitOnFlagUntilTimeout>
 8003490:	4603      	mov	r3, r0
 8003492:	2b00      	cmp	r3, #0
 8003494:	d004      	beq.n	80034a0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2220      	movs	r2, #32
 800349a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 800349c:	2303      	movs	r3, #3
 800349e:	e005      	b.n	80034ac <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2220      	movs	r2, #32
 80034a4:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80034a6:	2300      	movs	r3, #0
 80034a8:	e000      	b.n	80034ac <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80034aa:	2302      	movs	r3, #2
  }
}
 80034ac:	4618      	mov	r0, r3
 80034ae:	3720      	adds	r7, #32
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bd80      	pop	{r7, pc}

080034b4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b0ba      	sub	sp, #232	; 0xe8
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	69db      	ldr	r3, [r3, #28]
 80034c2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80034da:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80034de:	f640 030f 	movw	r3, #2063	; 0x80f
 80034e2:	4013      	ands	r3, r2
 80034e4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80034e8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d115      	bne.n	800351c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80034f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80034f4:	f003 0320 	and.w	r3, r3, #32
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d00f      	beq.n	800351c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80034fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003500:	f003 0320 	and.w	r3, r3, #32
 8003504:	2b00      	cmp	r3, #0
 8003506:	d009      	beq.n	800351c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800350c:	2b00      	cmp	r3, #0
 800350e:	f000 82ab 	beq.w	8003a68 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	4798      	blx	r3
      }
      return;
 800351a:	e2a5      	b.n	8003a68 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800351c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003520:	2b00      	cmp	r3, #0
 8003522:	f000 8117 	beq.w	8003754 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003526:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800352a:	f003 0301 	and.w	r3, r3, #1
 800352e:	2b00      	cmp	r3, #0
 8003530:	d106      	bne.n	8003540 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003532:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003536:	4b85      	ldr	r3, [pc, #532]	; (800374c <HAL_UART_IRQHandler+0x298>)
 8003538:	4013      	ands	r3, r2
 800353a:	2b00      	cmp	r3, #0
 800353c:	f000 810a 	beq.w	8003754 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003540:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003544:	f003 0301 	and.w	r3, r3, #1
 8003548:	2b00      	cmp	r3, #0
 800354a:	d011      	beq.n	8003570 <HAL_UART_IRQHandler+0xbc>
 800354c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003550:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003554:	2b00      	cmp	r3, #0
 8003556:	d00b      	beq.n	8003570 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	2201      	movs	r2, #1
 800355e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003566:	f043 0201 	orr.w	r2, r3, #1
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003570:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003574:	f003 0302 	and.w	r3, r3, #2
 8003578:	2b00      	cmp	r3, #0
 800357a:	d011      	beq.n	80035a0 <HAL_UART_IRQHandler+0xec>
 800357c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003580:	f003 0301 	and.w	r3, r3, #1
 8003584:	2b00      	cmp	r3, #0
 8003586:	d00b      	beq.n	80035a0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	2202      	movs	r2, #2
 800358e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003596:	f043 0204 	orr.w	r2, r3, #4
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80035a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035a4:	f003 0304 	and.w	r3, r3, #4
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d011      	beq.n	80035d0 <HAL_UART_IRQHandler+0x11c>
 80035ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80035b0:	f003 0301 	and.w	r3, r3, #1
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d00b      	beq.n	80035d0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	2204      	movs	r2, #4
 80035be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80035c6:	f043 0202 	orr.w	r2, r3, #2
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80035d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035d4:	f003 0308 	and.w	r3, r3, #8
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d017      	beq.n	800360c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80035dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80035e0:	f003 0320 	and.w	r3, r3, #32
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d105      	bne.n	80035f4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80035e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80035ec:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d00b      	beq.n	800360c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	2208      	movs	r2, #8
 80035fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003602:	f043 0208 	orr.w	r2, r3, #8
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800360c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003610:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003614:	2b00      	cmp	r3, #0
 8003616:	d012      	beq.n	800363e <HAL_UART_IRQHandler+0x18a>
 8003618:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800361c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003620:	2b00      	cmp	r3, #0
 8003622:	d00c      	beq.n	800363e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800362c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003634:	f043 0220 	orr.w	r2, r3, #32
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003644:	2b00      	cmp	r3, #0
 8003646:	f000 8211 	beq.w	8003a6c <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800364a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800364e:	f003 0320 	and.w	r3, r3, #32
 8003652:	2b00      	cmp	r3, #0
 8003654:	d00d      	beq.n	8003672 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003656:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800365a:	f003 0320 	and.w	r3, r3, #32
 800365e:	2b00      	cmp	r3, #0
 8003660:	d007      	beq.n	8003672 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003666:	2b00      	cmp	r3, #0
 8003668:	d003      	beq.n	8003672 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003678:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003686:	2b40      	cmp	r3, #64	; 0x40
 8003688:	d005      	beq.n	8003696 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800368a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800368e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003692:	2b00      	cmp	r3, #0
 8003694:	d04f      	beq.n	8003736 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003696:	6878      	ldr	r0, [r7, #4]
 8003698:	f000 fcf9 	bl	800408e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036a6:	2b40      	cmp	r3, #64	; 0x40
 80036a8:	d141      	bne.n	800372e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	3308      	adds	r3, #8
 80036b0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80036b8:	e853 3f00 	ldrex	r3, [r3]
 80036bc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80036c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80036c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80036c8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	3308      	adds	r3, #8
 80036d2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80036d6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80036da:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036de:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80036e2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80036e6:	e841 2300 	strex	r3, r2, [r1]
 80036ea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80036ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d1d9      	bne.n	80036aa <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d013      	beq.n	8003726 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003702:	4a13      	ldr	r2, [pc, #76]	; (8003750 <HAL_UART_IRQHandler+0x29c>)
 8003704:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800370a:	4618      	mov	r0, r3
 800370c:	f7fd fa42 	bl	8000b94 <HAL_DMA_Abort_IT>
 8003710:	4603      	mov	r3, r0
 8003712:	2b00      	cmp	r3, #0
 8003714:	d017      	beq.n	8003746 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800371a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800371c:	687a      	ldr	r2, [r7, #4]
 800371e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003720:	4610      	mov	r0, r2
 8003722:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003724:	e00f      	b.n	8003746 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	f000 f9b4 	bl	8003a94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800372c:	e00b      	b.n	8003746 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f000 f9b0 	bl	8003a94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003734:	e007      	b.n	8003746 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	f000 f9ac 	bl	8003a94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2200      	movs	r2, #0
 8003740:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8003744:	e192      	b.n	8003a6c <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003746:	bf00      	nop
    return;
 8003748:	e190      	b.n	8003a6c <HAL_UART_IRQHandler+0x5b8>
 800374a:	bf00      	nop
 800374c:	04000120 	.word	0x04000120
 8003750:	08004157 	.word	0x08004157

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003758:	2b01      	cmp	r3, #1
 800375a:	f040 814b 	bne.w	80039f4 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800375e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003762:	f003 0310 	and.w	r3, r3, #16
 8003766:	2b00      	cmp	r3, #0
 8003768:	f000 8144 	beq.w	80039f4 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800376c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003770:	f003 0310 	and.w	r3, r3, #16
 8003774:	2b00      	cmp	r3, #0
 8003776:	f000 813d 	beq.w	80039f4 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	2210      	movs	r2, #16
 8003780:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	689b      	ldr	r3, [r3, #8]
 8003788:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800378c:	2b40      	cmp	r3, #64	; 0x40
 800378e:	f040 80b5 	bne.w	80038fc <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800379e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	f000 8164 	beq.w	8003a70 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80037ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80037b2:	429a      	cmp	r2, r3
 80037b4:	f080 815c 	bcs.w	8003a70 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80037be:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037c6:	699b      	ldr	r3, [r3, #24]
 80037c8:	2b20      	cmp	r3, #32
 80037ca:	f000 8086 	beq.w	80038da <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80037da:	e853 3f00 	ldrex	r3, [r3]
 80037de:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80037e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80037e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80037ea:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	461a      	mov	r2, r3
 80037f4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80037f8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80037fc:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003800:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003804:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003808:	e841 2300 	strex	r3, r2, [r1]
 800380c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003810:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003814:	2b00      	cmp	r3, #0
 8003816:	d1da      	bne.n	80037ce <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	3308      	adds	r3, #8
 800381e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003820:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003822:	e853 3f00 	ldrex	r3, [r3]
 8003826:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003828:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800382a:	f023 0301 	bic.w	r3, r3, #1
 800382e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	3308      	adds	r3, #8
 8003838:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800383c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003840:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003842:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003844:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003848:	e841 2300 	strex	r3, r2, [r1]
 800384c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800384e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003850:	2b00      	cmp	r3, #0
 8003852:	d1e1      	bne.n	8003818 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	3308      	adds	r3, #8
 800385a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800385c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800385e:	e853 3f00 	ldrex	r3, [r3]
 8003862:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003864:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003866:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800386a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	3308      	adds	r3, #8
 8003874:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003878:	66fa      	str	r2, [r7, #108]	; 0x6c
 800387a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800387c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800387e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003880:	e841 2300 	strex	r3, r2, [r1]
 8003884:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003886:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003888:	2b00      	cmp	r3, #0
 800388a:	d1e3      	bne.n	8003854 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2220      	movs	r2, #32
 8003890:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2200      	movs	r2, #0
 8003898:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80038a2:	e853 3f00 	ldrex	r3, [r3]
 80038a6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80038a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038aa:	f023 0310 	bic.w	r3, r3, #16
 80038ae:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	461a      	mov	r2, r3
 80038b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80038bc:	65bb      	str	r3, [r7, #88]	; 0x58
 80038be:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038c0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80038c2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80038c4:	e841 2300 	strex	r3, r2, [r1]
 80038c8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80038ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d1e4      	bne.n	800389a <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038d4:	4618      	mov	r0, r3
 80038d6:	f7fd f924 	bl	8000b22 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2202      	movs	r2, #2
 80038de:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80038ec:	b29b      	uxth	r3, r3
 80038ee:	1ad3      	subs	r3, r2, r3
 80038f0:	b29b      	uxth	r3, r3
 80038f2:	4619      	mov	r1, r3
 80038f4:	6878      	ldr	r0, [r7, #4]
 80038f6:	f000 f8d7 	bl	8003aa8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80038fa:	e0b9      	b.n	8003a70 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003908:	b29b      	uxth	r3, r3
 800390a:	1ad3      	subs	r3, r2, r3
 800390c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003916:	b29b      	uxth	r3, r3
 8003918:	2b00      	cmp	r3, #0
 800391a:	f000 80ab 	beq.w	8003a74 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 800391e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003922:	2b00      	cmp	r3, #0
 8003924:	f000 80a6 	beq.w	8003a74 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800392e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003930:	e853 3f00 	ldrex	r3, [r3]
 8003934:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003936:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003938:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800393c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	461a      	mov	r2, r3
 8003946:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800394a:	647b      	str	r3, [r7, #68]	; 0x44
 800394c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800394e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003950:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003952:	e841 2300 	strex	r3, r2, [r1]
 8003956:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003958:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800395a:	2b00      	cmp	r3, #0
 800395c:	d1e4      	bne.n	8003928 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	3308      	adds	r3, #8
 8003964:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003968:	e853 3f00 	ldrex	r3, [r3]
 800396c:	623b      	str	r3, [r7, #32]
   return(result);
 800396e:	6a3b      	ldr	r3, [r7, #32]
 8003970:	f023 0301 	bic.w	r3, r3, #1
 8003974:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	3308      	adds	r3, #8
 800397e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003982:	633a      	str	r2, [r7, #48]	; 0x30
 8003984:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003986:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003988:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800398a:	e841 2300 	strex	r3, r2, [r1]
 800398e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003992:	2b00      	cmp	r3, #0
 8003994:	d1e3      	bne.n	800395e <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2220      	movs	r2, #32
 800399a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2200      	movs	r2, #0
 80039a2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2200      	movs	r2, #0
 80039a8:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	e853 3f00 	ldrex	r3, [r3]
 80039b6:	60fb      	str	r3, [r7, #12]
   return(result);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	f023 0310 	bic.w	r3, r3, #16
 80039be:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	461a      	mov	r2, r3
 80039c8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80039cc:	61fb      	str	r3, [r7, #28]
 80039ce:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039d0:	69b9      	ldr	r1, [r7, #24]
 80039d2:	69fa      	ldr	r2, [r7, #28]
 80039d4:	e841 2300 	strex	r3, r2, [r1]
 80039d8:	617b      	str	r3, [r7, #20]
   return(result);
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d1e4      	bne.n	80039aa <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2202      	movs	r2, #2
 80039e4:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80039e6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80039ea:	4619      	mov	r1, r3
 80039ec:	6878      	ldr	r0, [r7, #4]
 80039ee:	f000 f85b 	bl	8003aa8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80039f2:	e03f      	b.n	8003a74 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80039f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039f8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d00e      	beq.n	8003a1e <HAL_UART_IRQHandler+0x56a>
 8003a00:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003a04:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d008      	beq.n	8003a1e <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003a14:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f000 fbdd 	bl	80041d6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003a1c:	e02d      	b.n	8003a7a <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003a1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d00e      	beq.n	8003a48 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003a2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d008      	beq.n	8003a48 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d01c      	beq.n	8003a78 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a42:	6878      	ldr	r0, [r7, #4]
 8003a44:	4798      	blx	r3
    }
    return;
 8003a46:	e017      	b.n	8003a78 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003a48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d012      	beq.n	8003a7a <HAL_UART_IRQHandler+0x5c6>
 8003a54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d00c      	beq.n	8003a7a <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8003a60:	6878      	ldr	r0, [r7, #4]
 8003a62:	f000 fb8e 	bl	8004182 <UART_EndTransmit_IT>
    return;
 8003a66:	e008      	b.n	8003a7a <HAL_UART_IRQHandler+0x5c6>
      return;
 8003a68:	bf00      	nop
 8003a6a:	e006      	b.n	8003a7a <HAL_UART_IRQHandler+0x5c6>
    return;
 8003a6c:	bf00      	nop
 8003a6e:	e004      	b.n	8003a7a <HAL_UART_IRQHandler+0x5c6>
      return;
 8003a70:	bf00      	nop
 8003a72:	e002      	b.n	8003a7a <HAL_UART_IRQHandler+0x5c6>
      return;
 8003a74:	bf00      	nop
 8003a76:	e000      	b.n	8003a7a <HAL_UART_IRQHandler+0x5c6>
    return;
 8003a78:	bf00      	nop
  }

}
 8003a7a:	37e8      	adds	r7, #232	; 0xe8
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}

08003a80 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003a88:	bf00      	nop
 8003a8a:	370c      	adds	r7, #12
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr

08003a94 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b083      	sub	sp, #12
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003a9c:	bf00      	nop
 8003a9e:	370c      	adds	r7, #12
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa6:	4770      	bx	lr

08003aa8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b083      	sub	sp, #12
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
 8003ab0:	460b      	mov	r3, r1
 8003ab2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003ab4:	bf00      	nop
 8003ab6:	370c      	adds	r7, #12
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abe:	4770      	bx	lr

08003ac0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b088      	sub	sp, #32
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	689a      	ldr	r2, [r3, #8]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	691b      	ldr	r3, [r3, #16]
 8003ad4:	431a      	orrs	r2, r3
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	695b      	ldr	r3, [r3, #20]
 8003ada:	431a      	orrs	r2, r3
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	69db      	ldr	r3, [r3, #28]
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	4b8a      	ldr	r3, [pc, #552]	; (8003d14 <UART_SetConfig+0x254>)
 8003aec:	4013      	ands	r3, r2
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	6812      	ldr	r2, [r2, #0]
 8003af2:	6979      	ldr	r1, [r7, #20]
 8003af4:	430b      	orrs	r3, r1
 8003af6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	68da      	ldr	r2, [r3, #12]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	430a      	orrs	r2, r1
 8003b0c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	699b      	ldr	r3, [r3, #24]
 8003b12:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6a1b      	ldr	r3, [r3, #32]
 8003b18:	697a      	ldr	r2, [r7, #20]
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	689b      	ldr	r3, [r3, #8]
 8003b24:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	697a      	ldr	r2, [r7, #20]
 8003b2e:	430a      	orrs	r2, r1
 8003b30:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4a78      	ldr	r2, [pc, #480]	; (8003d18 <UART_SetConfig+0x258>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d120      	bne.n	8003b7e <UART_SetConfig+0xbe>
 8003b3c:	4b77      	ldr	r3, [pc, #476]	; (8003d1c <UART_SetConfig+0x25c>)
 8003b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b40:	f003 0303 	and.w	r3, r3, #3
 8003b44:	2b03      	cmp	r3, #3
 8003b46:	d817      	bhi.n	8003b78 <UART_SetConfig+0xb8>
 8003b48:	a201      	add	r2, pc, #4	; (adr r2, 8003b50 <UART_SetConfig+0x90>)
 8003b4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b4e:	bf00      	nop
 8003b50:	08003b61 	.word	0x08003b61
 8003b54:	08003b6d 	.word	0x08003b6d
 8003b58:	08003b73 	.word	0x08003b73
 8003b5c:	08003b67 	.word	0x08003b67
 8003b60:	2300      	movs	r3, #0
 8003b62:	77fb      	strb	r3, [r7, #31]
 8003b64:	e01d      	b.n	8003ba2 <UART_SetConfig+0xe2>
 8003b66:	2302      	movs	r3, #2
 8003b68:	77fb      	strb	r3, [r7, #31]
 8003b6a:	e01a      	b.n	8003ba2 <UART_SetConfig+0xe2>
 8003b6c:	2304      	movs	r3, #4
 8003b6e:	77fb      	strb	r3, [r7, #31]
 8003b70:	e017      	b.n	8003ba2 <UART_SetConfig+0xe2>
 8003b72:	2308      	movs	r3, #8
 8003b74:	77fb      	strb	r3, [r7, #31]
 8003b76:	e014      	b.n	8003ba2 <UART_SetConfig+0xe2>
 8003b78:	2310      	movs	r3, #16
 8003b7a:	77fb      	strb	r3, [r7, #31]
 8003b7c:	e011      	b.n	8003ba2 <UART_SetConfig+0xe2>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a67      	ldr	r2, [pc, #412]	; (8003d20 <UART_SetConfig+0x260>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d102      	bne.n	8003b8e <UART_SetConfig+0xce>
 8003b88:	2300      	movs	r3, #0
 8003b8a:	77fb      	strb	r3, [r7, #31]
 8003b8c:	e009      	b.n	8003ba2 <UART_SetConfig+0xe2>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a64      	ldr	r2, [pc, #400]	; (8003d24 <UART_SetConfig+0x264>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d102      	bne.n	8003b9e <UART_SetConfig+0xde>
 8003b98:	2300      	movs	r3, #0
 8003b9a:	77fb      	strb	r3, [r7, #31]
 8003b9c:	e001      	b.n	8003ba2 <UART_SetConfig+0xe2>
 8003b9e:	2310      	movs	r3, #16
 8003ba0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	69db      	ldr	r3, [r3, #28]
 8003ba6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003baa:	d15a      	bne.n	8003c62 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8003bac:	7ffb      	ldrb	r3, [r7, #31]
 8003bae:	2b08      	cmp	r3, #8
 8003bb0:	d827      	bhi.n	8003c02 <UART_SetConfig+0x142>
 8003bb2:	a201      	add	r2, pc, #4	; (adr r2, 8003bb8 <UART_SetConfig+0xf8>)
 8003bb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bb8:	08003bdd 	.word	0x08003bdd
 8003bbc:	08003be5 	.word	0x08003be5
 8003bc0:	08003bed 	.word	0x08003bed
 8003bc4:	08003c03 	.word	0x08003c03
 8003bc8:	08003bf3 	.word	0x08003bf3
 8003bcc:	08003c03 	.word	0x08003c03
 8003bd0:	08003c03 	.word	0x08003c03
 8003bd4:	08003c03 	.word	0x08003c03
 8003bd8:	08003bfb 	.word	0x08003bfb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003bdc:	f7fe fbba 	bl	8002354 <HAL_RCC_GetPCLK1Freq>
 8003be0:	61b8      	str	r0, [r7, #24]
        break;
 8003be2:	e013      	b.n	8003c0c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003be4:	f7fe fbd8 	bl	8002398 <HAL_RCC_GetPCLK2Freq>
 8003be8:	61b8      	str	r0, [r7, #24]
        break;
 8003bea:	e00f      	b.n	8003c0c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003bec:	4b4e      	ldr	r3, [pc, #312]	; (8003d28 <UART_SetConfig+0x268>)
 8003bee:	61bb      	str	r3, [r7, #24]
        break;
 8003bf0:	e00c      	b.n	8003c0c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003bf2:	f7fe fb39 	bl	8002268 <HAL_RCC_GetSysClockFreq>
 8003bf6:	61b8      	str	r0, [r7, #24]
        break;
 8003bf8:	e008      	b.n	8003c0c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003bfa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003bfe:	61bb      	str	r3, [r7, #24]
        break;
 8003c00:	e004      	b.n	8003c0c <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8003c02:	2300      	movs	r3, #0
 8003c04:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	77bb      	strb	r3, [r7, #30]
        break;
 8003c0a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003c0c:	69bb      	ldr	r3, [r7, #24]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d074      	beq.n	8003cfc <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003c12:	69bb      	ldr	r3, [r7, #24]
 8003c14:	005a      	lsls	r2, r3, #1
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	085b      	lsrs	r3, r3, #1
 8003c1c:	441a      	add	r2, r3
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c26:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	2b0f      	cmp	r3, #15
 8003c2c:	d916      	bls.n	8003c5c <UART_SetConfig+0x19c>
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c34:	d212      	bcs.n	8003c5c <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	b29b      	uxth	r3, r3
 8003c3a:	f023 030f 	bic.w	r3, r3, #15
 8003c3e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003c40:	693b      	ldr	r3, [r7, #16]
 8003c42:	085b      	lsrs	r3, r3, #1
 8003c44:	b29b      	uxth	r3, r3
 8003c46:	f003 0307 	and.w	r3, r3, #7
 8003c4a:	b29a      	uxth	r2, r3
 8003c4c:	89fb      	ldrh	r3, [r7, #14]
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	89fa      	ldrh	r2, [r7, #14]
 8003c58:	60da      	str	r2, [r3, #12]
 8003c5a:	e04f      	b.n	8003cfc <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	77bb      	strb	r3, [r7, #30]
 8003c60:	e04c      	b.n	8003cfc <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003c62:	7ffb      	ldrb	r3, [r7, #31]
 8003c64:	2b08      	cmp	r3, #8
 8003c66:	d828      	bhi.n	8003cba <UART_SetConfig+0x1fa>
 8003c68:	a201      	add	r2, pc, #4	; (adr r2, 8003c70 <UART_SetConfig+0x1b0>)
 8003c6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c6e:	bf00      	nop
 8003c70:	08003c95 	.word	0x08003c95
 8003c74:	08003c9d 	.word	0x08003c9d
 8003c78:	08003ca5 	.word	0x08003ca5
 8003c7c:	08003cbb 	.word	0x08003cbb
 8003c80:	08003cab 	.word	0x08003cab
 8003c84:	08003cbb 	.word	0x08003cbb
 8003c88:	08003cbb 	.word	0x08003cbb
 8003c8c:	08003cbb 	.word	0x08003cbb
 8003c90:	08003cb3 	.word	0x08003cb3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c94:	f7fe fb5e 	bl	8002354 <HAL_RCC_GetPCLK1Freq>
 8003c98:	61b8      	str	r0, [r7, #24]
        break;
 8003c9a:	e013      	b.n	8003cc4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003c9c:	f7fe fb7c 	bl	8002398 <HAL_RCC_GetPCLK2Freq>
 8003ca0:	61b8      	str	r0, [r7, #24]
        break;
 8003ca2:	e00f      	b.n	8003cc4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ca4:	4b20      	ldr	r3, [pc, #128]	; (8003d28 <UART_SetConfig+0x268>)
 8003ca6:	61bb      	str	r3, [r7, #24]
        break;
 8003ca8:	e00c      	b.n	8003cc4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003caa:	f7fe fadd 	bl	8002268 <HAL_RCC_GetSysClockFreq>
 8003cae:	61b8      	str	r0, [r7, #24]
        break;
 8003cb0:	e008      	b.n	8003cc4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003cb2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003cb6:	61bb      	str	r3, [r7, #24]
        break;
 8003cb8:	e004      	b.n	8003cc4 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	77bb      	strb	r3, [r7, #30]
        break;
 8003cc2:	bf00      	nop
    }

    if (pclk != 0U)
 8003cc4:	69bb      	ldr	r3, [r7, #24]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d018      	beq.n	8003cfc <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	085a      	lsrs	r2, r3, #1
 8003cd0:	69bb      	ldr	r3, [r7, #24]
 8003cd2:	441a      	add	r2, r3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cdc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	2b0f      	cmp	r3, #15
 8003ce2:	d909      	bls.n	8003cf8 <UART_SetConfig+0x238>
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cea:	d205      	bcs.n	8003cf8 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	b29a      	uxth	r2, r3
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	60da      	str	r2, [r3, #12]
 8003cf6:	e001      	b.n	8003cfc <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2200      	movs	r2, #0
 8003d00:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2200      	movs	r2, #0
 8003d06:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003d08:	7fbb      	ldrb	r3, [r7, #30]
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3720      	adds	r7, #32
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	bf00      	nop
 8003d14:	efff69f3 	.word	0xefff69f3
 8003d18:	40013800 	.word	0x40013800
 8003d1c:	40021000 	.word	0x40021000
 8003d20:	40004400 	.word	0x40004400
 8003d24:	40004800 	.word	0x40004800
 8003d28:	007a1200 	.word	0x007a1200

08003d2c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b083      	sub	sp, #12
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d38:	f003 0301 	and.w	r3, r3, #1
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d00a      	beq.n	8003d56 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	430a      	orrs	r2, r1
 8003d54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d5a:	f003 0302 	and.w	r3, r3, #2
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d00a      	beq.n	8003d78 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	430a      	orrs	r2, r1
 8003d76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d7c:	f003 0304 	and.w	r3, r3, #4
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d00a      	beq.n	8003d9a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	430a      	orrs	r2, r1
 8003d98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d9e:	f003 0308 	and.w	r3, r3, #8
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d00a      	beq.n	8003dbc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	430a      	orrs	r2, r1
 8003dba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc0:	f003 0310 	and.w	r3, r3, #16
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d00a      	beq.n	8003dde <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	430a      	orrs	r2, r1
 8003ddc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de2:	f003 0320 	and.w	r3, r3, #32
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d00a      	beq.n	8003e00 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	430a      	orrs	r2, r1
 8003dfe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d01a      	beq.n	8003e42 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	430a      	orrs	r2, r1
 8003e20:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e26:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e2a:	d10a      	bne.n	8003e42 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	430a      	orrs	r2, r1
 8003e40:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d00a      	beq.n	8003e64 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	430a      	orrs	r2, r1
 8003e62:	605a      	str	r2, [r3, #4]
  }
}
 8003e64:	bf00      	nop
 8003e66:	370c      	adds	r7, #12
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6e:	4770      	bx	lr

08003e70 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b098      	sub	sp, #96	; 0x60
 8003e74:	af02      	add	r7, sp, #8
 8003e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003e80:	f7fc fd32 	bl	80008e8 <HAL_GetTick>
 8003e84:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 0308 	and.w	r3, r3, #8
 8003e90:	2b08      	cmp	r3, #8
 8003e92:	d12e      	bne.n	8003ef2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e94:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003e98:	9300      	str	r3, [sp, #0]
 8003e9a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003ea2:	6878      	ldr	r0, [r7, #4]
 8003ea4:	f000 f88c 	bl	8003fc0 <UART_WaitOnFlagUntilTimeout>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d021      	beq.n	8003ef2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003eb6:	e853 3f00 	ldrex	r3, [r3]
 8003eba:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003ebc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ebe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ec2:	653b      	str	r3, [r7, #80]	; 0x50
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	461a      	mov	r2, r3
 8003eca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ecc:	647b      	str	r3, [r7, #68]	; 0x44
 8003ece:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ed0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003ed2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003ed4:	e841 2300 	strex	r3, r2, [r1]
 8003ed8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003eda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d1e6      	bne.n	8003eae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2220      	movs	r2, #32
 8003ee4:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003eee:	2303      	movs	r3, #3
 8003ef0:	e062      	b.n	8003fb8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f003 0304 	and.w	r3, r3, #4
 8003efc:	2b04      	cmp	r3, #4
 8003efe:	d149      	bne.n	8003f94 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f00:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003f04:	9300      	str	r3, [sp, #0]
 8003f06:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f08:	2200      	movs	r2, #0
 8003f0a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	f000 f856 	bl	8003fc0 <UART_WaitOnFlagUntilTimeout>
 8003f14:	4603      	mov	r3, r0
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d03c      	beq.n	8003f94 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f22:	e853 3f00 	ldrex	r3, [r3]
 8003f26:	623b      	str	r3, [r7, #32]
   return(result);
 8003f28:	6a3b      	ldr	r3, [r7, #32]
 8003f2a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003f2e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	461a      	mov	r2, r3
 8003f36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f38:	633b      	str	r3, [r7, #48]	; 0x30
 8003f3a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f3c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003f3e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f40:	e841 2300 	strex	r3, r2, [r1]
 8003f44:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003f46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d1e6      	bne.n	8003f1a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	3308      	adds	r3, #8
 8003f52:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	e853 3f00 	ldrex	r3, [r3]
 8003f5a:	60fb      	str	r3, [r7, #12]
   return(result);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	f023 0301 	bic.w	r3, r3, #1
 8003f62:	64bb      	str	r3, [r7, #72]	; 0x48
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	3308      	adds	r3, #8
 8003f6a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f6c:	61fa      	str	r2, [r7, #28]
 8003f6e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f70:	69b9      	ldr	r1, [r7, #24]
 8003f72:	69fa      	ldr	r2, [r7, #28]
 8003f74:	e841 2300 	strex	r3, r2, [r1]
 8003f78:	617b      	str	r3, [r7, #20]
   return(result);
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d1e5      	bne.n	8003f4c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2220      	movs	r2, #32
 8003f84:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f90:	2303      	movs	r3, #3
 8003f92:	e011      	b.n	8003fb8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2220      	movs	r2, #32
 8003f98:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2220      	movs	r2, #32
 8003f9e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2200      	movs	r2, #0
 8003fac:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8003fb6:	2300      	movs	r3, #0
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	3758      	adds	r7, #88	; 0x58
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}

08003fc0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b084      	sub	sp, #16
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	60f8      	str	r0, [r7, #12]
 8003fc8:	60b9      	str	r1, [r7, #8]
 8003fca:	603b      	str	r3, [r7, #0]
 8003fcc:	4613      	mov	r3, r2
 8003fce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fd0:	e049      	b.n	8004066 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fd2:	69bb      	ldr	r3, [r7, #24]
 8003fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fd8:	d045      	beq.n	8004066 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fda:	f7fc fc85 	bl	80008e8 <HAL_GetTick>
 8003fde:	4602      	mov	r2, r0
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	1ad3      	subs	r3, r2, r3
 8003fe4:	69ba      	ldr	r2, [r7, #24]
 8003fe6:	429a      	cmp	r2, r3
 8003fe8:	d302      	bcc.n	8003ff0 <UART_WaitOnFlagUntilTimeout+0x30>
 8003fea:	69bb      	ldr	r3, [r7, #24]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d101      	bne.n	8003ff4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003ff0:	2303      	movs	r3, #3
 8003ff2:	e048      	b.n	8004086 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 0304 	and.w	r3, r3, #4
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d031      	beq.n	8004066 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	69db      	ldr	r3, [r3, #28]
 8004008:	f003 0308 	and.w	r3, r3, #8
 800400c:	2b08      	cmp	r3, #8
 800400e:	d110      	bne.n	8004032 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	2208      	movs	r2, #8
 8004016:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004018:	68f8      	ldr	r0, [r7, #12]
 800401a:	f000 f838 	bl	800408e <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2208      	movs	r2, #8
 8004022:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2200      	movs	r2, #0
 800402a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e029      	b.n	8004086 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	69db      	ldr	r3, [r3, #28]
 8004038:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800403c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004040:	d111      	bne.n	8004066 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800404a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800404c:	68f8      	ldr	r0, [r7, #12]
 800404e:	f000 f81e 	bl	800408e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2220      	movs	r2, #32
 8004056:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2200      	movs	r2, #0
 800405e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004062:	2303      	movs	r3, #3
 8004064:	e00f      	b.n	8004086 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	69da      	ldr	r2, [r3, #28]
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	4013      	ands	r3, r2
 8004070:	68ba      	ldr	r2, [r7, #8]
 8004072:	429a      	cmp	r2, r3
 8004074:	bf0c      	ite	eq
 8004076:	2301      	moveq	r3, #1
 8004078:	2300      	movne	r3, #0
 800407a:	b2db      	uxtb	r3, r3
 800407c:	461a      	mov	r2, r3
 800407e:	79fb      	ldrb	r3, [r7, #7]
 8004080:	429a      	cmp	r2, r3
 8004082:	d0a6      	beq.n	8003fd2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004084:	2300      	movs	r3, #0
}
 8004086:	4618      	mov	r0, r3
 8004088:	3710      	adds	r7, #16
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}

0800408e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800408e:	b480      	push	{r7}
 8004090:	b095      	sub	sp, #84	; 0x54
 8004092:	af00      	add	r7, sp, #0
 8004094:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800409c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800409e:	e853 3f00 	ldrex	r3, [r3]
 80040a2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80040a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040a6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80040aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	461a      	mov	r2, r3
 80040b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040b4:	643b      	str	r3, [r7, #64]	; 0x40
 80040b6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040b8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80040ba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80040bc:	e841 2300 	strex	r3, r2, [r1]
 80040c0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80040c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d1e6      	bne.n	8004096 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	3308      	adds	r3, #8
 80040ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040d0:	6a3b      	ldr	r3, [r7, #32]
 80040d2:	e853 3f00 	ldrex	r3, [r3]
 80040d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80040d8:	69fb      	ldr	r3, [r7, #28]
 80040da:	f023 0301 	bic.w	r3, r3, #1
 80040de:	64bb      	str	r3, [r7, #72]	; 0x48
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	3308      	adds	r3, #8
 80040e6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80040e8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80040ea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80040ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80040f0:	e841 2300 	strex	r3, r2, [r1]
 80040f4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80040f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d1e5      	bne.n	80040c8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004100:	2b01      	cmp	r3, #1
 8004102:	d118      	bne.n	8004136 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	e853 3f00 	ldrex	r3, [r3]
 8004110:	60bb      	str	r3, [r7, #8]
   return(result);
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	f023 0310 	bic.w	r3, r3, #16
 8004118:	647b      	str	r3, [r7, #68]	; 0x44
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	461a      	mov	r2, r3
 8004120:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004122:	61bb      	str	r3, [r7, #24]
 8004124:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004126:	6979      	ldr	r1, [r7, #20]
 8004128:	69ba      	ldr	r2, [r7, #24]
 800412a:	e841 2300 	strex	r3, r2, [r1]
 800412e:	613b      	str	r3, [r7, #16]
   return(result);
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d1e6      	bne.n	8004104 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2220      	movs	r2, #32
 800413a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2200      	movs	r2, #0
 8004142:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2200      	movs	r2, #0
 8004148:	669a      	str	r2, [r3, #104]	; 0x68
}
 800414a:	bf00      	nop
 800414c:	3754      	adds	r7, #84	; 0x54
 800414e:	46bd      	mov	sp, r7
 8004150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004154:	4770      	bx	lr

08004156 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004156:	b580      	push	{r7, lr}
 8004158:	b084      	sub	sp, #16
 800415a:	af00      	add	r7, sp, #0
 800415c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004162:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2200      	movs	r2, #0
 8004168:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2200      	movs	r2, #0
 8004170:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004174:	68f8      	ldr	r0, [r7, #12]
 8004176:	f7ff fc8d 	bl	8003a94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800417a:	bf00      	nop
 800417c:	3710      	adds	r7, #16
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}

08004182 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004182:	b580      	push	{r7, lr}
 8004184:	b088      	sub	sp, #32
 8004186:	af00      	add	r7, sp, #0
 8004188:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	e853 3f00 	ldrex	r3, [r3]
 8004196:	60bb      	str	r3, [r7, #8]
   return(result);
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800419e:	61fb      	str	r3, [r7, #28]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	461a      	mov	r2, r3
 80041a6:	69fb      	ldr	r3, [r7, #28]
 80041a8:	61bb      	str	r3, [r7, #24]
 80041aa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041ac:	6979      	ldr	r1, [r7, #20]
 80041ae:	69ba      	ldr	r2, [r7, #24]
 80041b0:	e841 2300 	strex	r3, r2, [r1]
 80041b4:	613b      	str	r3, [r7, #16]
   return(result);
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d1e6      	bne.n	800418a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2220      	movs	r2, #32
 80041c0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2200      	movs	r2, #0
 80041c6:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80041c8:	6878      	ldr	r0, [r7, #4]
 80041ca:	f7ff fc59 	bl	8003a80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80041ce:	bf00      	nop
 80041d0:	3720      	adds	r7, #32
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}

080041d6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80041d6:	b480      	push	{r7}
 80041d8:	b083      	sub	sp, #12
 80041da:	af00      	add	r7, sp, #0
 80041dc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80041de:	bf00      	nop
 80041e0:	370c      	adds	r7, #12
 80041e2:	46bd      	mov	sp, r7
 80041e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e8:	4770      	bx	lr
	...

080041ec <siprintf>:
 80041ec:	b40e      	push	{r1, r2, r3}
 80041ee:	b500      	push	{lr}
 80041f0:	b09c      	sub	sp, #112	; 0x70
 80041f2:	ab1d      	add	r3, sp, #116	; 0x74
 80041f4:	9002      	str	r0, [sp, #8]
 80041f6:	9006      	str	r0, [sp, #24]
 80041f8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80041fc:	4809      	ldr	r0, [pc, #36]	; (8004224 <siprintf+0x38>)
 80041fe:	9107      	str	r1, [sp, #28]
 8004200:	9104      	str	r1, [sp, #16]
 8004202:	4909      	ldr	r1, [pc, #36]	; (8004228 <siprintf+0x3c>)
 8004204:	f853 2b04 	ldr.w	r2, [r3], #4
 8004208:	9105      	str	r1, [sp, #20]
 800420a:	6800      	ldr	r0, [r0, #0]
 800420c:	9301      	str	r3, [sp, #4]
 800420e:	a902      	add	r1, sp, #8
 8004210:	f000 f992 	bl	8004538 <_svfiprintf_r>
 8004214:	9b02      	ldr	r3, [sp, #8]
 8004216:	2200      	movs	r2, #0
 8004218:	701a      	strb	r2, [r3, #0]
 800421a:	b01c      	add	sp, #112	; 0x70
 800421c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004220:	b003      	add	sp, #12
 8004222:	4770      	bx	lr
 8004224:	20000058 	.word	0x20000058
 8004228:	ffff0208 	.word	0xffff0208

0800422c <memset>:
 800422c:	4402      	add	r2, r0
 800422e:	4603      	mov	r3, r0
 8004230:	4293      	cmp	r3, r2
 8004232:	d100      	bne.n	8004236 <memset+0xa>
 8004234:	4770      	bx	lr
 8004236:	f803 1b01 	strb.w	r1, [r3], #1
 800423a:	e7f9      	b.n	8004230 <memset+0x4>

0800423c <__errno>:
 800423c:	4b01      	ldr	r3, [pc, #4]	; (8004244 <__errno+0x8>)
 800423e:	6818      	ldr	r0, [r3, #0]
 8004240:	4770      	bx	lr
 8004242:	bf00      	nop
 8004244:	20000058 	.word	0x20000058

08004248 <__libc_init_array>:
 8004248:	b570      	push	{r4, r5, r6, lr}
 800424a:	4d0d      	ldr	r5, [pc, #52]	; (8004280 <__libc_init_array+0x38>)
 800424c:	4c0d      	ldr	r4, [pc, #52]	; (8004284 <__libc_init_array+0x3c>)
 800424e:	1b64      	subs	r4, r4, r5
 8004250:	10a4      	asrs	r4, r4, #2
 8004252:	2600      	movs	r6, #0
 8004254:	42a6      	cmp	r6, r4
 8004256:	d109      	bne.n	800426c <__libc_init_array+0x24>
 8004258:	4d0b      	ldr	r5, [pc, #44]	; (8004288 <__libc_init_array+0x40>)
 800425a:	4c0c      	ldr	r4, [pc, #48]	; (800428c <__libc_init_array+0x44>)
 800425c:	f000 fc6a 	bl	8004b34 <_init>
 8004260:	1b64      	subs	r4, r4, r5
 8004262:	10a4      	asrs	r4, r4, #2
 8004264:	2600      	movs	r6, #0
 8004266:	42a6      	cmp	r6, r4
 8004268:	d105      	bne.n	8004276 <__libc_init_array+0x2e>
 800426a:	bd70      	pop	{r4, r5, r6, pc}
 800426c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004270:	4798      	blx	r3
 8004272:	3601      	adds	r6, #1
 8004274:	e7ee      	b.n	8004254 <__libc_init_array+0xc>
 8004276:	f855 3b04 	ldr.w	r3, [r5], #4
 800427a:	4798      	blx	r3
 800427c:	3601      	adds	r6, #1
 800427e:	e7f2      	b.n	8004266 <__libc_init_array+0x1e>
 8004280:	08004bbc 	.word	0x08004bbc
 8004284:	08004bbc 	.word	0x08004bbc
 8004288:	08004bbc 	.word	0x08004bbc
 800428c:	08004bc0 	.word	0x08004bc0

08004290 <__retarget_lock_acquire_recursive>:
 8004290:	4770      	bx	lr

08004292 <__retarget_lock_release_recursive>:
 8004292:	4770      	bx	lr

08004294 <_free_r>:
 8004294:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004296:	2900      	cmp	r1, #0
 8004298:	d044      	beq.n	8004324 <_free_r+0x90>
 800429a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800429e:	9001      	str	r0, [sp, #4]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	f1a1 0404 	sub.w	r4, r1, #4
 80042a6:	bfb8      	it	lt
 80042a8:	18e4      	addlt	r4, r4, r3
 80042aa:	f000 f8df 	bl	800446c <__malloc_lock>
 80042ae:	4a1e      	ldr	r2, [pc, #120]	; (8004328 <_free_r+0x94>)
 80042b0:	9801      	ldr	r0, [sp, #4]
 80042b2:	6813      	ldr	r3, [r2, #0]
 80042b4:	b933      	cbnz	r3, 80042c4 <_free_r+0x30>
 80042b6:	6063      	str	r3, [r4, #4]
 80042b8:	6014      	str	r4, [r2, #0]
 80042ba:	b003      	add	sp, #12
 80042bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80042c0:	f000 b8da 	b.w	8004478 <__malloc_unlock>
 80042c4:	42a3      	cmp	r3, r4
 80042c6:	d908      	bls.n	80042da <_free_r+0x46>
 80042c8:	6825      	ldr	r5, [r4, #0]
 80042ca:	1961      	adds	r1, r4, r5
 80042cc:	428b      	cmp	r3, r1
 80042ce:	bf01      	itttt	eq
 80042d0:	6819      	ldreq	r1, [r3, #0]
 80042d2:	685b      	ldreq	r3, [r3, #4]
 80042d4:	1949      	addeq	r1, r1, r5
 80042d6:	6021      	streq	r1, [r4, #0]
 80042d8:	e7ed      	b.n	80042b6 <_free_r+0x22>
 80042da:	461a      	mov	r2, r3
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	b10b      	cbz	r3, 80042e4 <_free_r+0x50>
 80042e0:	42a3      	cmp	r3, r4
 80042e2:	d9fa      	bls.n	80042da <_free_r+0x46>
 80042e4:	6811      	ldr	r1, [r2, #0]
 80042e6:	1855      	adds	r5, r2, r1
 80042e8:	42a5      	cmp	r5, r4
 80042ea:	d10b      	bne.n	8004304 <_free_r+0x70>
 80042ec:	6824      	ldr	r4, [r4, #0]
 80042ee:	4421      	add	r1, r4
 80042f0:	1854      	adds	r4, r2, r1
 80042f2:	42a3      	cmp	r3, r4
 80042f4:	6011      	str	r1, [r2, #0]
 80042f6:	d1e0      	bne.n	80042ba <_free_r+0x26>
 80042f8:	681c      	ldr	r4, [r3, #0]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	6053      	str	r3, [r2, #4]
 80042fe:	440c      	add	r4, r1
 8004300:	6014      	str	r4, [r2, #0]
 8004302:	e7da      	b.n	80042ba <_free_r+0x26>
 8004304:	d902      	bls.n	800430c <_free_r+0x78>
 8004306:	230c      	movs	r3, #12
 8004308:	6003      	str	r3, [r0, #0]
 800430a:	e7d6      	b.n	80042ba <_free_r+0x26>
 800430c:	6825      	ldr	r5, [r4, #0]
 800430e:	1961      	adds	r1, r4, r5
 8004310:	428b      	cmp	r3, r1
 8004312:	bf04      	itt	eq
 8004314:	6819      	ldreq	r1, [r3, #0]
 8004316:	685b      	ldreq	r3, [r3, #4]
 8004318:	6063      	str	r3, [r4, #4]
 800431a:	bf04      	itt	eq
 800431c:	1949      	addeq	r1, r1, r5
 800431e:	6021      	streq	r1, [r4, #0]
 8004320:	6054      	str	r4, [r2, #4]
 8004322:	e7ca      	b.n	80042ba <_free_r+0x26>
 8004324:	b003      	add	sp, #12
 8004326:	bd30      	pop	{r4, r5, pc}
 8004328:	20000368 	.word	0x20000368

0800432c <sbrk_aligned>:
 800432c:	b570      	push	{r4, r5, r6, lr}
 800432e:	4e0e      	ldr	r6, [pc, #56]	; (8004368 <sbrk_aligned+0x3c>)
 8004330:	460c      	mov	r4, r1
 8004332:	6831      	ldr	r1, [r6, #0]
 8004334:	4605      	mov	r5, r0
 8004336:	b911      	cbnz	r1, 800433e <sbrk_aligned+0x12>
 8004338:	f000 fba6 	bl	8004a88 <_sbrk_r>
 800433c:	6030      	str	r0, [r6, #0]
 800433e:	4621      	mov	r1, r4
 8004340:	4628      	mov	r0, r5
 8004342:	f000 fba1 	bl	8004a88 <_sbrk_r>
 8004346:	1c43      	adds	r3, r0, #1
 8004348:	d00a      	beq.n	8004360 <sbrk_aligned+0x34>
 800434a:	1cc4      	adds	r4, r0, #3
 800434c:	f024 0403 	bic.w	r4, r4, #3
 8004350:	42a0      	cmp	r0, r4
 8004352:	d007      	beq.n	8004364 <sbrk_aligned+0x38>
 8004354:	1a21      	subs	r1, r4, r0
 8004356:	4628      	mov	r0, r5
 8004358:	f000 fb96 	bl	8004a88 <_sbrk_r>
 800435c:	3001      	adds	r0, #1
 800435e:	d101      	bne.n	8004364 <sbrk_aligned+0x38>
 8004360:	f04f 34ff 	mov.w	r4, #4294967295
 8004364:	4620      	mov	r0, r4
 8004366:	bd70      	pop	{r4, r5, r6, pc}
 8004368:	2000036c 	.word	0x2000036c

0800436c <_malloc_r>:
 800436c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004370:	1ccd      	adds	r5, r1, #3
 8004372:	f025 0503 	bic.w	r5, r5, #3
 8004376:	3508      	adds	r5, #8
 8004378:	2d0c      	cmp	r5, #12
 800437a:	bf38      	it	cc
 800437c:	250c      	movcc	r5, #12
 800437e:	2d00      	cmp	r5, #0
 8004380:	4607      	mov	r7, r0
 8004382:	db01      	blt.n	8004388 <_malloc_r+0x1c>
 8004384:	42a9      	cmp	r1, r5
 8004386:	d905      	bls.n	8004394 <_malloc_r+0x28>
 8004388:	230c      	movs	r3, #12
 800438a:	603b      	str	r3, [r7, #0]
 800438c:	2600      	movs	r6, #0
 800438e:	4630      	mov	r0, r6
 8004390:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004394:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004468 <_malloc_r+0xfc>
 8004398:	f000 f868 	bl	800446c <__malloc_lock>
 800439c:	f8d8 3000 	ldr.w	r3, [r8]
 80043a0:	461c      	mov	r4, r3
 80043a2:	bb5c      	cbnz	r4, 80043fc <_malloc_r+0x90>
 80043a4:	4629      	mov	r1, r5
 80043a6:	4638      	mov	r0, r7
 80043a8:	f7ff ffc0 	bl	800432c <sbrk_aligned>
 80043ac:	1c43      	adds	r3, r0, #1
 80043ae:	4604      	mov	r4, r0
 80043b0:	d155      	bne.n	800445e <_malloc_r+0xf2>
 80043b2:	f8d8 4000 	ldr.w	r4, [r8]
 80043b6:	4626      	mov	r6, r4
 80043b8:	2e00      	cmp	r6, #0
 80043ba:	d145      	bne.n	8004448 <_malloc_r+0xdc>
 80043bc:	2c00      	cmp	r4, #0
 80043be:	d048      	beq.n	8004452 <_malloc_r+0xe6>
 80043c0:	6823      	ldr	r3, [r4, #0]
 80043c2:	4631      	mov	r1, r6
 80043c4:	4638      	mov	r0, r7
 80043c6:	eb04 0903 	add.w	r9, r4, r3
 80043ca:	f000 fb5d 	bl	8004a88 <_sbrk_r>
 80043ce:	4581      	cmp	r9, r0
 80043d0:	d13f      	bne.n	8004452 <_malloc_r+0xe6>
 80043d2:	6821      	ldr	r1, [r4, #0]
 80043d4:	1a6d      	subs	r5, r5, r1
 80043d6:	4629      	mov	r1, r5
 80043d8:	4638      	mov	r0, r7
 80043da:	f7ff ffa7 	bl	800432c <sbrk_aligned>
 80043de:	3001      	adds	r0, #1
 80043e0:	d037      	beq.n	8004452 <_malloc_r+0xe6>
 80043e2:	6823      	ldr	r3, [r4, #0]
 80043e4:	442b      	add	r3, r5
 80043e6:	6023      	str	r3, [r4, #0]
 80043e8:	f8d8 3000 	ldr.w	r3, [r8]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d038      	beq.n	8004462 <_malloc_r+0xf6>
 80043f0:	685a      	ldr	r2, [r3, #4]
 80043f2:	42a2      	cmp	r2, r4
 80043f4:	d12b      	bne.n	800444e <_malloc_r+0xe2>
 80043f6:	2200      	movs	r2, #0
 80043f8:	605a      	str	r2, [r3, #4]
 80043fa:	e00f      	b.n	800441c <_malloc_r+0xb0>
 80043fc:	6822      	ldr	r2, [r4, #0]
 80043fe:	1b52      	subs	r2, r2, r5
 8004400:	d41f      	bmi.n	8004442 <_malloc_r+0xd6>
 8004402:	2a0b      	cmp	r2, #11
 8004404:	d917      	bls.n	8004436 <_malloc_r+0xca>
 8004406:	1961      	adds	r1, r4, r5
 8004408:	42a3      	cmp	r3, r4
 800440a:	6025      	str	r5, [r4, #0]
 800440c:	bf18      	it	ne
 800440e:	6059      	strne	r1, [r3, #4]
 8004410:	6863      	ldr	r3, [r4, #4]
 8004412:	bf08      	it	eq
 8004414:	f8c8 1000 	streq.w	r1, [r8]
 8004418:	5162      	str	r2, [r4, r5]
 800441a:	604b      	str	r3, [r1, #4]
 800441c:	4638      	mov	r0, r7
 800441e:	f104 060b 	add.w	r6, r4, #11
 8004422:	f000 f829 	bl	8004478 <__malloc_unlock>
 8004426:	f026 0607 	bic.w	r6, r6, #7
 800442a:	1d23      	adds	r3, r4, #4
 800442c:	1af2      	subs	r2, r6, r3
 800442e:	d0ae      	beq.n	800438e <_malloc_r+0x22>
 8004430:	1b9b      	subs	r3, r3, r6
 8004432:	50a3      	str	r3, [r4, r2]
 8004434:	e7ab      	b.n	800438e <_malloc_r+0x22>
 8004436:	42a3      	cmp	r3, r4
 8004438:	6862      	ldr	r2, [r4, #4]
 800443a:	d1dd      	bne.n	80043f8 <_malloc_r+0x8c>
 800443c:	f8c8 2000 	str.w	r2, [r8]
 8004440:	e7ec      	b.n	800441c <_malloc_r+0xb0>
 8004442:	4623      	mov	r3, r4
 8004444:	6864      	ldr	r4, [r4, #4]
 8004446:	e7ac      	b.n	80043a2 <_malloc_r+0x36>
 8004448:	4634      	mov	r4, r6
 800444a:	6876      	ldr	r6, [r6, #4]
 800444c:	e7b4      	b.n	80043b8 <_malloc_r+0x4c>
 800444e:	4613      	mov	r3, r2
 8004450:	e7cc      	b.n	80043ec <_malloc_r+0x80>
 8004452:	230c      	movs	r3, #12
 8004454:	603b      	str	r3, [r7, #0]
 8004456:	4638      	mov	r0, r7
 8004458:	f000 f80e 	bl	8004478 <__malloc_unlock>
 800445c:	e797      	b.n	800438e <_malloc_r+0x22>
 800445e:	6025      	str	r5, [r4, #0]
 8004460:	e7dc      	b.n	800441c <_malloc_r+0xb0>
 8004462:	605b      	str	r3, [r3, #4]
 8004464:	deff      	udf	#255	; 0xff
 8004466:	bf00      	nop
 8004468:	20000368 	.word	0x20000368

0800446c <__malloc_lock>:
 800446c:	4801      	ldr	r0, [pc, #4]	; (8004474 <__malloc_lock+0x8>)
 800446e:	f7ff bf0f 	b.w	8004290 <__retarget_lock_acquire_recursive>
 8004472:	bf00      	nop
 8004474:	20000364 	.word	0x20000364

08004478 <__malloc_unlock>:
 8004478:	4801      	ldr	r0, [pc, #4]	; (8004480 <__malloc_unlock+0x8>)
 800447a:	f7ff bf0a 	b.w	8004292 <__retarget_lock_release_recursive>
 800447e:	bf00      	nop
 8004480:	20000364 	.word	0x20000364

08004484 <__ssputs_r>:
 8004484:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004488:	688e      	ldr	r6, [r1, #8]
 800448a:	461f      	mov	r7, r3
 800448c:	42be      	cmp	r6, r7
 800448e:	680b      	ldr	r3, [r1, #0]
 8004490:	4682      	mov	sl, r0
 8004492:	460c      	mov	r4, r1
 8004494:	4690      	mov	r8, r2
 8004496:	d82c      	bhi.n	80044f2 <__ssputs_r+0x6e>
 8004498:	898a      	ldrh	r2, [r1, #12]
 800449a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800449e:	d026      	beq.n	80044ee <__ssputs_r+0x6a>
 80044a0:	6965      	ldr	r5, [r4, #20]
 80044a2:	6909      	ldr	r1, [r1, #16]
 80044a4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80044a8:	eba3 0901 	sub.w	r9, r3, r1
 80044ac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80044b0:	1c7b      	adds	r3, r7, #1
 80044b2:	444b      	add	r3, r9
 80044b4:	106d      	asrs	r5, r5, #1
 80044b6:	429d      	cmp	r5, r3
 80044b8:	bf38      	it	cc
 80044ba:	461d      	movcc	r5, r3
 80044bc:	0553      	lsls	r3, r2, #21
 80044be:	d527      	bpl.n	8004510 <__ssputs_r+0x8c>
 80044c0:	4629      	mov	r1, r5
 80044c2:	f7ff ff53 	bl	800436c <_malloc_r>
 80044c6:	4606      	mov	r6, r0
 80044c8:	b360      	cbz	r0, 8004524 <__ssputs_r+0xa0>
 80044ca:	6921      	ldr	r1, [r4, #16]
 80044cc:	464a      	mov	r2, r9
 80044ce:	f000 faeb 	bl	8004aa8 <memcpy>
 80044d2:	89a3      	ldrh	r3, [r4, #12]
 80044d4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80044d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80044dc:	81a3      	strh	r3, [r4, #12]
 80044de:	6126      	str	r6, [r4, #16]
 80044e0:	6165      	str	r5, [r4, #20]
 80044e2:	444e      	add	r6, r9
 80044e4:	eba5 0509 	sub.w	r5, r5, r9
 80044e8:	6026      	str	r6, [r4, #0]
 80044ea:	60a5      	str	r5, [r4, #8]
 80044ec:	463e      	mov	r6, r7
 80044ee:	42be      	cmp	r6, r7
 80044f0:	d900      	bls.n	80044f4 <__ssputs_r+0x70>
 80044f2:	463e      	mov	r6, r7
 80044f4:	6820      	ldr	r0, [r4, #0]
 80044f6:	4632      	mov	r2, r6
 80044f8:	4641      	mov	r1, r8
 80044fa:	f000 faab 	bl	8004a54 <memmove>
 80044fe:	68a3      	ldr	r3, [r4, #8]
 8004500:	1b9b      	subs	r3, r3, r6
 8004502:	60a3      	str	r3, [r4, #8]
 8004504:	6823      	ldr	r3, [r4, #0]
 8004506:	4433      	add	r3, r6
 8004508:	6023      	str	r3, [r4, #0]
 800450a:	2000      	movs	r0, #0
 800450c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004510:	462a      	mov	r2, r5
 8004512:	f000 fad7 	bl	8004ac4 <_realloc_r>
 8004516:	4606      	mov	r6, r0
 8004518:	2800      	cmp	r0, #0
 800451a:	d1e0      	bne.n	80044de <__ssputs_r+0x5a>
 800451c:	6921      	ldr	r1, [r4, #16]
 800451e:	4650      	mov	r0, sl
 8004520:	f7ff feb8 	bl	8004294 <_free_r>
 8004524:	230c      	movs	r3, #12
 8004526:	f8ca 3000 	str.w	r3, [sl]
 800452a:	89a3      	ldrh	r3, [r4, #12]
 800452c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004530:	81a3      	strh	r3, [r4, #12]
 8004532:	f04f 30ff 	mov.w	r0, #4294967295
 8004536:	e7e9      	b.n	800450c <__ssputs_r+0x88>

08004538 <_svfiprintf_r>:
 8004538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800453c:	4698      	mov	r8, r3
 800453e:	898b      	ldrh	r3, [r1, #12]
 8004540:	061b      	lsls	r3, r3, #24
 8004542:	b09d      	sub	sp, #116	; 0x74
 8004544:	4607      	mov	r7, r0
 8004546:	460d      	mov	r5, r1
 8004548:	4614      	mov	r4, r2
 800454a:	d50e      	bpl.n	800456a <_svfiprintf_r+0x32>
 800454c:	690b      	ldr	r3, [r1, #16]
 800454e:	b963      	cbnz	r3, 800456a <_svfiprintf_r+0x32>
 8004550:	2140      	movs	r1, #64	; 0x40
 8004552:	f7ff ff0b 	bl	800436c <_malloc_r>
 8004556:	6028      	str	r0, [r5, #0]
 8004558:	6128      	str	r0, [r5, #16]
 800455a:	b920      	cbnz	r0, 8004566 <_svfiprintf_r+0x2e>
 800455c:	230c      	movs	r3, #12
 800455e:	603b      	str	r3, [r7, #0]
 8004560:	f04f 30ff 	mov.w	r0, #4294967295
 8004564:	e0d0      	b.n	8004708 <_svfiprintf_r+0x1d0>
 8004566:	2340      	movs	r3, #64	; 0x40
 8004568:	616b      	str	r3, [r5, #20]
 800456a:	2300      	movs	r3, #0
 800456c:	9309      	str	r3, [sp, #36]	; 0x24
 800456e:	2320      	movs	r3, #32
 8004570:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004574:	f8cd 800c 	str.w	r8, [sp, #12]
 8004578:	2330      	movs	r3, #48	; 0x30
 800457a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004720 <_svfiprintf_r+0x1e8>
 800457e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004582:	f04f 0901 	mov.w	r9, #1
 8004586:	4623      	mov	r3, r4
 8004588:	469a      	mov	sl, r3
 800458a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800458e:	b10a      	cbz	r2, 8004594 <_svfiprintf_r+0x5c>
 8004590:	2a25      	cmp	r2, #37	; 0x25
 8004592:	d1f9      	bne.n	8004588 <_svfiprintf_r+0x50>
 8004594:	ebba 0b04 	subs.w	fp, sl, r4
 8004598:	d00b      	beq.n	80045b2 <_svfiprintf_r+0x7a>
 800459a:	465b      	mov	r3, fp
 800459c:	4622      	mov	r2, r4
 800459e:	4629      	mov	r1, r5
 80045a0:	4638      	mov	r0, r7
 80045a2:	f7ff ff6f 	bl	8004484 <__ssputs_r>
 80045a6:	3001      	adds	r0, #1
 80045a8:	f000 80a9 	beq.w	80046fe <_svfiprintf_r+0x1c6>
 80045ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80045ae:	445a      	add	r2, fp
 80045b0:	9209      	str	r2, [sp, #36]	; 0x24
 80045b2:	f89a 3000 	ldrb.w	r3, [sl]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	f000 80a1 	beq.w	80046fe <_svfiprintf_r+0x1c6>
 80045bc:	2300      	movs	r3, #0
 80045be:	f04f 32ff 	mov.w	r2, #4294967295
 80045c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80045c6:	f10a 0a01 	add.w	sl, sl, #1
 80045ca:	9304      	str	r3, [sp, #16]
 80045cc:	9307      	str	r3, [sp, #28]
 80045ce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80045d2:	931a      	str	r3, [sp, #104]	; 0x68
 80045d4:	4654      	mov	r4, sl
 80045d6:	2205      	movs	r2, #5
 80045d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80045dc:	4850      	ldr	r0, [pc, #320]	; (8004720 <_svfiprintf_r+0x1e8>)
 80045de:	f7fb fdf7 	bl	80001d0 <memchr>
 80045e2:	9a04      	ldr	r2, [sp, #16]
 80045e4:	b9d8      	cbnz	r0, 800461e <_svfiprintf_r+0xe6>
 80045e6:	06d0      	lsls	r0, r2, #27
 80045e8:	bf44      	itt	mi
 80045ea:	2320      	movmi	r3, #32
 80045ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80045f0:	0711      	lsls	r1, r2, #28
 80045f2:	bf44      	itt	mi
 80045f4:	232b      	movmi	r3, #43	; 0x2b
 80045f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80045fa:	f89a 3000 	ldrb.w	r3, [sl]
 80045fe:	2b2a      	cmp	r3, #42	; 0x2a
 8004600:	d015      	beq.n	800462e <_svfiprintf_r+0xf6>
 8004602:	9a07      	ldr	r2, [sp, #28]
 8004604:	4654      	mov	r4, sl
 8004606:	2000      	movs	r0, #0
 8004608:	f04f 0c0a 	mov.w	ip, #10
 800460c:	4621      	mov	r1, r4
 800460e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004612:	3b30      	subs	r3, #48	; 0x30
 8004614:	2b09      	cmp	r3, #9
 8004616:	d94d      	bls.n	80046b4 <_svfiprintf_r+0x17c>
 8004618:	b1b0      	cbz	r0, 8004648 <_svfiprintf_r+0x110>
 800461a:	9207      	str	r2, [sp, #28]
 800461c:	e014      	b.n	8004648 <_svfiprintf_r+0x110>
 800461e:	eba0 0308 	sub.w	r3, r0, r8
 8004622:	fa09 f303 	lsl.w	r3, r9, r3
 8004626:	4313      	orrs	r3, r2
 8004628:	9304      	str	r3, [sp, #16]
 800462a:	46a2      	mov	sl, r4
 800462c:	e7d2      	b.n	80045d4 <_svfiprintf_r+0x9c>
 800462e:	9b03      	ldr	r3, [sp, #12]
 8004630:	1d19      	adds	r1, r3, #4
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	9103      	str	r1, [sp, #12]
 8004636:	2b00      	cmp	r3, #0
 8004638:	bfbb      	ittet	lt
 800463a:	425b      	neglt	r3, r3
 800463c:	f042 0202 	orrlt.w	r2, r2, #2
 8004640:	9307      	strge	r3, [sp, #28]
 8004642:	9307      	strlt	r3, [sp, #28]
 8004644:	bfb8      	it	lt
 8004646:	9204      	strlt	r2, [sp, #16]
 8004648:	7823      	ldrb	r3, [r4, #0]
 800464a:	2b2e      	cmp	r3, #46	; 0x2e
 800464c:	d10c      	bne.n	8004668 <_svfiprintf_r+0x130>
 800464e:	7863      	ldrb	r3, [r4, #1]
 8004650:	2b2a      	cmp	r3, #42	; 0x2a
 8004652:	d134      	bne.n	80046be <_svfiprintf_r+0x186>
 8004654:	9b03      	ldr	r3, [sp, #12]
 8004656:	1d1a      	adds	r2, r3, #4
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	9203      	str	r2, [sp, #12]
 800465c:	2b00      	cmp	r3, #0
 800465e:	bfb8      	it	lt
 8004660:	f04f 33ff 	movlt.w	r3, #4294967295
 8004664:	3402      	adds	r4, #2
 8004666:	9305      	str	r3, [sp, #20]
 8004668:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8004730 <_svfiprintf_r+0x1f8>
 800466c:	7821      	ldrb	r1, [r4, #0]
 800466e:	2203      	movs	r2, #3
 8004670:	4650      	mov	r0, sl
 8004672:	f7fb fdad 	bl	80001d0 <memchr>
 8004676:	b138      	cbz	r0, 8004688 <_svfiprintf_r+0x150>
 8004678:	9b04      	ldr	r3, [sp, #16]
 800467a:	eba0 000a 	sub.w	r0, r0, sl
 800467e:	2240      	movs	r2, #64	; 0x40
 8004680:	4082      	lsls	r2, r0
 8004682:	4313      	orrs	r3, r2
 8004684:	3401      	adds	r4, #1
 8004686:	9304      	str	r3, [sp, #16]
 8004688:	f814 1b01 	ldrb.w	r1, [r4], #1
 800468c:	4825      	ldr	r0, [pc, #148]	; (8004724 <_svfiprintf_r+0x1ec>)
 800468e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004692:	2206      	movs	r2, #6
 8004694:	f7fb fd9c 	bl	80001d0 <memchr>
 8004698:	2800      	cmp	r0, #0
 800469a:	d038      	beq.n	800470e <_svfiprintf_r+0x1d6>
 800469c:	4b22      	ldr	r3, [pc, #136]	; (8004728 <_svfiprintf_r+0x1f0>)
 800469e:	bb1b      	cbnz	r3, 80046e8 <_svfiprintf_r+0x1b0>
 80046a0:	9b03      	ldr	r3, [sp, #12]
 80046a2:	3307      	adds	r3, #7
 80046a4:	f023 0307 	bic.w	r3, r3, #7
 80046a8:	3308      	adds	r3, #8
 80046aa:	9303      	str	r3, [sp, #12]
 80046ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046ae:	4433      	add	r3, r6
 80046b0:	9309      	str	r3, [sp, #36]	; 0x24
 80046b2:	e768      	b.n	8004586 <_svfiprintf_r+0x4e>
 80046b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80046b8:	460c      	mov	r4, r1
 80046ba:	2001      	movs	r0, #1
 80046bc:	e7a6      	b.n	800460c <_svfiprintf_r+0xd4>
 80046be:	2300      	movs	r3, #0
 80046c0:	3401      	adds	r4, #1
 80046c2:	9305      	str	r3, [sp, #20]
 80046c4:	4619      	mov	r1, r3
 80046c6:	f04f 0c0a 	mov.w	ip, #10
 80046ca:	4620      	mov	r0, r4
 80046cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80046d0:	3a30      	subs	r2, #48	; 0x30
 80046d2:	2a09      	cmp	r2, #9
 80046d4:	d903      	bls.n	80046de <_svfiprintf_r+0x1a6>
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d0c6      	beq.n	8004668 <_svfiprintf_r+0x130>
 80046da:	9105      	str	r1, [sp, #20]
 80046dc:	e7c4      	b.n	8004668 <_svfiprintf_r+0x130>
 80046de:	fb0c 2101 	mla	r1, ip, r1, r2
 80046e2:	4604      	mov	r4, r0
 80046e4:	2301      	movs	r3, #1
 80046e6:	e7f0      	b.n	80046ca <_svfiprintf_r+0x192>
 80046e8:	ab03      	add	r3, sp, #12
 80046ea:	9300      	str	r3, [sp, #0]
 80046ec:	462a      	mov	r2, r5
 80046ee:	4b0f      	ldr	r3, [pc, #60]	; (800472c <_svfiprintf_r+0x1f4>)
 80046f0:	a904      	add	r1, sp, #16
 80046f2:	4638      	mov	r0, r7
 80046f4:	f3af 8000 	nop.w
 80046f8:	1c42      	adds	r2, r0, #1
 80046fa:	4606      	mov	r6, r0
 80046fc:	d1d6      	bne.n	80046ac <_svfiprintf_r+0x174>
 80046fe:	89ab      	ldrh	r3, [r5, #12]
 8004700:	065b      	lsls	r3, r3, #25
 8004702:	f53f af2d 	bmi.w	8004560 <_svfiprintf_r+0x28>
 8004706:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004708:	b01d      	add	sp, #116	; 0x74
 800470a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800470e:	ab03      	add	r3, sp, #12
 8004710:	9300      	str	r3, [sp, #0]
 8004712:	462a      	mov	r2, r5
 8004714:	4b05      	ldr	r3, [pc, #20]	; (800472c <_svfiprintf_r+0x1f4>)
 8004716:	a904      	add	r1, sp, #16
 8004718:	4638      	mov	r0, r7
 800471a:	f000 f879 	bl	8004810 <_printf_i>
 800471e:	e7eb      	b.n	80046f8 <_svfiprintf_r+0x1c0>
 8004720:	08004b88 	.word	0x08004b88
 8004724:	08004b92 	.word	0x08004b92
 8004728:	00000000 	.word	0x00000000
 800472c:	08004485 	.word	0x08004485
 8004730:	08004b8e 	.word	0x08004b8e

08004734 <_printf_common>:
 8004734:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004738:	4616      	mov	r6, r2
 800473a:	4699      	mov	r9, r3
 800473c:	688a      	ldr	r2, [r1, #8]
 800473e:	690b      	ldr	r3, [r1, #16]
 8004740:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004744:	4293      	cmp	r3, r2
 8004746:	bfb8      	it	lt
 8004748:	4613      	movlt	r3, r2
 800474a:	6033      	str	r3, [r6, #0]
 800474c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004750:	4607      	mov	r7, r0
 8004752:	460c      	mov	r4, r1
 8004754:	b10a      	cbz	r2, 800475a <_printf_common+0x26>
 8004756:	3301      	adds	r3, #1
 8004758:	6033      	str	r3, [r6, #0]
 800475a:	6823      	ldr	r3, [r4, #0]
 800475c:	0699      	lsls	r1, r3, #26
 800475e:	bf42      	ittt	mi
 8004760:	6833      	ldrmi	r3, [r6, #0]
 8004762:	3302      	addmi	r3, #2
 8004764:	6033      	strmi	r3, [r6, #0]
 8004766:	6825      	ldr	r5, [r4, #0]
 8004768:	f015 0506 	ands.w	r5, r5, #6
 800476c:	d106      	bne.n	800477c <_printf_common+0x48>
 800476e:	f104 0a19 	add.w	sl, r4, #25
 8004772:	68e3      	ldr	r3, [r4, #12]
 8004774:	6832      	ldr	r2, [r6, #0]
 8004776:	1a9b      	subs	r3, r3, r2
 8004778:	42ab      	cmp	r3, r5
 800477a:	dc26      	bgt.n	80047ca <_printf_common+0x96>
 800477c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004780:	1e13      	subs	r3, r2, #0
 8004782:	6822      	ldr	r2, [r4, #0]
 8004784:	bf18      	it	ne
 8004786:	2301      	movne	r3, #1
 8004788:	0692      	lsls	r2, r2, #26
 800478a:	d42b      	bmi.n	80047e4 <_printf_common+0xb0>
 800478c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004790:	4649      	mov	r1, r9
 8004792:	4638      	mov	r0, r7
 8004794:	47c0      	blx	r8
 8004796:	3001      	adds	r0, #1
 8004798:	d01e      	beq.n	80047d8 <_printf_common+0xa4>
 800479a:	6823      	ldr	r3, [r4, #0]
 800479c:	6922      	ldr	r2, [r4, #16]
 800479e:	f003 0306 	and.w	r3, r3, #6
 80047a2:	2b04      	cmp	r3, #4
 80047a4:	bf02      	ittt	eq
 80047a6:	68e5      	ldreq	r5, [r4, #12]
 80047a8:	6833      	ldreq	r3, [r6, #0]
 80047aa:	1aed      	subeq	r5, r5, r3
 80047ac:	68a3      	ldr	r3, [r4, #8]
 80047ae:	bf0c      	ite	eq
 80047b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80047b4:	2500      	movne	r5, #0
 80047b6:	4293      	cmp	r3, r2
 80047b8:	bfc4      	itt	gt
 80047ba:	1a9b      	subgt	r3, r3, r2
 80047bc:	18ed      	addgt	r5, r5, r3
 80047be:	2600      	movs	r6, #0
 80047c0:	341a      	adds	r4, #26
 80047c2:	42b5      	cmp	r5, r6
 80047c4:	d11a      	bne.n	80047fc <_printf_common+0xc8>
 80047c6:	2000      	movs	r0, #0
 80047c8:	e008      	b.n	80047dc <_printf_common+0xa8>
 80047ca:	2301      	movs	r3, #1
 80047cc:	4652      	mov	r2, sl
 80047ce:	4649      	mov	r1, r9
 80047d0:	4638      	mov	r0, r7
 80047d2:	47c0      	blx	r8
 80047d4:	3001      	adds	r0, #1
 80047d6:	d103      	bne.n	80047e0 <_printf_common+0xac>
 80047d8:	f04f 30ff 	mov.w	r0, #4294967295
 80047dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047e0:	3501      	adds	r5, #1
 80047e2:	e7c6      	b.n	8004772 <_printf_common+0x3e>
 80047e4:	18e1      	adds	r1, r4, r3
 80047e6:	1c5a      	adds	r2, r3, #1
 80047e8:	2030      	movs	r0, #48	; 0x30
 80047ea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80047ee:	4422      	add	r2, r4
 80047f0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80047f4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80047f8:	3302      	adds	r3, #2
 80047fa:	e7c7      	b.n	800478c <_printf_common+0x58>
 80047fc:	2301      	movs	r3, #1
 80047fe:	4622      	mov	r2, r4
 8004800:	4649      	mov	r1, r9
 8004802:	4638      	mov	r0, r7
 8004804:	47c0      	blx	r8
 8004806:	3001      	adds	r0, #1
 8004808:	d0e6      	beq.n	80047d8 <_printf_common+0xa4>
 800480a:	3601      	adds	r6, #1
 800480c:	e7d9      	b.n	80047c2 <_printf_common+0x8e>
	...

08004810 <_printf_i>:
 8004810:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004814:	7e0f      	ldrb	r7, [r1, #24]
 8004816:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004818:	2f78      	cmp	r7, #120	; 0x78
 800481a:	4691      	mov	r9, r2
 800481c:	4680      	mov	r8, r0
 800481e:	460c      	mov	r4, r1
 8004820:	469a      	mov	sl, r3
 8004822:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004826:	d807      	bhi.n	8004838 <_printf_i+0x28>
 8004828:	2f62      	cmp	r7, #98	; 0x62
 800482a:	d80a      	bhi.n	8004842 <_printf_i+0x32>
 800482c:	2f00      	cmp	r7, #0
 800482e:	f000 80d4 	beq.w	80049da <_printf_i+0x1ca>
 8004832:	2f58      	cmp	r7, #88	; 0x58
 8004834:	f000 80c0 	beq.w	80049b8 <_printf_i+0x1a8>
 8004838:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800483c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004840:	e03a      	b.n	80048b8 <_printf_i+0xa8>
 8004842:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004846:	2b15      	cmp	r3, #21
 8004848:	d8f6      	bhi.n	8004838 <_printf_i+0x28>
 800484a:	a101      	add	r1, pc, #4	; (adr r1, 8004850 <_printf_i+0x40>)
 800484c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004850:	080048a9 	.word	0x080048a9
 8004854:	080048bd 	.word	0x080048bd
 8004858:	08004839 	.word	0x08004839
 800485c:	08004839 	.word	0x08004839
 8004860:	08004839 	.word	0x08004839
 8004864:	08004839 	.word	0x08004839
 8004868:	080048bd 	.word	0x080048bd
 800486c:	08004839 	.word	0x08004839
 8004870:	08004839 	.word	0x08004839
 8004874:	08004839 	.word	0x08004839
 8004878:	08004839 	.word	0x08004839
 800487c:	080049c1 	.word	0x080049c1
 8004880:	080048e9 	.word	0x080048e9
 8004884:	0800497b 	.word	0x0800497b
 8004888:	08004839 	.word	0x08004839
 800488c:	08004839 	.word	0x08004839
 8004890:	080049e3 	.word	0x080049e3
 8004894:	08004839 	.word	0x08004839
 8004898:	080048e9 	.word	0x080048e9
 800489c:	08004839 	.word	0x08004839
 80048a0:	08004839 	.word	0x08004839
 80048a4:	08004983 	.word	0x08004983
 80048a8:	682b      	ldr	r3, [r5, #0]
 80048aa:	1d1a      	adds	r2, r3, #4
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	602a      	str	r2, [r5, #0]
 80048b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80048b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80048b8:	2301      	movs	r3, #1
 80048ba:	e09f      	b.n	80049fc <_printf_i+0x1ec>
 80048bc:	6820      	ldr	r0, [r4, #0]
 80048be:	682b      	ldr	r3, [r5, #0]
 80048c0:	0607      	lsls	r7, r0, #24
 80048c2:	f103 0104 	add.w	r1, r3, #4
 80048c6:	6029      	str	r1, [r5, #0]
 80048c8:	d501      	bpl.n	80048ce <_printf_i+0xbe>
 80048ca:	681e      	ldr	r6, [r3, #0]
 80048cc:	e003      	b.n	80048d6 <_printf_i+0xc6>
 80048ce:	0646      	lsls	r6, r0, #25
 80048d0:	d5fb      	bpl.n	80048ca <_printf_i+0xba>
 80048d2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80048d6:	2e00      	cmp	r6, #0
 80048d8:	da03      	bge.n	80048e2 <_printf_i+0xd2>
 80048da:	232d      	movs	r3, #45	; 0x2d
 80048dc:	4276      	negs	r6, r6
 80048de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80048e2:	485a      	ldr	r0, [pc, #360]	; (8004a4c <_printf_i+0x23c>)
 80048e4:	230a      	movs	r3, #10
 80048e6:	e012      	b.n	800490e <_printf_i+0xfe>
 80048e8:	682b      	ldr	r3, [r5, #0]
 80048ea:	6820      	ldr	r0, [r4, #0]
 80048ec:	1d19      	adds	r1, r3, #4
 80048ee:	6029      	str	r1, [r5, #0]
 80048f0:	0605      	lsls	r5, r0, #24
 80048f2:	d501      	bpl.n	80048f8 <_printf_i+0xe8>
 80048f4:	681e      	ldr	r6, [r3, #0]
 80048f6:	e002      	b.n	80048fe <_printf_i+0xee>
 80048f8:	0641      	lsls	r1, r0, #25
 80048fa:	d5fb      	bpl.n	80048f4 <_printf_i+0xe4>
 80048fc:	881e      	ldrh	r6, [r3, #0]
 80048fe:	4853      	ldr	r0, [pc, #332]	; (8004a4c <_printf_i+0x23c>)
 8004900:	2f6f      	cmp	r7, #111	; 0x6f
 8004902:	bf0c      	ite	eq
 8004904:	2308      	moveq	r3, #8
 8004906:	230a      	movne	r3, #10
 8004908:	2100      	movs	r1, #0
 800490a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800490e:	6865      	ldr	r5, [r4, #4]
 8004910:	60a5      	str	r5, [r4, #8]
 8004912:	2d00      	cmp	r5, #0
 8004914:	bfa2      	ittt	ge
 8004916:	6821      	ldrge	r1, [r4, #0]
 8004918:	f021 0104 	bicge.w	r1, r1, #4
 800491c:	6021      	strge	r1, [r4, #0]
 800491e:	b90e      	cbnz	r6, 8004924 <_printf_i+0x114>
 8004920:	2d00      	cmp	r5, #0
 8004922:	d04b      	beq.n	80049bc <_printf_i+0x1ac>
 8004924:	4615      	mov	r5, r2
 8004926:	fbb6 f1f3 	udiv	r1, r6, r3
 800492a:	fb03 6711 	mls	r7, r3, r1, r6
 800492e:	5dc7      	ldrb	r7, [r0, r7]
 8004930:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004934:	4637      	mov	r7, r6
 8004936:	42bb      	cmp	r3, r7
 8004938:	460e      	mov	r6, r1
 800493a:	d9f4      	bls.n	8004926 <_printf_i+0x116>
 800493c:	2b08      	cmp	r3, #8
 800493e:	d10b      	bne.n	8004958 <_printf_i+0x148>
 8004940:	6823      	ldr	r3, [r4, #0]
 8004942:	07de      	lsls	r6, r3, #31
 8004944:	d508      	bpl.n	8004958 <_printf_i+0x148>
 8004946:	6923      	ldr	r3, [r4, #16]
 8004948:	6861      	ldr	r1, [r4, #4]
 800494a:	4299      	cmp	r1, r3
 800494c:	bfde      	ittt	le
 800494e:	2330      	movle	r3, #48	; 0x30
 8004950:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004954:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004958:	1b52      	subs	r2, r2, r5
 800495a:	6122      	str	r2, [r4, #16]
 800495c:	f8cd a000 	str.w	sl, [sp]
 8004960:	464b      	mov	r3, r9
 8004962:	aa03      	add	r2, sp, #12
 8004964:	4621      	mov	r1, r4
 8004966:	4640      	mov	r0, r8
 8004968:	f7ff fee4 	bl	8004734 <_printf_common>
 800496c:	3001      	adds	r0, #1
 800496e:	d14a      	bne.n	8004a06 <_printf_i+0x1f6>
 8004970:	f04f 30ff 	mov.w	r0, #4294967295
 8004974:	b004      	add	sp, #16
 8004976:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800497a:	6823      	ldr	r3, [r4, #0]
 800497c:	f043 0320 	orr.w	r3, r3, #32
 8004980:	6023      	str	r3, [r4, #0]
 8004982:	4833      	ldr	r0, [pc, #204]	; (8004a50 <_printf_i+0x240>)
 8004984:	2778      	movs	r7, #120	; 0x78
 8004986:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800498a:	6823      	ldr	r3, [r4, #0]
 800498c:	6829      	ldr	r1, [r5, #0]
 800498e:	061f      	lsls	r7, r3, #24
 8004990:	f851 6b04 	ldr.w	r6, [r1], #4
 8004994:	d402      	bmi.n	800499c <_printf_i+0x18c>
 8004996:	065f      	lsls	r7, r3, #25
 8004998:	bf48      	it	mi
 800499a:	b2b6      	uxthmi	r6, r6
 800499c:	07df      	lsls	r7, r3, #31
 800499e:	bf48      	it	mi
 80049a0:	f043 0320 	orrmi.w	r3, r3, #32
 80049a4:	6029      	str	r1, [r5, #0]
 80049a6:	bf48      	it	mi
 80049a8:	6023      	strmi	r3, [r4, #0]
 80049aa:	b91e      	cbnz	r6, 80049b4 <_printf_i+0x1a4>
 80049ac:	6823      	ldr	r3, [r4, #0]
 80049ae:	f023 0320 	bic.w	r3, r3, #32
 80049b2:	6023      	str	r3, [r4, #0]
 80049b4:	2310      	movs	r3, #16
 80049b6:	e7a7      	b.n	8004908 <_printf_i+0xf8>
 80049b8:	4824      	ldr	r0, [pc, #144]	; (8004a4c <_printf_i+0x23c>)
 80049ba:	e7e4      	b.n	8004986 <_printf_i+0x176>
 80049bc:	4615      	mov	r5, r2
 80049be:	e7bd      	b.n	800493c <_printf_i+0x12c>
 80049c0:	682b      	ldr	r3, [r5, #0]
 80049c2:	6826      	ldr	r6, [r4, #0]
 80049c4:	6961      	ldr	r1, [r4, #20]
 80049c6:	1d18      	adds	r0, r3, #4
 80049c8:	6028      	str	r0, [r5, #0]
 80049ca:	0635      	lsls	r5, r6, #24
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	d501      	bpl.n	80049d4 <_printf_i+0x1c4>
 80049d0:	6019      	str	r1, [r3, #0]
 80049d2:	e002      	b.n	80049da <_printf_i+0x1ca>
 80049d4:	0670      	lsls	r0, r6, #25
 80049d6:	d5fb      	bpl.n	80049d0 <_printf_i+0x1c0>
 80049d8:	8019      	strh	r1, [r3, #0]
 80049da:	2300      	movs	r3, #0
 80049dc:	6123      	str	r3, [r4, #16]
 80049de:	4615      	mov	r5, r2
 80049e0:	e7bc      	b.n	800495c <_printf_i+0x14c>
 80049e2:	682b      	ldr	r3, [r5, #0]
 80049e4:	1d1a      	adds	r2, r3, #4
 80049e6:	602a      	str	r2, [r5, #0]
 80049e8:	681d      	ldr	r5, [r3, #0]
 80049ea:	6862      	ldr	r2, [r4, #4]
 80049ec:	2100      	movs	r1, #0
 80049ee:	4628      	mov	r0, r5
 80049f0:	f7fb fbee 	bl	80001d0 <memchr>
 80049f4:	b108      	cbz	r0, 80049fa <_printf_i+0x1ea>
 80049f6:	1b40      	subs	r0, r0, r5
 80049f8:	6060      	str	r0, [r4, #4]
 80049fa:	6863      	ldr	r3, [r4, #4]
 80049fc:	6123      	str	r3, [r4, #16]
 80049fe:	2300      	movs	r3, #0
 8004a00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a04:	e7aa      	b.n	800495c <_printf_i+0x14c>
 8004a06:	6923      	ldr	r3, [r4, #16]
 8004a08:	462a      	mov	r2, r5
 8004a0a:	4649      	mov	r1, r9
 8004a0c:	4640      	mov	r0, r8
 8004a0e:	47d0      	blx	sl
 8004a10:	3001      	adds	r0, #1
 8004a12:	d0ad      	beq.n	8004970 <_printf_i+0x160>
 8004a14:	6823      	ldr	r3, [r4, #0]
 8004a16:	079b      	lsls	r3, r3, #30
 8004a18:	d413      	bmi.n	8004a42 <_printf_i+0x232>
 8004a1a:	68e0      	ldr	r0, [r4, #12]
 8004a1c:	9b03      	ldr	r3, [sp, #12]
 8004a1e:	4298      	cmp	r0, r3
 8004a20:	bfb8      	it	lt
 8004a22:	4618      	movlt	r0, r3
 8004a24:	e7a6      	b.n	8004974 <_printf_i+0x164>
 8004a26:	2301      	movs	r3, #1
 8004a28:	4632      	mov	r2, r6
 8004a2a:	4649      	mov	r1, r9
 8004a2c:	4640      	mov	r0, r8
 8004a2e:	47d0      	blx	sl
 8004a30:	3001      	adds	r0, #1
 8004a32:	d09d      	beq.n	8004970 <_printf_i+0x160>
 8004a34:	3501      	adds	r5, #1
 8004a36:	68e3      	ldr	r3, [r4, #12]
 8004a38:	9903      	ldr	r1, [sp, #12]
 8004a3a:	1a5b      	subs	r3, r3, r1
 8004a3c:	42ab      	cmp	r3, r5
 8004a3e:	dcf2      	bgt.n	8004a26 <_printf_i+0x216>
 8004a40:	e7eb      	b.n	8004a1a <_printf_i+0x20a>
 8004a42:	2500      	movs	r5, #0
 8004a44:	f104 0619 	add.w	r6, r4, #25
 8004a48:	e7f5      	b.n	8004a36 <_printf_i+0x226>
 8004a4a:	bf00      	nop
 8004a4c:	08004b99 	.word	0x08004b99
 8004a50:	08004baa 	.word	0x08004baa

08004a54 <memmove>:
 8004a54:	4288      	cmp	r0, r1
 8004a56:	b510      	push	{r4, lr}
 8004a58:	eb01 0402 	add.w	r4, r1, r2
 8004a5c:	d902      	bls.n	8004a64 <memmove+0x10>
 8004a5e:	4284      	cmp	r4, r0
 8004a60:	4623      	mov	r3, r4
 8004a62:	d807      	bhi.n	8004a74 <memmove+0x20>
 8004a64:	1e43      	subs	r3, r0, #1
 8004a66:	42a1      	cmp	r1, r4
 8004a68:	d008      	beq.n	8004a7c <memmove+0x28>
 8004a6a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004a6e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004a72:	e7f8      	b.n	8004a66 <memmove+0x12>
 8004a74:	4402      	add	r2, r0
 8004a76:	4601      	mov	r1, r0
 8004a78:	428a      	cmp	r2, r1
 8004a7a:	d100      	bne.n	8004a7e <memmove+0x2a>
 8004a7c:	bd10      	pop	{r4, pc}
 8004a7e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004a82:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004a86:	e7f7      	b.n	8004a78 <memmove+0x24>

08004a88 <_sbrk_r>:
 8004a88:	b538      	push	{r3, r4, r5, lr}
 8004a8a:	4d06      	ldr	r5, [pc, #24]	; (8004aa4 <_sbrk_r+0x1c>)
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	4604      	mov	r4, r0
 8004a90:	4608      	mov	r0, r1
 8004a92:	602b      	str	r3, [r5, #0]
 8004a94:	f7fb fe5c 	bl	8000750 <_sbrk>
 8004a98:	1c43      	adds	r3, r0, #1
 8004a9a:	d102      	bne.n	8004aa2 <_sbrk_r+0x1a>
 8004a9c:	682b      	ldr	r3, [r5, #0]
 8004a9e:	b103      	cbz	r3, 8004aa2 <_sbrk_r+0x1a>
 8004aa0:	6023      	str	r3, [r4, #0]
 8004aa2:	bd38      	pop	{r3, r4, r5, pc}
 8004aa4:	20000360 	.word	0x20000360

08004aa8 <memcpy>:
 8004aa8:	440a      	add	r2, r1
 8004aaa:	4291      	cmp	r1, r2
 8004aac:	f100 33ff 	add.w	r3, r0, #4294967295
 8004ab0:	d100      	bne.n	8004ab4 <memcpy+0xc>
 8004ab2:	4770      	bx	lr
 8004ab4:	b510      	push	{r4, lr}
 8004ab6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004aba:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004abe:	4291      	cmp	r1, r2
 8004ac0:	d1f9      	bne.n	8004ab6 <memcpy+0xe>
 8004ac2:	bd10      	pop	{r4, pc}

08004ac4 <_realloc_r>:
 8004ac4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ac8:	4680      	mov	r8, r0
 8004aca:	4614      	mov	r4, r2
 8004acc:	460e      	mov	r6, r1
 8004ace:	b921      	cbnz	r1, 8004ada <_realloc_r+0x16>
 8004ad0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ad4:	4611      	mov	r1, r2
 8004ad6:	f7ff bc49 	b.w	800436c <_malloc_r>
 8004ada:	b92a      	cbnz	r2, 8004ae8 <_realloc_r+0x24>
 8004adc:	f7ff fbda 	bl	8004294 <_free_r>
 8004ae0:	4625      	mov	r5, r4
 8004ae2:	4628      	mov	r0, r5
 8004ae4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ae8:	f000 f81b 	bl	8004b22 <_malloc_usable_size_r>
 8004aec:	4284      	cmp	r4, r0
 8004aee:	4607      	mov	r7, r0
 8004af0:	d802      	bhi.n	8004af8 <_realloc_r+0x34>
 8004af2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004af6:	d812      	bhi.n	8004b1e <_realloc_r+0x5a>
 8004af8:	4621      	mov	r1, r4
 8004afa:	4640      	mov	r0, r8
 8004afc:	f7ff fc36 	bl	800436c <_malloc_r>
 8004b00:	4605      	mov	r5, r0
 8004b02:	2800      	cmp	r0, #0
 8004b04:	d0ed      	beq.n	8004ae2 <_realloc_r+0x1e>
 8004b06:	42bc      	cmp	r4, r7
 8004b08:	4622      	mov	r2, r4
 8004b0a:	4631      	mov	r1, r6
 8004b0c:	bf28      	it	cs
 8004b0e:	463a      	movcs	r2, r7
 8004b10:	f7ff ffca 	bl	8004aa8 <memcpy>
 8004b14:	4631      	mov	r1, r6
 8004b16:	4640      	mov	r0, r8
 8004b18:	f7ff fbbc 	bl	8004294 <_free_r>
 8004b1c:	e7e1      	b.n	8004ae2 <_realloc_r+0x1e>
 8004b1e:	4635      	mov	r5, r6
 8004b20:	e7df      	b.n	8004ae2 <_realloc_r+0x1e>

08004b22 <_malloc_usable_size_r>:
 8004b22:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b26:	1f18      	subs	r0, r3, #4
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	bfbc      	itt	lt
 8004b2c:	580b      	ldrlt	r3, [r1, r0]
 8004b2e:	18c0      	addlt	r0, r0, r3
 8004b30:	4770      	bx	lr
	...

08004b34 <_init>:
 8004b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b36:	bf00      	nop
 8004b38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b3a:	bc08      	pop	{r3}
 8004b3c:	469e      	mov	lr, r3
 8004b3e:	4770      	bx	lr

08004b40 <_fini>:
 8004b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b42:	bf00      	nop
 8004b44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b46:	bc08      	pop	{r3}
 8004b48:	469e      	mov	lr, r3
 8004b4a:	4770      	bx	lr
