Project Information                          d:\maxplus2\max2lib\lab1\lab1.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 09/21/2010 19:18:06

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

lab1      EP1810LC-20      18       9        0       47          97 %
lab11     EP1810LC-20      21       6        0       43          89 %

TOTAL:                     39       15       0       90          93 %

User Pins:                 19       15       0  



Project Information                          d:\maxplus2\max2lib\lab1\lab1.rpt

** PROJECT COMPILATION MESSAGES **

Error: Project does not fit in specified device(s)
Info: Trying to find new partition/fit after discarding assignments as requested with the Partitioner/Fitter Status dialog box


Project Information                          d:\maxplus2\max2lib\lab1\lab1.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'C' chosen for auto global Clock


Project Information                          d:\maxplus2\max2lib\lab1\lab1.rpt

** MULTIPLE PIN CONNECTIONS **


For node name 'Q4'
Connect: {lab1@45,      lab11@21}

For node name 'Q0'
Connect: {lab1@24,      lab11@49}

For node name 'Q1'
Connect: {lab1@58,      lab11@48}

For node name 'Q2'
Connect: {lab11@23,     lab1@14}

For node name 'Q3'
Connect: {lab1@25,      lab11@22}

For node name 'Q9'
Connect: {lab1@68,      lab11@17}

For node name 'Q8'
Connect: {lab1@46,      lab11@14}

For node name 'Q7'
Connect: {lab1@26,      lab11@15}

For node name 'Q6'
Connect: {lab1@12,      lab11@16}

For node name 'Q5'
Connect: {lab1@11,      lab11@20}

For node name 'C'
Connect: {lab1@17,      lab1@53,      lab1@51,      lab1@19,      lab11@19,
          lab11@53,     lab11@51}

For node name 'F0'
Connect: {lab1@21,      lab11@56}

For node name 'F2'
Connect: {lab1@16,      lab11@54}

For node name 'F3'
Connect: {lab1@15,      lab11@50}

For node name 'F1'
Connect: {lab1@20,      lab11@55}


Project Information                          d:\maxplus2\max2lib\lab1\lab1.rpt

** FILE HIERARCHY **



|rg:1|
|rg:1|qi1:1|
|rg:1|qi1:2|
|rg:1|qi1:3|
|rg:1|qi1:4|
|sm:2|
|sm:2|ci1:1|
|sm:2|ci1:4|
|sm:2|ci1:6|
|sm:2|ci1:8|
|sm:2|si:2|
|sm:2|si:3|
|sm:2|si:5|
|sm:2|si:7|
|x1:6|
|x2:7|
|ctr:27|
|ctr:27|ci2:10|
|ctr:27|ci2:20|
|ctr:27|ci2:18|
|ctr:27|ci2:16|
|ctr:27|ci2:14|
|ctr:27|ci2:12|
|ctr:27|ci2:8|
|ctr:27|ci2:6|
|ctr:27|ci2:4|
|ctr:27|ci2:1|
|ctr:27|qi2:9|
|ctr:27|qi2:19|
|ctr:27|qi2:17|
|ctr:27|qi2:15|
|ctr:27|qi2:13|
|ctr:27|qi2:11|
|ctr:27|qi2:7|
|ctr:27|qi2:5|
|ctr:27|qi2:3|
|ctr:27|qi2:2|


Device-Specific Information:                 d:\maxplus2\max2lib\lab1\lab1.rpt
lab1

***** Logic for device 'lab1' compiled without errors.




Device: EP1810LC-20

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:                 d:\maxplus2\max2lib\lab1\lab1.rpt
lab1

** ERROR SUMMARY **

Info: Externally connect global Clock signal 'C' to pins 53, 51, 19, and 17'
              R  R  R  R  R  R  R  R        R  R  R  R  R  R  R  
              E  E  E  E  E  E  E  E        E  E  E  E  E  E  E  
              S  S  S  S  S  S  S  S        S  S  S  S  S  S  S  
              E  E  E  E  E  E  E  E        E  E  E  E  E  E  E  
              R  R  R  R  R  R  R  R        R  R  R  R  R  R  R  
              V  V  V  V  V  V  V  V  G     V  V  V  V  V  V  V  
              E  E  E  E  E  E  E  E  N  Q  E  E  E  E  E  E  E  
              D  D  D  D  D  D  D  D  D  9  D  D  D  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | D1 
      Q5 | 11                                                  59 | RESERVED 
      Q6 | 12                                                  58 | Q1 
RESERVED | 13                                                  57 | D0 
      Q2 | 14                                                  56 | D3 
      F3 | 15                                                  55 | D4 
      F2 | 16                                                  54 | D5 
       C | 17                                                  53 | C 
     VCC | 18                   EP1810LC-20                    52 | VCC 
       C | 19                                                  51 | C 
      F1 | 20                                                  50 | D6 
      F0 | 21                                                  49 | D7 
      D9 | 22                                                  48 | D8 
RESERVED | 23                                                  47 | RESERVED 
      Q0 | 24                                                  46 | Q8 
      Q3 | 25                                                  45 | Q4 
      Q7 | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  R  R  R  R  G  R  R  R  R  R  R  R  R  
              E  E  E  E  E  E  E  E  N  E  E  E  E  E  E  E  E  
              S  S  S  S  S  S  S  S  D  S  S  S  S  S  S  S  S  
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E  E  
              R  R  R  R  R  R  R  R     R  R  R  R  R  R  R  R  
              V  V  V  V  V  V  V  V     V  V  V  V  V  V  V  V  
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E  E  
              D  D  D  D  D  D  D  D     D  D  D  D  D  D  D  D  


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                 d:\maxplus2\max2lib\lab1\lab1.rpt
lab1

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12    12/12(100%)   2/12( 16%) 
B:    LC13 - LC24    12/12(100%)   3/12( 25%) 
C:    LC25 - LC36    12/12(100%)   2/12( 16%) 
D:    LC37 - LC48    11/12( 91%)   4/12( 33%) 


Total dedicated input pins used:                13/16     ( 81%)
Total I/O pins used:                            11/48     ( 22%)
Total logic cells used:                         47/48     ( 97%)
Average fan-in:                                  8.68
Total fan-in:                                   408

Total input pins required:                      15
Total output pins required:                      9
Total bidirectional pins required:               0
Total logic cells required:                     47
Total flipflops required:                        9

Synthesized logic cells:                        38/  48   ( 79%)



Device-Specific Information:                 d:\maxplus2\max2lib\lab1\lab1.rpt
lab1

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  17      -   -       INPUT  G           0    0    0    0  C
  57   (37)  (D)      INPUT     g        0    0    1    0  D0
  60   (40)  (D)      INPUT     g        0    0    1    0  D1
  56      -   -       INPUT              0    0    0    1  D3
  55      -   -       INPUT              0    0    0    2  D4
  54      -   -       INPUT              0    0    0    2  D5
  50      -   -       INPUT              0    0    0    1  D6
  49      -   -       INPUT              0    0    0    1  D7
  48      -   -       INPUT              0    0    0    1  D8
  22      -   -       INPUT              0    0    0    1  D9
  21      -   -       INPUT              0    0    9   21  F0
  20      -   -       INPUT              0    0    2   34  F1
  16      -   -       INPUT              0    0    9   37  F2
  15      -   -       INPUT              0    0    9   37  F3
  14      -   -       INPUT    s         0    0    0   31  Q2


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:                 d:\maxplus2\max2lib\lab1\lab1.rpt
lab1

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  24     14    B         FF   + g        5    0    1   25  Q0 (|rg:1|qi1:1|:20)
  58     38    D         FF   + g        5    3    0   24  Q1 (|rg:1|qi1:2|:20)
  25     15    B         FF   + g        3    5    0   27  Q3 (|rg:1|qi1:4|:20)
  45     34    C         FF   + g        3    3    0   18  Q4 (|ctr:27|qi2:19|:1)
  11     10    A         FF   + g        3    3    0   19  Q5 (|ctr:27|qi2:17|:1)
  12     11    A         FF   + g        3    6    0   15  Q6 (|ctr:27|qi2:15|:1)
  26     16    B         FF   + g        3    6    0   12  Q7 (|ctr:27|qi2:13|:1)
  46     35    C         FF   + g        3    6    0    9  Q8 (|ctr:27|qi2:11|:1)
  68     48    D         FF   +          3    7    0    7  Q9 (|ctr:27|qi2:9|:1)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                 d:\maxplus2\max2lib\lab1\lab1.rpt
lab1

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (57)    37    D       SOFT    s         5    9    1    0  |ctr:27|qi2:9|~23~1
 (60)    40    D       SOFT    s         4    9    1    0  |ctr:27|qi2:9|~23~2
 (61)    41    D       SOFT    s         5    4    1    0  |ctr:27|qi2:9|~23~3
 (62)    42    D       SOFT    s         5    3    1    0  |ctr:27|qi2:9|~23~4
 (63)    43    D       SOFT    s         5    4    1    0  |ctr:27|qi2:9|~23~5
 (64)    44    D       SOFT    s         3    4    1    0  |ctr:27|qi2:9|~23~6
 (65)    45    D       SOFT    s         3    2    1    0  |ctr:27|qi2:9|~23~7
 (36)    25    C       SOFT    s         5    8    1    0  |ctr:27|qi2:11|~23~1
 (23)    13    B       SOFT    sg        4    8    1    0  |ctr:27|qi2:11|~23~2
 (37)    26    C       SOFT    s         5    4    1    0  |ctr:27|qi2:11|~23~3
 (38)    27    C       SOFT    s         5    3    1    0  |ctr:27|qi2:11|~23~4
 (39)    28    C       SOFT    s         5    4    1    0  |ctr:27|qi2:11|~23~5
 (40)    29    C       SOFT    s         3    4    1    0  |ctr:27|qi2:11|~23~6
 (10)     9    A       SOFT    sg        5    7    1    0  |ctr:27|qi2:13|~23~1
 (44)    33    C       SOFT    sg        4    7    1    0  |ctr:27|qi2:13|~23~2
 (27)    17    B       SOFT    s         5    4    1    0  |ctr:27|qi2:13|~23~3
 (28)    18    B       SOFT    s         5    3    1    0  |ctr:27|qi2:13|~23~4
 (29)    19    B       SOFT    s         5    4    1    0  |ctr:27|qi2:13|~23~5
 (30)    20    B       SOFT    s         3    3    1    0  |ctr:27|qi2:13|~23~6
 (13)    12    A       SOFT    s         5    6    1    0  |ctr:27|qi2:15|~23~1
  (2)     1    A       SOFT    s         4    6    1    0  |ctr:27|qi2:15|~23~2
  (3)     2    A       SOFT    s         5    4    1    0  |ctr:27|qi2:15|~23~3
  (4)     3    A       SOFT    s         5    3    1    0  |ctr:27|qi2:15|~23~4
  (5)     4    A       SOFT    s         5    4    1    0  |ctr:27|qi2:15|~23~5
  (6)     5    A       SOFT    s         2    2    1    0  |ctr:27|qi2:15|~23~6
  (7)     6    A       SOFT    s         5    5    1    0  |ctr:27|qi2:17|~23~1
  (8)     7    A       SOFT    s         6    5    1    0  |ctr:27|qi2:17|~23~2
  (9)     8    A       SOFT    s         5    3    1    0  |ctr:27|qi2:17|~23~3
 (41)    30    C       SOFT    s         5    4    1    0  |ctr:27|qi2:19|~23~1
 (42)    31    C       SOFT    s         6    4    1    0  |ctr:27|qi2:19|~23~2
 (43)    32    C       SOFT    s         5    2    1    0  |ctr:27|qi2:19|~23~3
 (66)    46    D       SOFT    s         2    0    1    0  |rg:1|qi1:2|~9~1
 (47)    36    C       SOFT    sg        1    1    1    0  |rg:1|qi1:2|~9~2
 (31)    21    B       SOFT    s         5    3    1    0  |rg:1|qi1:4|~9~1
 (32)    22    B       SOFT    s         5    3    1    0  |rg:1|qi1:4|~9~2
 (33)    23    B       SOFT    s         5    3    1    0  |rg:1|qi1:4|~9~3
 (34)    24    B       SOFT    s         6    3    1    0  |rg:1|qi1:4|~9~4
 (59)    39    D       SOFT    sg        3    1    1    0  |rg:1|qi1:4|~9~5


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                 d:\maxplus2\max2lib\lab1\lab1.rpt
lab1

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'A'
        +----------------------- LC9 |ctr:27|qi2:13|~23~1
        | +--------------------- LC12 |ctr:27|qi2:15|~23~1
        | | +------------------- LC1 |ctr:27|qi2:15|~23~2
        | | | +----------------- LC2 |ctr:27|qi2:15|~23~3
        | | | | +--------------- LC3 |ctr:27|qi2:15|~23~4
        | | | | | +------------- LC4 |ctr:27|qi2:15|~23~5
        | | | | | | +----------- LC5 |ctr:27|qi2:15|~23~6
        | | | | | | | +--------- LC6 |ctr:27|qi2:17|~23~1
        | | | | | | | | +------- LC7 |ctr:27|qi2:17|~23~2
        | | | | | | | | | +----- LC8 |ctr:27|qi2:17|~23~3
        | | | | | | | | | | +--- LC10 Q5
        | | | | | | | | | | | +- LC11 Q6
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | 
LC9  -> - - - - - - - - - - - - | <-- |ctr:27|qi2:13|~23~1
LC12 -> - - - - - - - - - - - @ | <-- |ctr:27|qi2:15|~23~1
LC1  -> - - - - - - - - - - - @ | <-- |ctr:27|qi2:15|~23~2
LC2  -> - - - - - - - - - - - @ | <-- |ctr:27|qi2:15|~23~3
LC3  -> - - - - - - - - - - - @ | <-- |ctr:27|qi2:15|~23~4
LC4  -> - - - - - - - - - - - @ | <-- |ctr:27|qi2:15|~23~5
LC5  -> - - - - - - - - - - - @ | <-- |ctr:27|qi2:15|~23~6
LC6  -> - - - - - - - - - - @ - | <-- |ctr:27|qi2:17|~23~1
LC7  -> - - - - - - - - - - @ - | <-- |ctr:27|qi2:17|~23~2
LC8  -> - - - - - - - - - - @ - | <-- |ctr:27|qi2:17|~23~3
LC10 -> @ @ @ - - @ @ @ @ @ @ - | <-- Q5
LC11 -> @ @ @ @ @ @ @ - - - - - | <-- Q6

Pin
17   -> - - - - - - - - - - - - | <-- C
56   -> - - - - - - - - - - - - | <-- D3
55   -> - - - - - - - - - - - - | <-- D4
54   -> - - - - - - - - @ @ - - | <-- D5
50   -> - - - - - @ - - - - - - | <-- D6
49   -> - - - - - - - - - - - - | <-- D7
48   -> - - - - - - - - - - - - | <-- D8
22   -> - - - - - - - - - - - - | <-- D9
21   -> @ @ - @ @ - - @ @ - @ @ | <-- F0
20   -> @ @ @ @ @ @ - @ @ @ - - | <-- F1
16   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- F2
15   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- F3
14   -> @ @ @ @ @ @ - @ @ @ - - | <-- Q2
LC14 -> * * * * * - - * * - - - | <-- Q0
LC38 -> * * * * * - - * * - - - | <-- Q1
LC15 -> * * * * - * - * * * - - | <-- Q3
LC34 -> * * * - - * - * * * - - | <-- Q4
LC16 -> * - - - - - - - - - - - | <-- Q7


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                 d:\maxplus2\max2lib\lab1\lab1.rpt
lab1

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'B'
        +----------------------- LC13 |ctr:27|qi2:11|~23~2
        | +--------------------- LC17 |ctr:27|qi2:13|~23~3
        | | +------------------- LC18 |ctr:27|qi2:13|~23~4
        | | | +----------------- LC19 |ctr:27|qi2:13|~23~5
        | | | | +--------------- LC20 |ctr:27|qi2:13|~23~6
        | | | | | +------------- LC14 Q0
        | | | | | | +----------- LC15 Q3
        | | | | | | | +--------- LC16 Q7
        | | | | | | | | +------- LC21 |rg:1|qi1:4|~9~1
        | | | | | | | | | +----- LC22 |rg:1|qi1:4|~9~2
        | | | | | | | | | | +--- LC23 |rg:1|qi1:4|~9~3
        | | | | | | | | | | | +- LC24 |rg:1|qi1:4|~9~4
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | 
LC13 -> - - - - - - - - - - - - | <-- |ctr:27|qi2:11|~23~2
LC17 -> - - - - - - - @ - - - - | <-- |ctr:27|qi2:13|~23~3
LC18 -> - - - - - - - @ - - - - | <-- |ctr:27|qi2:13|~23~4
LC19 -> - - - - - - - @ - - - - | <-- |ctr:27|qi2:13|~23~5
LC20 -> - - - - - - - @ - - - - | <-- |ctr:27|qi2:13|~23~6
LC14 -> @ @ @ - - @ - - @ @ @ @ | <-- Q0
LC15 -> @ @ - @ - - - - @ @ @ @ | <-- Q3
LC16 -> @ @ @ @ @ - - - - - - - | <-- Q7
LC21 -> - - - - - - @ - - - - - | <-- |rg:1|qi1:4|~9~1
LC22 -> - - - - - - @ - - - - - | <-- |rg:1|qi1:4|~9~2
LC23 -> - - - - - - @ - - - - - | <-- |rg:1|qi1:4|~9~3
LC24 -> - - - - - - @ - - - - - | <-- |rg:1|qi1:4|~9~4

Pin
17   -> - - - - - - - - - - - - | <-- C
57   -> - - - - - * - - - - - - | <-- D0
56   -> - - - - - - - - - - - @ | <-- D3
55   -> - - - - - - - - - - - - | <-- D4
54   -> - - - - - - - - - - - - | <-- D5
50   -> - - - - - - - - - - - - | <-- D6
49   -> - - - @ - - - - - - - - | <-- D7
48   -> - - - - - - - - - - - - | <-- D8
22   -> - - - - - - - - - - - - | <-- D9
21   -> - @ @ - - @ @ @ @ @ @ @ | <-- F0
20   -> @ @ @ @ @ @ - - @ @ @ @ | <-- F1
16   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- F2
15   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- F3
14   -> @ @ @ @ - - - - @ @ @ @ | <-- Q2
LC9  -> - - - - - - - * - - - - | <-- |ctr:27|qi2:13|~23~1
LC33 -> - - - - - - - * - - - - | <-- |ctr:27|qi2:13|~23~2
LC38 -> * * * - - - - - * * * * | <-- Q1
LC34 -> * - - * - - - - - - - - | <-- Q4
LC10 -> * - - * * - - - - - - - | <-- Q5
LC11 -> * - - - * - - - - - - - | <-- Q6
LC35 -> * - - - - - - - - - - - | <-- Q8
LC39 -> - - - - - - * - - - - - | <-- |rg:1|qi1:4|~9~5


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                 d:\maxplus2\max2lib\lab1\lab1.rpt
lab1

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'C'
        +----------------------- LC25 |ctr:27|qi2:11|~23~1
        | +--------------------- LC26 |ctr:27|qi2:11|~23~3
        | | +------------------- LC27 |ctr:27|qi2:11|~23~4
        | | | +----------------- LC28 |ctr:27|qi2:11|~23~5
        | | | | +--------------- LC29 |ctr:27|qi2:11|~23~6
        | | | | | +------------- LC33 |ctr:27|qi2:13|~23~2
        | | | | | | +----------- LC30 |ctr:27|qi2:19|~23~1
        | | | | | | | +--------- LC31 |ctr:27|qi2:19|~23~2
        | | | | | | | | +------- LC32 |ctr:27|qi2:19|~23~3
        | | | | | | | | | +----- LC34 Q4
        | | | | | | | | | | +--- LC35 Q8
        | | | | | | | | | | | +- LC36 |rg:1|qi1:2|~9~2
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | 
LC25 -> - - - - - - - - - - @ - | <-- |ctr:27|qi2:11|~23~1
LC26 -> - - - - - - - - - - @ - | <-- |ctr:27|qi2:11|~23~3
LC27 -> - - - - - - - - - - @ - | <-- |ctr:27|qi2:11|~23~4
LC28 -> - - - - - - - - - - @ - | <-- |ctr:27|qi2:11|~23~5
LC29 -> - - - - - - - - - - @ - | <-- |ctr:27|qi2:11|~23~6
LC33 -> - - - - - - - - - - - - | <-- |ctr:27|qi2:13|~23~2
LC30 -> - - - - - - - - - @ - - | <-- |ctr:27|qi2:19|~23~1
LC31 -> - - - - - - - - - @ - - | <-- |ctr:27|qi2:19|~23~2
LC32 -> - - - - - - - - - @ - - | <-- |ctr:27|qi2:19|~23~3
LC34 -> @ - - @ - @ @ @ @ @ - - | <-- Q4
LC35 -> @ @ @ @ @ - - - - - - - | <-- Q8
LC36 -> - - - - - - - - - - - - | <-- |rg:1|qi1:2|~9~2

Pin
17   -> - - - - - - - - - - - - | <-- C
56   -> - - - - - - - - - - - - | <-- D3
55   -> - - - - - - - @ @ - - - | <-- D4
54   -> - - - - - - - - - - - - | <-- D5
50   -> - - - - - - - - - - - - | <-- D6
49   -> - - - - - - - - - - - - | <-- D7
48   -> - - - @ - - - - - - - - | <-- D8
22   -> - - - - - - - - - - - - | <-- D9
21   -> @ @ @ - - - @ @ - @ @ @ | <-- F0
20   -> @ @ @ @ @ @ @ @ @ - - - | <-- F1
16   -> @ @ @ @ @ @ @ @ @ @ @ - | <-- F2
15   -> @ @ @ @ @ @ @ @ @ @ @ - | <-- F3
14   -> @ @ @ @ - @ @ @ @ - - - | <-- Q2
LC13 -> - - - - - - - - - - * - | <-- |ctr:27|qi2:11|~23~2
LC14 -> * * * - - * * * - - - * | <-- Q0
LC38 -> * * * - - * * * - - - - | <-- Q1
LC15 -> * * - * - * * * * - - - | <-- Q3
LC10 -> * - - * * * - - - - - - | <-- Q5
LC11 -> * - - - * * - - - - - - | <-- Q6
LC16 -> * - - - * * - - - - - - | <-- Q7


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                 d:\maxplus2\max2lib\lab1\lab1.rpt
lab1

** LOGIC CELL INTERCONNECTIONS **

                               Logic cells placed in LAB 'D'
        +--------------------- LC37 |ctr:27|qi2:9|~23~1
        | +------------------- LC40 |ctr:27|qi2:9|~23~2
        | | +----------------- LC41 |ctr:27|qi2:9|~23~3
        | | | +--------------- LC42 |ctr:27|qi2:9|~23~4
        | | | | +------------- LC43 |ctr:27|qi2:9|~23~5
        | | | | | +----------- LC44 |ctr:27|qi2:9|~23~6
        | | | | | | +--------- LC45 |ctr:27|qi2:9|~23~7
        | | | | | | | +------- LC38 Q1
        | | | | | | | | +----- LC48 Q9
        | | | | | | | | | +--- LC46 |rg:1|qi1:2|~9~1
        | | | | | | | | | | +- LC39 |rg:1|qi1:4|~9~5
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | 
LC37 -> - - - - - - - - @ - - | <-- |ctr:27|qi2:9|~23~1
LC40 -> - - - - - - - - @ - - | <-- |ctr:27|qi2:9|~23~2
LC41 -> - - - - - - - - @ - - | <-- |ctr:27|qi2:9|~23~3
LC42 -> - - - - - - - - @ - - | <-- |ctr:27|qi2:9|~23~4
LC43 -> - - - - - - - - @ - - | <-- |ctr:27|qi2:9|~23~5
LC44 -> - - - - - - - - @ - - | <-- |ctr:27|qi2:9|~23~6
LC45 -> - - - - - - - - @ - - | <-- |ctr:27|qi2:9|~23~7
LC38 -> @ @ @ @ - - - @ - - - | <-- Q1
LC48 -> @ @ @ @ @ @ @ - - - - | <-- Q9
LC46 -> - - - - - - - @ - - - | <-- |rg:1|qi1:2|~9~1
LC39 -> - - - - - - - - - - - | <-- |rg:1|qi1:4|~9~5

Pin
17   -> - - - - - - - - - - - | <-- C
60   -> - - - - - - - * - - - | <-- D1
56   -> - - - - - - - - - - - | <-- D3
55   -> - - - - - - - - - - - | <-- D4
54   -> - - - - - - - - - - - | <-- D5
50   -> - - - - - - - - - - - | <-- D6
49   -> - - - - - - - - - - - | <-- D7
48   -> - - - - - - - - - - - | <-- D8
22   -> - - - - @ - - - - - - | <-- D9
21   -> @ - @ @ - - - @ @ - - | <-- F0
20   -> @ @ @ @ @ @ @ @ - - - | <-- F1
16   -> @ @ @ @ @ @ @ @ @ @ @ | <-- F2
15   -> @ @ @ @ @ @ @ @ @ @ @ | <-- F3
14   -> @ @ @ @ @ - - - - - @ | <-- Q2
LC14 -> * * * * - - - * - - - | <-- Q0
LC15 -> * * * - * - - - - - * | <-- Q3
LC34 -> * * - - * - - - - - - | <-- Q4
LC10 -> * * - - * * - - - - - | <-- Q5
LC11 -> * * - - - * - - - - - | <-- Q6
LC16 -> * * - - - * - - - - - | <-- Q7
LC35 -> * * - - - - * - - - - | <-- Q8
LC36 -> - - - - - - - * - - - | <-- |rg:1|qi1:2|~9~2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                 d:\maxplus2\max2lib\lab1\lab1.rpt
lab1

** EQUATIONS **

C        : INPUT;
C        : INPUT;
C        : INPUT;
C        : INPUT;
D0       : INPUT;
D1       : INPUT;
D3       : INPUT;
D4       : INPUT;
D5       : INPUT;
D6       : INPUT;
D7       : INPUT;
D8       : INPUT;
D9       : INPUT;
F0       : INPUT;
F1       : INPUT;
F2       : INPUT;
F3       : INPUT;
Q2       : INPUT;

-- Node name is 'Q0' = '|rg:1|qi1:1|Qi' 
-- Equation name is 'Q0', type is output 
 Q0      = DFF( _EQ001, GLOBAL( C), !_EQ002,  VCC);
  _EQ001 =  D0 &  F1 &  F2 &  F3
         # !F0 & !F1 &  Q0
         # !F0 & !F2 &  Q0
         # !F0 & !F3 &  Q0
         #  F0 & !F1 & !Q0
         #  F0 & !F2 & !Q0
         #  F0 & !F3 & !Q0;
  _EQ002 =  F0 &  F2 &  F3;

-- Node name is 'Q1' = '|rg:1|qi1:2|Qi' 
-- Equation name is 'Q1', type is output 
 Q1      = DFF( _EQ003, GLOBAL( C), !_EQ004,  VCC);
  _EQ003 =  F0 &  F1 & !_LC046 &  Q0 &  Q1
         #  D1 &  F1 &  F2 &  F3
         #  F0 & !F1 &  Q0 & !Q1
         #  F1 & !_LC046 & !Q0 & !Q1
         # !F0 &  F1 & !_LC046 & !Q1
         # !F1 & !_LC036 &  Q1;
  _EQ004 =  F0 &  F2 &  F3;

-- Node name is 'Q3' = '|rg:1|qi1:4|Qi' 
-- Equation name is 'Q3', type is output 
 Q3      = DFF(!_EQ005, GLOBAL( C), !_EQ006,  VCC);
  _EQ005 = !_LC021 & !_LC022 & !_LC023 & !_LC024 & !_LC039;
  _EQ006 =  F0 &  F2 &  F3;

-- Node name is 'Q4' = '|ctr:27|qi2:19|Qi1' 
-- Equation name is 'Q4', type is output 
 Q4      = TFF(!_EQ007, GLOBAL( C), !_EQ008,  VCC);
  _EQ007 = !_LC030 & !_LC031 & !_LC032;
  _EQ008 =  F0 &  F2 &  F3;

-- Node name is 'Q5' = '|ctr:27|qi2:17|Qi1' 
-- Equation name is 'Q5', type is output 
 Q5      = TFF(!_EQ009, GLOBAL( C), !_EQ010,  VCC);
  _EQ009 = !_LC006 & !_LC007 & !_LC008;
  _EQ010 =  F0 &  F2 &  F3;

-- Node name is 'Q6' = '|ctr:27|qi2:15|Qi1' 
-- Equation name is 'Q6', type is output 
 Q6      = DFF(!_EQ011, GLOBAL( C), !_EQ012,  VCC);
  _EQ011 = !_LC001 & !_LC002 & !_LC003 & !_LC004 & !_LC005 & !_LC012;
  _EQ012 =  F0 &  F2 &  F3;

-- Node name is 'Q7' = '|ctr:27|qi2:13|Qi1' 
-- Equation name is 'Q7', type is output 
 Q7      = DFF(!_EQ013, GLOBAL( C), !_EQ014,  VCC);
  _EQ013 = !_LC009 & !_LC017 & !_LC018 & !_LC019 & !_LC020 & !_LC033;
  _EQ014 =  F0 &  F2 &  F3;

-- Node name is 'Q8' = '|ctr:27|qi2:11|Qi1' 
-- Equation name is 'Q8', type is output 
 Q8      = DFF(!_EQ015, GLOBAL( C), !_EQ016,  VCC);
  _EQ015 = !_LC013 & !_LC025 & !_LC026 & !_LC027 & !_LC028 & !_LC029;
  _EQ016 =  F0 &  F2 &  F3;

-- Node name is 'Q9' = '|ctr:27|qi2:9|Qi1' 
-- Equation name is 'Q9', type is output 
 Q9      = DFF(!_EQ017, GLOBAL( C), !_EQ018,  VCC);
  _EQ017 = !_LC037 & !_LC040 & !_LC041 & !_LC042 & !_LC043 & !_LC044 & 
             !_LC045;
  _EQ018 =  F0 &  F2 &  F3;

-- Node name is '|ctr:27|qi2:9|~23~1' 
-- Equation name is '_LC037', type is buried 
-- synthesized logic cell 
_LC037   = LCELL( _EQ019);
  _EQ019 =  F0 & !F1 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
             !Q9
         #  F0 &  F1 & !F2 &  Q0 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
             !Q9
         #  F0 & !F1 &  F2 &  Q0 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
             !Q9
         #  F0 &  F1 &  F2 & !F3 &  Q0 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
             !Q9
         #  F0 & !F1 &  F3 &  Q0 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
             !Q9
         #  F0 &  F1 & !F2 &  F3 &  Q0 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
             !Q9
         #  F0 & !F1 &  F2 &  F3 &  Q0 &  Q1 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
             !Q9
         #  F1 & !F2 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & !Q9;

-- Node name is '|ctr:27|qi2:9|~23~2' 
-- Equation name is '_LC040', type is buried 
-- synthesized logic cell 
_LC040   = LCELL( _EQ020);
  _EQ020 =  F1 &  F2 & !F3 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & !Q9
         #  F1 & !F2 &  F3 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & !Q9
         #  F2 & !F3 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & !Q9
         # !F1 &  F2 &  F3 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & !Q9
         # !F1 &  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & !Q9
         # !F2 &  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & !Q9
         # !F1 & !Q1 & !Q2 & !Q3 &  Q9
         # !F1 & !Q0 & !Q2 & !Q3 &  Q9;

-- Node name is '|ctr:27|qi2:9|~23~3' 
-- Equation name is '_LC041', type is buried 
-- synthesized logic cell 
_LC041   = LCELL( _EQ021);
  _EQ021 = !F0 & !F1 & !Q2 & !Q3 &  Q9
         # !F1 & !F2 & !Q1 & !Q3 &  Q9
         # !F2 & !Q0 & !Q1 & !Q3 &  Q9
         # !F0 & !F2 & !Q1 & !Q3 &  Q9
         # !F1 & !F2 & !Q0 & !Q3 &  Q9
         # !F0 & !F1 & !F2 & !Q3 &  Q9
         # !F1 & !F3 & !Q1 & !Q2 &  Q9
         # !F3 & !Q0 & !Q1 & !Q2 &  Q9;

-- Node name is '|ctr:27|qi2:9|~23~4' 
-- Equation name is '_LC042', type is buried 
-- synthesized logic cell 
_LC042   = LCELL( _EQ022);
  _EQ022 = !F0 & !F3 & !Q1 & !Q2 &  Q9
         # !F1 & !F3 & !Q0 & !Q2 &  Q9
         # !F0 & !F1 & !F3 & !Q2 &  Q9
         # !F1 & !F2 & !F3 & !Q1 &  Q9
         # !F2 & !F3 & !Q0 & !Q1 &  Q9
         # !F0 & !F2 & !F3 & !Q1 &  Q9
         # !F1 & !F2 & !F3 & !Q0 &  Q9
         # !F0 & !F1 & !F2 & !F3 &  Q9;

-- Node name is '|ctr:27|qi2:9|~23~5' 
-- Equation name is '_LC043', type is buried 
-- synthesized logic cell 
_LC043   = LCELL( _EQ023);
  _EQ023 =  D9 &  F1 &  F2 &  F3
         # !F2 & !Q2 & !Q3 &  Q9
         # !F2 & !F3 & !Q2 &  Q9
         # !F3 & !Q3 &  Q9
         # !F1 & !Q4 &  Q9
         # !F2 & !Q4 &  Q9
         # !F3 & !Q4 &  Q9
         # !F1 & !Q5 &  Q9;

-- Node name is '|ctr:27|qi2:9|~23~6' 
-- Equation name is '_LC044', type is buried 
-- synthesized logic cell 
_LC044   = LCELL( _EQ024);
  _EQ024 = !F2 & !Q5 &  Q9
         # !F3 & !Q5 &  Q9
         # !F1 & !Q6 &  Q9
         # !F2 & !Q6 &  Q9
         # !F3 & !Q6 &  Q9
         # !F1 & !Q7 &  Q9
         # !F2 & !Q7 &  Q9
         # !F3 & !Q7 &  Q9;

-- Node name is '|ctr:27|qi2:9|~23~7' 
-- Equation name is '_LC045', type is buried 
-- synthesized logic cell 
_LC045   = LCELL( _EQ025);
  _EQ025 = !F1 & !Q8 &  Q9
         # !F2 & !Q8 &  Q9
         # !F3 & !Q8 &  Q9;

-- Node name is '|ctr:27|qi2:11|~23~1' 
-- Equation name is '_LC025', type is buried 
-- synthesized logic cell 
_LC025   = LCELL( _EQ026);
  _EQ026 =  F0 & !F1 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 & !Q8
         #  F0 &  F1 & !F2 &  Q0 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 & !Q8
         #  F0 & !F1 &  F2 &  Q0 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 & !Q8
         #  F0 &  F1 &  F2 & !F3 &  Q0 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 & !Q8
         #  F0 & !F1 &  F3 &  Q0 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 & !Q8
         #  F0 &  F1 & !F2 &  F3 &  Q0 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 & !Q8
         #  F0 & !F1 &  F2 &  F3 &  Q0 &  Q1 &  Q4 &  Q5 &  Q6 &  Q7 & !Q8
         #  F1 & !F2 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 & !Q8;

-- Node name is '|ctr:27|qi2:11|~23~2' 
-- Equation name is '_LC013', type is buried 
-- synthesized logic cell 
_LC013   = LCELL( _EQ027);
  _EQ027 =  F1 &  F2 & !F3 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 & !Q8
         #  F1 & !F2 &  F3 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 & !Q8
         #  F2 & !F3 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 & !Q8
         # !F1 &  F2 &  F3 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 & !Q8
         # !F1 &  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 & !Q8
         # !F2 &  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 & !Q8
         # !F1 & !Q1 & !Q2 & !Q3 &  Q8
         # !F1 & !Q0 & !Q2 & !Q3 &  Q8;

-- Node name is '|ctr:27|qi2:11|~23~3' 
-- Equation name is '_LC026', type is buried 
-- synthesized logic cell 
_LC026   = LCELL( _EQ028);
  _EQ028 = !F0 & !F1 & !Q2 & !Q3 &  Q8
         # !F1 & !F2 & !Q1 & !Q3 &  Q8
         # !F2 & !Q0 & !Q1 & !Q3 &  Q8
         # !F0 & !F2 & !Q1 & !Q3 &  Q8
         # !F1 & !F2 & !Q0 & !Q3 &  Q8
         # !F0 & !F1 & !F2 & !Q3 &  Q8
         # !F1 & !F3 & !Q1 & !Q2 &  Q8
         # !F3 & !Q0 & !Q1 & !Q2 &  Q8;

-- Node name is '|ctr:27|qi2:11|~23~4' 
-- Equation name is '_LC027', type is buried 
-- synthesized logic cell 
_LC027   = LCELL( _EQ029);
  _EQ029 = !F0 & !F3 & !Q1 & !Q2 &  Q8
         # !F1 & !F3 & !Q0 & !Q2 &  Q8
         # !F0 & !F1 & !F3 & !Q2 &  Q8
         # !F1 & !F2 & !F3 & !Q1 &  Q8
         # !F2 & !F3 & !Q0 & !Q1 &  Q8
         # !F0 & !F2 & !F3 & !Q1 &  Q8
         # !F1 & !F2 & !F3 & !Q0 &  Q8
         # !F0 & !F1 & !F2 & !F3 &  Q8;

-- Node name is '|ctr:27|qi2:11|~23~5' 
-- Equation name is '_LC028', type is buried 
-- synthesized logic cell 
_LC028   = LCELL( _EQ030);
  _EQ030 =  D8 &  F1 &  F2 &  F3
         # !F2 & !Q2 & !Q3 &  Q8
         # !F2 & !F3 & !Q2 &  Q8
         # !F3 & !Q3 &  Q8
         # !F1 & !Q4 &  Q8
         # !F2 & !Q4 &  Q8
         # !F3 & !Q4 &  Q8
         # !F1 & !Q5 &  Q8;

-- Node name is '|ctr:27|qi2:11|~23~6' 
-- Equation name is '_LC029', type is buried 
-- synthesized logic cell 
_LC029   = LCELL( _EQ031);
  _EQ031 = !F2 & !Q5 &  Q8
         # !F3 & !Q5 &  Q8
         # !F1 & !Q6 &  Q8
         # !F2 & !Q6 &  Q8
         # !F3 & !Q6 &  Q8
         # !F1 & !Q7 &  Q8
         # !F2 & !Q7 &  Q8
         # !F3 & !Q7 &  Q8;

-- Node name is '|ctr:27|qi2:13|~23~1' 
-- Equation name is '_LC009', type is buried 
-- synthesized logic cell 
_LC009   = LCELL( _EQ032);
  _EQ032 =  F0 & !F1 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 & !Q7
         #  F0 &  F1 & !F2 &  Q0 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 & !Q7
         #  F0 & !F1 &  F2 &  Q0 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 & !Q7
         #  F0 &  F1 &  F2 & !F3 &  Q0 &  Q3 &  Q4 &  Q5 &  Q6 & !Q7
         #  F0 & !F1 &  F3 &  Q0 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6 & !Q7
         #  F0 &  F1 & !F2 &  F3 &  Q0 &  Q2 &  Q4 &  Q5 &  Q6 & !Q7
         #  F0 & !F1 &  F2 &  F3 &  Q0 &  Q1 &  Q4 &  Q5 &  Q6 & !Q7
         #  F1 & !F2 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 & !Q7;

-- Node name is '|ctr:27|qi2:13|~23~2' 
-- Equation name is '_LC033', type is buried 
-- synthesized logic cell 
_LC033   = LCELL( _EQ033);
  _EQ033 =  F1 &  F2 & !F3 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 & !Q7
         #  F1 & !F2 &  F3 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6 & !Q7
         #  F2 & !F3 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 & !Q7
         # !F1 &  F2 &  F3 &  Q2 &  Q4 &  Q5 &  Q6 & !Q7
         # !F1 &  F3 &  Q3 &  Q4 &  Q5 &  Q6 & !Q7
         # !F2 &  F3 &  Q3 &  Q4 &  Q5 &  Q6 & !Q7
         # !F1 & !Q1 & !Q2 & !Q3 &  Q7
         # !F1 & !Q0 & !Q2 & !Q3 &  Q7;

-- Node name is '|ctr:27|qi2:13|~23~3' 
-- Equation name is '_LC017', type is buried 
-- synthesized logic cell 
_LC017   = LCELL( _EQ034);
  _EQ034 = !F0 & !F1 & !Q2 & !Q3 &  Q7
         # !F1 & !F2 & !Q1 & !Q3 &  Q7
         # !F2 & !Q0 & !Q1 & !Q3 &  Q7
         # !F0 & !F2 & !Q1 & !Q3 &  Q7
         # !F1 & !F2 & !Q0 & !Q3 &  Q7
         # !F0 & !F1 & !F2 & !Q3 &  Q7
         # !F1 & !F3 & !Q1 & !Q2 &  Q7
         # !F3 & !Q0 & !Q1 & !Q2 &  Q7;

-- Node name is '|ctr:27|qi2:13|~23~4' 
-- Equation name is '_LC018', type is buried 
-- synthesized logic cell 
_LC018   = LCELL( _EQ035);
  _EQ035 = !F0 & !F3 & !Q1 & !Q2 &  Q7
         # !F1 & !F3 & !Q0 & !Q2 &  Q7
         # !F0 & !F1 & !F3 & !Q2 &  Q7
         # !F1 & !F2 & !F3 & !Q1 &  Q7
         # !F2 & !F3 & !Q0 & !Q1 &  Q7
         # !F0 & !F2 & !F3 & !Q1 &  Q7
         # !F1 & !F2 & !F3 & !Q0 &  Q7
         # !F0 & !F1 & !F2 & !F3 &  Q7;

-- Node name is '|ctr:27|qi2:13|~23~5' 
-- Equation name is '_LC019', type is buried 
-- synthesized logic cell 
_LC019   = LCELL( _EQ036);
  _EQ036 =  D7 &  F1 &  F2 &  F3
         # !F2 & !Q2 & !Q3 &  Q7
         # !F2 & !F3 & !Q2 &  Q7
         # !F3 & !Q3 &  Q7
         # !F1 & !Q4 &  Q7
         # !F2 & !Q4 &  Q7
         # !F3 & !Q4 &  Q7
         # !F1 & !Q5 &  Q7;

-- Node name is '|ctr:27|qi2:13|~23~6' 
-- Equation name is '_LC020', type is buried 
-- synthesized logic cell 
_LC020   = LCELL( _EQ037);
  _EQ037 = !F2 & !Q5 &  Q7
         # !F3 & !Q5 &  Q7
         # !F1 & !Q6 &  Q7
         # !F2 & !Q6 &  Q7
         # !F3 & !Q6 &  Q7;

-- Node name is '|ctr:27|qi2:15|~23~1' 
-- Equation name is '_LC012', type is buried 
-- synthesized logic cell 
_LC012   = LCELL( _EQ038);
  _EQ038 =  F0 & !F1 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 & !Q6
         #  F0 &  F1 & !F2 &  Q0 &  Q2 &  Q3 &  Q4 &  Q5 & !Q6
         #  F0 & !F1 &  F2 &  Q0 &  Q1 &  Q3 &  Q4 &  Q5 & !Q6
         #  F0 &  F1 &  F2 & !F3 &  Q0 &  Q3 &  Q4 &  Q5 & !Q6
         #  F0 & !F1 &  F3 &  Q0 &  Q1 &  Q2 &  Q4 &  Q5 & !Q6
         #  F0 &  F1 & !F2 &  F3 &  Q0 &  Q2 &  Q4 &  Q5 & !Q6
         #  F0 & !F1 &  F2 &  F3 &  Q0 &  Q1 &  Q4 &  Q5 & !Q6
         #  F1 & !F2 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 & !Q6;

-- Node name is '|ctr:27|qi2:15|~23~2' 
-- Equation name is '_LC001', type is buried 
-- synthesized logic cell 
_LC001   = LCELL( _EQ039);
  _EQ039 =  F1 &  F2 & !F3 &  Q1 &  Q3 &  Q4 &  Q5 & !Q6
         #  F1 & !F2 &  F3 &  Q1 &  Q2 &  Q4 &  Q5 & !Q6
         #  F2 & !F3 &  Q2 &  Q3 &  Q4 &  Q5 & !Q6
         # !F1 &  F2 &  F3 &  Q2 &  Q4 &  Q5 & !Q6
         # !F1 &  F3 &  Q3 &  Q4 &  Q5 & !Q6
         # !F2 &  F3 &  Q3 &  Q4 &  Q5 & !Q6
         # !F1 & !Q1 & !Q2 & !Q3 &  Q6
         # !F1 & !Q0 & !Q2 & !Q3 &  Q6;

-- Node name is '|ctr:27|qi2:15|~23~3' 
-- Equation name is '_LC002', type is buried 
-- synthesized logic cell 
_LC002   = LCELL( _EQ040);
  _EQ040 = !F0 & !F1 & !Q2 & !Q3 &  Q6
         # !F1 & !F2 & !Q1 & !Q3 &  Q6
         # !F2 & !Q0 & !Q1 & !Q3 &  Q6
         # !F0 & !F2 & !Q1 & !Q3 &  Q6
         # !F1 & !F2 & !Q0 & !Q3 &  Q6
         # !F0 & !F1 & !F2 & !Q3 &  Q6
         # !F1 & !F3 & !Q1 & !Q2 &  Q6
         # !F3 & !Q0 & !Q1 & !Q2 &  Q6;

-- Node name is '|ctr:27|qi2:15|~23~4' 
-- Equation name is '_LC003', type is buried 
-- synthesized logic cell 
_LC003   = LCELL( _EQ041);
  _EQ041 = !F0 & !F3 & !Q1 & !Q2 &  Q6
         # !F1 & !F3 & !Q0 & !Q2 &  Q6
         # !F0 & !F1 & !F3 & !Q2 &  Q6
         # !F1 & !F2 & !F3 & !Q1 &  Q6
         # !F2 & !F3 & !Q0 & !Q1 &  Q6
         # !F0 & !F2 & !F3 & !Q1 &  Q6
         # !F1 & !F2 & !F3 & !Q0 &  Q6
         # !F0 & !F1 & !F2 & !F3 &  Q6;

-- Node name is '|ctr:27|qi2:15|~23~5' 
-- Equation name is '_LC004', type is buried 
-- synthesized logic cell 
_LC004   = LCELL( _EQ042);
  _EQ042 =  D6 &  F1 &  F2 &  F3
         # !F2 & !Q2 & !Q3 &  Q6
         # !F2 & !F3 & !Q2 &  Q6
         # !F3 & !Q3 &  Q6
         # !F1 & !Q4 &  Q6
         # !F2 & !Q4 &  Q6
         # !F3 & !Q4 &  Q6
         # !F1 & !Q5 &  Q6;

-- Node name is '|ctr:27|qi2:15|~23~6' 
-- Equation name is '_LC005', type is buried 
-- synthesized logic cell 
_LC005   = LCELL( _EQ043);
  _EQ043 = !F2 & !Q5 &  Q6
         # !F3 & !Q5 &  Q6;

-- Node name is '|ctr:27|qi2:17|~23~1' 
-- Equation name is '_LC006', type is buried 
-- synthesized logic cell 
_LC006   = LCELL( _EQ044);
  _EQ044 =  F0 & !F2 &  F3 &  Q0 &  Q1 &  Q2 &  Q4 &  Q5
         #  F0 &  F2 & !F3 &  Q0 &  Q1 &  Q3 &  Q4 &  Q5
         #  F0 & !F3 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5
         #  F0 &  F1 & !F3 &  Q0 &  Q2 &  Q3 &  Q4 &  Q5
         #  F0 & !F1 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4 & !Q5
         #  F0 &  F1 & !F2 &  Q0 &  Q2 &  Q3 &  Q4 & !Q5
         #  F0 & !F1 &  F2 &  Q0 &  Q1 &  Q3 &  Q4 & !Q5
         #  F0 & !F1 &  F3 &  Q0 &  Q1 &  Q2 &  Q4 & !Q5;

-- Node name is '|ctr:27|qi2:17|~23~2' 
-- Equation name is '_LC007', type is buried 
-- synthesized logic cell 
_LC007   = LCELL( _EQ045);
  _EQ045 =  F0 & !F1 &  F2 &  F3 &  Q0 &  Q1 &  Q4
         #  F0 &  F1 & !F2 &  F3 &  Q0 &  Q2 &  Q4
         #  F0 &  F1 &  F2 & !F3 &  Q0 &  Q3 &  Q4
         #  F1 & !F3 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5
         #  F1 & !F2 &  Q1 &  Q2 &  Q3 &  Q4 & !Q5
         #  F1 & !F2 &  F3 &  Q1 &  Q2 &  Q4
         #  F1 &  F2 & !F3 &  Q1 &  Q3 &  Q4
         #  D5 &  F1 &  F2 &  F3 & !Q5;

-- Node name is '|ctr:27|qi2:17|~23~3' 
-- Equation name is '_LC008', type is buried 
-- synthesized logic cell 
_LC008   = LCELL( _EQ046);
  _EQ046 = !F1 &  F2 &  F3 &  Q2 &  Q4
         #  F2 & !F3 &  Q2 &  Q3 &  Q4
         # !D5 &  F1 &  F2 &  F3 &  Q5
         # !F2 &  F3 &  Q3 &  Q4
         # !F1 &  F3 &  Q3 &  Q4;

-- Node name is '|ctr:27|qi2:19|~23~1' 
-- Equation name is '_LC030', type is buried 
-- synthesized logic cell 
_LC030   = LCELL( _EQ047);
  _EQ047 =  F0 & !F2 &  F3 &  Q0 &  Q1 &  Q2 &  Q4
         #  F0 &  F2 & !F3 &  Q0 &  Q1 &  Q3 &  Q4
         #  F0 &  F1 & !F3 &  Q0 &  Q2 &  Q3 &  Q4
         #  F0 & !F3 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4
         #  F0 & !F1 &  Q0 &  Q1 &  Q2 &  Q3 & !Q4
         #  F0 &  F1 & !F2 &  Q0 &  Q2 &  Q3 & !Q4
         #  F0 & !F1 &  F2 &  Q0 &  Q1 &  Q3 & !Q4
         #  F0 & !F1 &  F3 &  Q0 &  Q1 &  Q2 & !Q4;

-- Node name is '|ctr:27|qi2:19|~23~2' 
-- Equation name is '_LC031', type is buried 
-- synthesized logic cell 
_LC031   = LCELL( _EQ048);
  _EQ048 =  F0 & !F1 &  F2 &  F3 &  Q0 &  Q1
         #  F0 &  F1 & !F2 &  F3 &  Q0 &  Q2
         #  F0 &  F1 &  F2 & !F3 &  Q0 &  Q3
         #  F1 & !F3 &  Q1 &  Q2 &  Q3 &  Q4
         #  F1 & !F2 &  Q1 &  Q2 &  Q3 & !Q4
         #  D4 &  F1 &  F2 &  F3 & !Q4
         #  F1 & !F2 &  F3 &  Q1 &  Q2
         #  F1 &  F2 & !F3 &  Q1 &  Q3;

-- Node name is '|ctr:27|qi2:19|~23~3' 
-- Equation name is '_LC032', type is buried 
-- synthesized logic cell 
_LC032   = LCELL( _EQ049);
  _EQ049 = !D4 &  F1 &  F2 &  F3 &  Q4
         # !F1 &  F2 &  F3 &  Q2
         #  F2 & !F3 &  Q2 &  Q3
         # !F2 &  F3 &  Q3
         # !F1 &  F3 &  Q3;

-- Node name is '|rg:1|qi1:2|~9~1' 
-- Equation name is '_LC046', type is buried 
-- synthesized logic cell 
_LC046   = LCELL( _EQ050);
  _EQ050 =  F2 &  F3;

-- Node name is '|rg:1|qi1:2|~9~2' 
-- Equation name is '_LC036', type is buried 
-- synthesized logic cell 
_LC036   = LCELL( _EQ051);
  _EQ051 =  F0 &  Q0;

-- Node name is '|rg:1|qi1:4|~9~1' 
-- Equation name is '_LC021', type is buried 
-- synthesized logic cell 
_LC021   = LCELL( _EQ052);
  _EQ052 =  F0 & !F1 &  F3 &  Q0 &  Q1 &  Q2 &  Q3
         #  F0 &  F1 & !F2 &  F3 &  Q0 &  Q2 &  Q3
         #  F0 & !F1 &  F2 &  F3 &  Q0 &  Q1 &  Q3
         #  F1 & !F2 &  F3 &  Q1 &  Q2 &  Q3
         #  F0 & !F3 &  Q0 &  Q1 &  Q2 & !Q3
         #  F0 &  F1 & !F3 &  Q0 &  Q2 & !Q3
         #  F0 &  F2 & !F3 &  Q0 &  Q1 & !Q3
         #  F0 &  F1 &  F2 & !F3 &  Q0 & !Q3;

-- Node name is '|rg:1|qi1:4|~9~2' 
-- Equation name is '_LC022', type is buried 
-- synthesized logic cell 
_LC022   = LCELL( _EQ053);
  _EQ053 = !F1 &  F2 &  F3 &  Q2 &  Q3
         #  F1 & !F3 &  Q1 &  Q2 & !Q3
         #  F1 &  F2 & !F3 &  Q1 & !Q3
         # !F1 & !F3 & !Q1 & !Q2 &  Q3
         # !F3 & !Q0 & !Q1 & !Q2 &  Q3
         # !F0 & !F3 & !Q1 & !Q2 &  Q3
         # !F1 & !F3 & !Q0 & !Q2 &  Q3
         # !F0 & !F1 & !F3 & !Q2 &  Q3;

-- Node name is '|rg:1|qi1:4|~9~3' 
-- Equation name is '_LC023', type is buried 
-- synthesized logic cell 
_LC023   = LCELL( _EQ054);
  _EQ054 = !F1 & !F2 & !F3 & !Q1 &  Q3
         # !F2 & !F3 & !Q0 & !Q1 &  Q3
         # !F0 & !F2 & !F3 & !Q1 &  Q3
         # !F1 & !F2 & !F3 & !Q0 &  Q3
         # !F0 & !F1 & !F2 & !F3 &  Q3
         # !F1 &  F3 & !Q1 & !Q2 & !Q3
         # !F1 &  F3 & !Q0 & !Q2 & !Q3
         # !F0 & !F1 &  F3 & !Q2 & !Q3;

-- Node name is '|rg:1|qi1:4|~9~4' 
-- Equation name is '_LC024', type is buried 
-- synthesized logic cell 
_LC024   = LCELL( _EQ055);
  _EQ055 = !F1 & !F2 &  F3 & !Q1 & !Q3
         # !F2 &  F3 & !Q0 & !Q1 & !Q3
         # !F0 & !F2 &  F3 & !Q1 & !Q3
         # !F1 & !F2 &  F3 & !Q0 & !Q3
         # !F0 & !F1 & !F2 &  F3 & !Q3
         #  D3 &  F1 &  F2 &  F3
         #  F2 & !F3 &  Q2 & !Q3
         # !F2 & !F3 & !Q2 &  Q3;

-- Node name is '|rg:1|qi1:4|~9~5' 
-- Equation name is '_LC039', type is buried 
-- synthesized logic cell 
_LC039   = LCELL( _EQ056);
  _EQ056 = !F2 &  F3 & !Q2 & !Q3;



Device-Specific Information:                 d:\maxplus2\max2lib\lab1\lab1.rpt
lab11

***** Logic for device 'lab11' compiled without errors.




Device: EP1810LC-20

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:                 d:\maxplus2\max2lib\lab1\lab1.rpt
lab11

** ERROR SUMMARY **

Info: Externally connect global Clock signal 'C' to pins 53, 51, and 19
                 R  R        R  R  R     R  R  R  R  R  R  R  R  
                 E  E        E  E  E     E  E  E  E  E  E  E  E  
                 S  S        S  S  S     S  S  S  S  S  S  S  S  
                 E  E        E  E  E     E  E  E  E  E  E  E  E  
                 R  R        R  R  R     R  R  R  R  R  R  R  R  
                 V  V  D     V  V  V  G  V  V  V  V  V  V  V  V  
                 E  E  1  D  E  E  E  N  E  E  E  E  E  E  E  E  
              O  D  D  0  2  D  D  D  D  D  D  D  D  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | D13 
RESERVED | 11                                                  59 | Q12 
RESERVED | 12                                                  58 | Q10 
RESERVED | 13                                                  57 | RESERVED 
      Q8 | 14                                                  56 | F0 
      Q7 | 15                                                  55 | F1 
      Q6 | 16                                                  54 | F2 
      Q9 | 17                                                  53 | C 
     VCC | 18                   EP1810LC-20                    52 | VCC 
       C | 19                                                  51 | C 
      Q5 | 20                                                  50 | F3 
      Q4 | 21                                                  49 | Q0 
      Q3 | 22                                                  48 | Q1 
      Q2 | 23                                                  47 | Q13 
     Q11 | 24                                                  46 | RESERVED 
RESERVED | 25                                                  45 | RESERVED 
     D11 | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  R  R  R  R  G  R  R  R  R  R  R  R  D  
              E  E  E  E  E  E  E  E  N  E  E  E  E  E  E  E  1  
              S  S  S  S  S  S  S  S  D  S  S  S  S  S  S  S  2  
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E     
              R  R  R  R  R  R  R  R     R  R  R  R  R  R  R     
              V  V  V  V  V  V  V  V     V  V  V  V  V  V  V     
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E     
              D  D  D  D  D  D  D  D     D  D  D  D  D  D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                 d:\maxplus2\max2lib\lab1\lab1.rpt
lab11

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     8/12( 66%)   3/12( 25%) 
B:    LC13 - LC24    12/12(100%)   3/12( 25%) 
C:    LC25 - LC36    11/12( 91%)   2/12( 16%) 
D:    LC37 - LC48    12/12(100%)   3/12( 25%) 


Total dedicated input pins used:                14/16     ( 87%)
Total I/O pins used:                            11/48     ( 22%)
Total logic cells used:                         43/48     ( 89%)
Average fan-in:                                  9.34
Total fan-in:                                   402

Total input pins required:                      19
Total output pins required:                      6
Total bidirectional pins required:               0
Total logic cells required:                     43
Total flipflops required:                        5

Synthesized logic cells:                        37/  48   ( 77%)



Device-Specific Information:                 d:\maxplus2\max2lib\lab1\lab1.rpt
lab11

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  19      -   -       INPUT  G           0    0    0    0  C
   5    (4)  (A)      INPUT              0    0    0    1  D2
   6    (5)  (A)      INPUT              0    0    0    1  D10
  26   (16)  (B)      INPUT     g        0    0    0    1  D11
  43   (32)  (C)      INPUT              0    0    0    1  D12
  60   (40)  (D)      INPUT     g        0    0    0    1  D13
  56      -   -       INPUT              0    0    6   15  F0
  55      -   -       INPUT              0    0    1   34  F1
  54      -   -       INPUT              0    0    6   34  F2
  50      -   -       INPUT              0    0    6   33  F3
  49      -   -       INPUT    s         0    0    1   18  Q0
  48      -   -       INPUT    s         0    0    1   19  Q1
  22      -   -       INPUT    s         0    0    1   17  Q3
  21      -   -       INPUT    s         0    0    1   12  Q4
  20      -   -       INPUT    s         0    0    1   16  Q5
  16      -   -       INPUT    s         0    0    1   12  Q6
  15      -   -       INPUT    s         0    0    1   12  Q7
  14      -   -       INPUT    s         0    0    1   12  Q8
  17      -   -       INPUT    s         0    0    1   12  Q9


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:                 d:\maxplus2\max2lib\lab1\lab1.rpt
lab11

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   9      8    A     OUTPUT             13    8    0    0  O
  23     13    B         FF   + g        3    3    1   24  Q2 (|rg:1|qi1:3|:20)
  58     38    D         FF   + g        3    7    1   19  Q10 (|ctr:27|qi2:7|:1)
  24     14    B         FF   + g        3    8    1   14  Q11 (|ctr:27|qi2:5|:1)
  59     39    D         FF   + g        3    8    1   11  Q12 (|ctr:27|qi2:3|:1)
  47     36    C         FF   + g        3    8    1    8  Q13 (|ctr:27|qi2:2|:1)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                 d:\maxplus2\max2lib\lab1\lab1.rpt
lab11

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  (2)     1    A       SOFT    s         2    0    1    0  |ctr:27|ci2:1|Ci2~1 (|ctr:27|ci2:1|~4~1)
  (3)     2    A       SOFT    s         1    1    1    0  |ctr:27|ci2:1|Ci2~2 (|ctr:27|ci2:1|~4~2)
  (4)     3    A       SOFT    s         2    0    1    0  |ctr:27|ci2:1|Ci2~3 (|ctr:27|ci2:1|~4~3)
 (36)    25    C       SOFT    s        13    5    1    0  |ctr:27|qi2:2|~23~1
 (37)    26    C       SOFT    s        12    5    1    0  |ctr:27|qi2:2|~23~2
 (38)    27    C       SOFT    s         7    2    1    0  |ctr:27|qi2:2|~23~3
 (39)    28    C       SOFT    s         6    2    1    0  |ctr:27|qi2:2|~23~4
 (57)    37    D       SOFT    sg        7    2    1    0  |ctr:27|qi2:2|~23~5
 (40)    29    C       SOFT    s         6    1    1    0  |ctr:27|qi2:2|~23~6
 (41)    30    C       SOFT    s         5    2    1    0  |ctr:27|qi2:2|~23~7
 (42)    31    C       SOFT    s         3    4    1    0  |ctr:27|qi2:2|~23~8
 (60)    40    D       SOFT    s        13    4    1    0  |ctr:27|qi2:3|~23~1
 (61)    41    D       SOFT    s        12    4    1    0  |ctr:27|qi2:3|~23~2
 (62)    42    D       SOFT    s         7    2    1    0  |ctr:27|qi2:3|~23~3
 (63)    43    D       SOFT    s         6    2    1    0  |ctr:27|qi2:3|~23~4
 (44)    33    C       SOFT    sg        7    2    1    0  |ctr:27|qi2:3|~23~5
 (64)    44    D       SOFT    s         6    1    1    0  |ctr:27|qi2:3|~23~6
 (65)    45    D       SOFT    s         5    2    1    0  |ctr:27|qi2:3|~23~7
 (66)    46    D       SOFT    s         3    3    1    0  |ctr:27|qi2:3|~23~8
 (26)    16    B       SOFT    s        13    3    1    0  |ctr:27|qi2:5|~23~1
 (25)    15    B       SOFT    s        12    3    1    0  |ctr:27|qi2:5|~23~2
 (27)    17    B       SOFT    s         7    2    1    0  |ctr:27|qi2:5|~23~3
 (28)    18    B       SOFT    s         6    2    1    0  |ctr:27|qi2:5|~23~4
 (29)    19    B       SOFT    s         7    2    1    0  |ctr:27|qi2:5|~23~5
 (30)    20    B       SOFT    s         6    1    1    0  |ctr:27|qi2:5|~23~6
 (31)    21    B       SOFT    s         5    2    1    0  |ctr:27|qi2:5|~23~7
 (32)    22    B       SOFT    s         1    2    1    0  |ctr:27|qi2:5|~23~8
 (67)    47    D       SOFT    s        13    2    1    0  |ctr:27|qi2:7|~23~1
 (45)    34    C       SOFT    sg       12    2    1    0  |ctr:27|qi2:7|~23~2
 (46)    35    C       SOFT    sg        7    2    1    0  |ctr:27|qi2:7|~23~3
 (68)    48    D       SOFT    s         6    2    1    0  |ctr:27|qi2:7|~23~4
 (10)     9    A       SOFT    sg        7    2    1    0  |ctr:27|qi2:7|~23~5
 (11)    10    A       SOFT    sg        6    1    1    0  |ctr:27|qi2:7|~23~6
 (12)    11    A       SOFT    sg        5    1    1    0  |ctr:27|qi2:7|~23~7
 (13)    12    A       SOFT    sg        7    1    1    0  |rg:1|qi1:3|~9~1
 (33)    23    B       SOFT    s         5    1    1    0  |rg:1|qi1:3|~9~2
 (34)    24    B       SOFT    s         3    1    1    0  |rg:1|qi1:3|~9~3


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                 d:\maxplus2\max2lib\lab1\lab1.rpt
lab11

** LOGIC CELL INTERCONNECTIONS **

                         Logic cells placed in LAB 'A'
        +--------------- LC1 |ctr:27|ci2:1|Ci2~1
        | +------------- LC2 |ctr:27|ci2:1|Ci2~2
        | | +----------- LC3 |ctr:27|ci2:1|Ci2~3
        | | | +--------- LC9 |ctr:27|qi2:7|~23~5
        | | | | +------- LC10 |ctr:27|qi2:7|~23~6
        | | | | | +----- LC11 |ctr:27|qi2:7|~23~7
        | | | | | | +--- LC8 O
        | | | | | | | +- LC12 |rg:1|qi1:3|~9~1
        | | | | | | | | 
        | | | | | | | |   Other LABs fed by signals
        | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | 
LC1  -> - - - - - - @ - | <-- |ctr:27|ci2:1|Ci2~1
LC2  -> - - - - - - @ - | <-- |ctr:27|ci2:1|Ci2~2
LC3  -> - - - - - - @ - | <-- |ctr:27|ci2:1|Ci2~3
LC9  -> - - - - - - - - | <-- |ctr:27|qi2:7|~23~5
LC10 -> - - - - - - - - | <-- |ctr:27|qi2:7|~23~6
LC11 -> - - - - - - - - | <-- |ctr:27|qi2:7|~23~7
LC8  -> - - - - - - - - | <-- O
LC12 -> - - - - - - - - | <-- |rg:1|qi1:3|~9~1

Pin
19   -> - - - - - - - - | <-- C
5    -> - - - - - - - * | <-- D2
6    -> - - - * - - - - | <-- D10
56   -> - - - - - - @ @ | <-- F0
55   -> @ - - @ @ @ @ @ | <-- F1
54   -> - @ - @ @ @ @ @ | <-- F2
50   -> - - @ @ @ @ @ @ | <-- F3
49   -> - - - - - - @ @ | <-- Q0
48   -> @ - - - - - @ @ | <-- Q1
22   -> - - @ @ - - @ - | <-- Q3
21   -> - - - @ - - @ - | <-- Q4
20   -> - - - @ @ - @ - | <-- Q5
16   -> - - - - @ - @ - | <-- Q6
15   -> - - - - @ - @ - | <-- Q7
14   -> - - - - - @ @ - | <-- Q8
17   -> - - - - - @ @ - | <-- Q9
LC13 -> - * - * - - * * | <-- Q2
LC38 -> - - - * * * * - | <-- Q10
LC14 -> - - - - - - * - | <-- Q11
LC39 -> - - - - - - * - | <-- Q12
LC36 -> - - - - - - * - | <-- Q13


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                 d:\maxplus2\max2lib\lab1\lab1.rpt
lab11

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'B'
        +----------------------- LC16 |ctr:27|qi2:5|~23~1
        | +--------------------- LC15 |ctr:27|qi2:5|~23~2
        | | +------------------- LC17 |ctr:27|qi2:5|~23~3
        | | | +----------------- LC18 |ctr:27|qi2:5|~23~4
        | | | | +--------------- LC19 |ctr:27|qi2:5|~23~5
        | | | | | +------------- LC20 |ctr:27|qi2:5|~23~6
        | | | | | | +----------- LC21 |ctr:27|qi2:5|~23~7
        | | | | | | | +--------- LC22 |ctr:27|qi2:5|~23~8
        | | | | | | | | +------- LC13 Q2
        | | | | | | | | | +----- LC14 Q11
        | | | | | | | | | | +--- LC23 |rg:1|qi1:3|~9~2
        | | | | | | | | | | | +- LC24 |rg:1|qi1:3|~9~3
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | 
LC16 -> - - - - - - - - - @ - - | <-- |ctr:27|qi2:5|~23~1
LC15 -> - - - - - - - - - @ - - | <-- |ctr:27|qi2:5|~23~2
LC17 -> - - - - - - - - - @ - - | <-- |ctr:27|qi2:5|~23~3
LC18 -> - - - - - - - - - @ - - | <-- |ctr:27|qi2:5|~23~4
LC19 -> - - - - - - - - - @ - - | <-- |ctr:27|qi2:5|~23~5
LC20 -> - - - - - - - - - @ - - | <-- |ctr:27|qi2:5|~23~6
LC21 -> - - - - - - - - - @ - - | <-- |ctr:27|qi2:5|~23~7
LC22 -> - - - - - - - - - @ - - | <-- |ctr:27|qi2:5|~23~8
LC13 -> @ @ @ @ @ - - - - - @ @ | <-- Q2
LC14 -> @ @ @ @ @ @ @ @ - - - - | <-- Q11
LC23 -> - - - - - - - - @ - - - | <-- |rg:1|qi1:3|~9~2
LC24 -> - - - - - - - - @ - - - | <-- |rg:1|qi1:3|~9~3

Pin
19   -> - - - - - - - - - - - - | <-- C
26   -> - - - - * - - - - - - - | <-- D11
56   -> @ - @ @ - - - - @ @ @ @ | <-- F0
55   -> @ @ @ @ @ @ @ - - - @ @ | <-- F1
54   -> @ @ @ @ @ @ @ - @ @ @ @ | <-- F2
50   -> @ @ @ @ @ @ @ @ @ @ - - | <-- F3
49   -> @ @ @ @ - - - - - - @ - | <-- Q0
48   -> @ @ @ @ - - - - - - @ - | <-- Q1
22   -> @ @ @ - @ - - - - - - - | <-- Q3
21   -> @ @ - - @ - - - - - - - | <-- Q4
20   -> @ @ - - @ @ - - - - - - | <-- Q5
16   -> @ @ - - - @ - - - - - - | <-- Q6
15   -> @ @ - - - @ - - - - - - | <-- Q7
14   -> @ @ - - - - @ - - - - - | <-- Q8
17   -> @ @ - - - - @ - - - - - | <-- Q9
LC38 -> * * - - - - * * - - - - | <-- Q10
LC12 -> - - - - - - - - * - - - | <-- |rg:1|qi1:3|~9~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                 d:\maxplus2\max2lib\lab1\lab1.rpt
lab11

** LOGIC CELL INTERCONNECTIONS **

                               Logic cells placed in LAB 'C'
        +--------------------- LC25 |ctr:27|qi2:2|~23~1
        | +------------------- LC26 |ctr:27|qi2:2|~23~2
        | | +----------------- LC27 |ctr:27|qi2:2|~23~3
        | | | +--------------- LC28 |ctr:27|qi2:2|~23~4
        | | | | +------------- LC29 |ctr:27|qi2:2|~23~6
        | | | | | +----------- LC30 |ctr:27|qi2:2|~23~7
        | | | | | | +--------- LC31 |ctr:27|qi2:2|~23~8
        | | | | | | | +------- LC33 |ctr:27|qi2:3|~23~5
        | | | | | | | | +----- LC34 |ctr:27|qi2:7|~23~2
        | | | | | | | | | +--- LC35 |ctr:27|qi2:7|~23~3
        | | | | | | | | | | +- LC36 Q13
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | 
LC25 -> - - - - - - - - - - @ | <-- |ctr:27|qi2:2|~23~1
LC26 -> - - - - - - - - - - @ | <-- |ctr:27|qi2:2|~23~2
LC27 -> - - - - - - - - - - @ | <-- |ctr:27|qi2:2|~23~3
LC28 -> - - - - - - - - - - @ | <-- |ctr:27|qi2:2|~23~4
LC29 -> - - - - - - - - - - @ | <-- |ctr:27|qi2:2|~23~6
LC30 -> - - - - - - - - - - @ | <-- |ctr:27|qi2:2|~23~7
LC31 -> - - - - - - - - - - @ | <-- |ctr:27|qi2:2|~23~8
LC33 -> - - - - - - - - - - - | <-- |ctr:27|qi2:3|~23~5
LC34 -> - - - - - - - - - - - | <-- |ctr:27|qi2:7|~23~2
LC35 -> - - - - - - - - - - - | <-- |ctr:27|qi2:7|~23~3
LC36 -> @ @ @ @ @ @ @ - - - - | <-- Q13

Pin
19   -> - - - - - - - - - - - | <-- C
43   -> - - - - - - - * - - - | <-- D12
56   -> @ - @ @ - - - - - @ @ | <-- F0
55   -> @ @ @ @ @ @ @ @ @ @ - | <-- F1
54   -> @ @ @ @ @ @ @ @ @ @ @ | <-- F2
50   -> @ @ @ @ @ @ @ @ @ @ @ | <-- F3
49   -> @ @ @ @ - - - - @ @ - | <-- Q0
48   -> @ @ @ @ - - - - @ @ - | <-- Q1
22   -> @ @ @ - - - - @ @ @ - | <-- Q3
21   -> @ @ - - - - - @ @ - - | <-- Q4
20   -> @ @ - - @ - - @ @ - - | <-- Q5
16   -> @ @ - - @ - - - @ - - | <-- Q6
15   -> @ @ - - @ - - - @ - - | <-- Q7
14   -> @ @ - - - @ - - @ - - | <-- Q8
17   -> @ @ - - - @ - - @ - - | <-- Q9
LC37 -> - - - - - - - - - - * | <-- |ctr:27|qi2:2|~23~5
LC13 -> * * * * - - - * * * - | <-- Q2
LC38 -> * * - - - * * - * * - | <-- Q10
LC14 -> * * - - - - * - - - - | <-- Q11
LC39 -> * * - - - - * * - - - | <-- Q12


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                 d:\maxplus2\max2lib\lab1\lab1.rpt
lab11

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'D'
        +----------------------- LC37 |ctr:27|qi2:2|~23~5
        | +--------------------- LC40 |ctr:27|qi2:3|~23~1
        | | +------------------- LC41 |ctr:27|qi2:3|~23~2
        | | | +----------------- LC42 |ctr:27|qi2:3|~23~3
        | | | | +--------------- LC43 |ctr:27|qi2:3|~23~4
        | | | | | +------------- LC44 |ctr:27|qi2:3|~23~6
        | | | | | | +----------- LC45 |ctr:27|qi2:3|~23~7
        | | | | | | | +--------- LC46 |ctr:27|qi2:3|~23~8
        | | | | | | | | +------- LC47 |ctr:27|qi2:7|~23~1
        | | | | | | | | | +----- LC48 |ctr:27|qi2:7|~23~4
        | | | | | | | | | | +--- LC38 Q10
        | | | | | | | | | | | +- LC39 Q12
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | 
LC37 -> - - - - - - - - - - - - | <-- |ctr:27|qi2:2|~23~5
LC40 -> - - - - - - - - - - - @ | <-- |ctr:27|qi2:3|~23~1
LC41 -> - - - - - - - - - - - @ | <-- |ctr:27|qi2:3|~23~2
LC42 -> - - - - - - - - - - - @ | <-- |ctr:27|qi2:3|~23~3
LC43 -> - - - - - - - - - - - @ | <-- |ctr:27|qi2:3|~23~4
LC44 -> - - - - - - - - - - - @ | <-- |ctr:27|qi2:3|~23~6
LC45 -> - - - - - - - - - - - @ | <-- |ctr:27|qi2:3|~23~7
LC46 -> - - - - - - - - - - - @ | <-- |ctr:27|qi2:3|~23~8
LC47 -> - - - - - - - - - - @ - | <-- |ctr:27|qi2:7|~23~1
LC48 -> - - - - - - - - - - @ - | <-- |ctr:27|qi2:7|~23~4
LC38 -> - @ @ - - - @ @ @ @ - - | <-- Q10
LC39 -> - @ @ @ @ @ @ @ - - - - | <-- Q12

Pin
19   -> - - - - - - - - - - - - | <-- C
60   -> * - - - - - - - - - - - | <-- D13
56   -> - @ - @ @ - - - @ @ @ @ | <-- F0
55   -> @ @ @ @ @ @ @ @ @ @ - - | <-- F1
54   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- F2
50   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- F3
49   -> - @ @ @ @ - - - @ @ - - | <-- Q0
48   -> - @ @ @ @ - - - @ @ - - | <-- Q1
22   -> @ @ @ @ - - - - @ - - - | <-- Q3
21   -> @ @ @ - - - - - @ - - - | <-- Q4
20   -> @ @ @ - - @ - - @ - - - | <-- Q5
16   -> - @ @ - - @ - - @ - - - | <-- Q6
15   -> - @ @ - - @ - - @ - - - | <-- Q7
14   -> - @ @ - - - @ - @ - - - | <-- Q8
17   -> - @ @ - - - @ - @ - - - | <-- Q9
LC33 -> - - - - - - - - - - - * | <-- |ctr:27|qi2:3|~23~5
LC34 -> - - - - - - - - - - * - | <-- |ctr:27|qi2:7|~23~2
LC35 -> - - - - - - - - - - * - | <-- |ctr:27|qi2:7|~23~3
LC9  -> - - - - - - - - - - * - | <-- |ctr:27|qi2:7|~23~5
LC10 -> - - - - - - - - - - * - | <-- |ctr:27|qi2:7|~23~6
LC11 -> - - - - - - - - - - * - | <-- |ctr:27|qi2:7|~23~7
LC13 -> * * * * * - - - * * - - | <-- Q2
LC14 -> - * * - - - - * - - - - | <-- Q11
LC36 -> * - - - - - - - - - - - | <-- Q13


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                 d:\maxplus2\max2lib\lab1\lab1.rpt
lab11

** EQUATIONS **

C        : INPUT;
C        : INPUT;
C        : INPUT;
D2       : INPUT;
D10      : INPUT;
D11      : INPUT;
D12      : INPUT;
D13      : INPUT;
F0       : INPUT;
F1       : INPUT;
F2       : INPUT;
F3       : INPUT;
Q0       : INPUT;
Q1       : INPUT;
Q3       : INPUT;
Q4       : INPUT;
Q5       : INPUT;
Q6       : INPUT;
Q7       : INPUT;
Q8       : INPUT;
Q9       : INPUT;

-- Node name is 'O' 
-- Equation name is 'O', location is LC008, type is output.
 O       = LCELL( _EQ001);
  _EQ001 =  F0 & !_LC001 &  Q0 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 &  Q10 &  Q11 &  Q12 &  Q13
         #  F0 &  F2 & !_LC001 &  Q0 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 &  Q10 &  Q11 &  Q12 &  Q13
         #  F0 &  F3 & !_LC001 &  Q0 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 &  Q10 &  Q11 &  Q12 &  Q13
         #  F0 &  F2 &  F3 & !_LC001 &  Q0 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 &  Q10 &  Q11 &  Q12 &  Q13
         #  F1 & !_LC002 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 &  Q11 &  Q12 &  Q13
         #  F1 &  F3 & !_LC002 &  Q1 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 &  Q11 &  Q12 &  Q13
         #  F2 & !_LC003 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 & 
              Q11 &  Q12 &  Q13
         #  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 &  Q11 &  Q12 & 
              Q13;

-- Node name is 'Q2' = '|rg:1|qi1:3|Qi' 
-- Equation name is 'Q2', type is output 
 Q2      = DFF(!_EQ002, GLOBAL( C), !_EQ003,  VCC);
  _EQ002 = !_LC012 & !_LC023 & !_LC024;
  _EQ003 =  F0 &  F2 &  F3;

-- Node name is 'Q10' = '|ctr:27|qi2:7|Qi1' 
-- Equation name is 'Q10', type is output 
 Q10     = DFF(!_EQ004, GLOBAL( C), !_EQ005,  VCC);
  _EQ004 = !_LC009 & !_LC010 & !_LC011 & !_LC034 & !_LC035 & !_LC047 & 
             !_LC048;
  _EQ005 =  F0 &  F2 &  F3;

-- Node name is 'Q11' = '|ctr:27|qi2:5|Qi1' 
-- Equation name is 'Q11', type is output 
 Q11     = DFF(!_EQ006, GLOBAL( C), !_EQ007,  VCC);
  _EQ006 = !_LC015 & !_LC016 & !_LC017 & !_LC018 & !_LC019 & !_LC020 & 
             !_LC021 & !_LC022;
  _EQ007 =  F0 &  F2 &  F3;

-- Node name is 'Q12' = '|ctr:27|qi2:3|Qi1' 
-- Equation name is 'Q12', type is output 
 Q12     = DFF(!_EQ008, GLOBAL( C), !_EQ009,  VCC);
  _EQ008 = !_LC033 & !_LC040 & !_LC041 & !_LC042 & !_LC043 & !_LC044 & 
             !_LC045 & !_LC046;
  _EQ009 =  F0 &  F2 &  F3;

-- Node name is 'Q13' = '|ctr:27|qi2:2|Qi1' 
-- Equation name is 'Q13', type is output 
 Q13     = DFF(!_EQ010, GLOBAL( C), !_EQ011,  VCC);
  _EQ010 = !_LC025 & !_LC026 & !_LC027 & !_LC028 & !_LC029 & !_LC030 & 
             !_LC031 & !_LC037;
  _EQ011 =  F0 &  F2 &  F3;

-- Node name is '|ctr:27|ci2:1|~4~1' = '|ctr:27|ci2:1|Ci2~1' 
-- Equation name is '_LC001', type is buried 
-- synthesized logic cell 
_LC001   = LCELL( _EQ012);
  _EQ012 = !F1 & !Q1;

-- Node name is '|ctr:27|ci2:1|~4~2' = '|ctr:27|ci2:1|Ci2~2' 
-- Equation name is '_LC002', type is buried 
-- synthesized logic cell 
_LC002   = LCELL( _EQ013);
  _EQ013 = !F2 & !Q2;

-- Node name is '|ctr:27|ci2:1|~4~3' = '|ctr:27|ci2:1|Ci2~3' 
-- Equation name is '_LC003', type is buried 
-- synthesized logic cell 
_LC003   = LCELL( _EQ014);
  _EQ014 = !F3 & !Q3;

-- Node name is '|ctr:27|qi2:2|~23~1' 
-- Equation name is '_LC025', type is buried 
-- synthesized logic cell 
_LC025   = LCELL( _EQ015);
  _EQ015 =  F0 & !F1 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 &  Q10 &  Q11 &  Q12 & !Q13
         #  F0 &  F1 & !F2 &  Q0 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 &  Q10 &  Q11 &  Q12 & !Q13
         #  F0 & !F1 &  F2 &  Q0 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 &  Q10 &  Q11 &  Q12 & !Q13
         #  F0 &  F1 &  F2 & !F3 &  Q0 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 &  Q10 &  Q11 &  Q12 & !Q13
         #  F0 & !F1 &  F3 &  Q0 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 &  Q10 &  Q11 &  Q12 & !Q13
         #  F0 &  F1 & !F2 &  F3 &  Q0 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 &  Q10 &  Q11 &  Q12 & !Q13
         #  F0 & !F1 &  F2 &  F3 &  Q0 &  Q1 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 &  Q10 &  Q11 &  Q12 & !Q13
         #  F1 & !F2 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 &  Q11 &  Q12 & !Q13;

-- Node name is '|ctr:27|qi2:2|~23~2' 
-- Equation name is '_LC026', type is buried 
-- synthesized logic cell 
_LC026   = LCELL( _EQ016);
  _EQ016 =  F1 &  F2 & !F3 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 &  Q11 &  Q12 & !Q13
         #  F1 & !F2 &  F3 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 &  Q11 &  Q12 & !Q13
         #  F2 & !F3 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 & 
              Q11 &  Q12 & !Q13
         # !F1 &  F2 &  F3 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 & 
              Q11 &  Q12 & !Q13
         # !F1 &  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 &  Q11 & 
              Q12 & !Q13
         # !F2 &  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 &  Q11 & 
              Q12 & !Q13
         # !F1 & !Q1 & !Q2 & !Q3 &  Q13
         # !F1 & !Q0 & !Q2 & !Q3 &  Q13;

-- Node name is '|ctr:27|qi2:2|~23~3' 
-- Equation name is '_LC027', type is buried 
-- synthesized logic cell 
_LC027   = LCELL( _EQ017);
  _EQ017 = !F0 & !F1 & !Q2 & !Q3 &  Q13
         # !F1 & !F2 & !Q1 & !Q3 &  Q13
         # !F2 & !Q0 & !Q1 & !Q3 &  Q13
         # !F0 & !F2 & !Q1 & !Q3 &  Q13
         # !F1 & !F2 & !Q0 & !Q3 &  Q13
         # !F0 & !F1 & !F2 & !Q3 &  Q13
         # !F1 & !F3 & !Q1 & !Q2 &  Q13
         # !F3 & !Q0 & !Q1 & !Q2 &  Q13;

-- Node name is '|ctr:27|qi2:2|~23~4' 
-- Equation name is '_LC028', type is buried 
-- synthesized logic cell 
_LC028   = LCELL( _EQ018);
  _EQ018 = !F0 & !F3 & !Q1 & !Q2 &  Q13
         # !F1 & !F3 & !Q0 & !Q2 &  Q13
         # !F0 & !F1 & !F3 & !Q2 &  Q13
         # !F1 & !F2 & !F3 & !Q1 &  Q13
         # !F2 & !F3 & !Q0 & !Q1 &  Q13
         # !F0 & !F2 & !F3 & !Q1 &  Q13
         # !F1 & !F2 & !F3 & !Q0 &  Q13
         # !F0 & !F1 & !F2 & !F3 &  Q13;

-- Node name is '|ctr:27|qi2:2|~23~5' 
-- Equation name is '_LC037', type is buried 
-- synthesized logic cell 
_LC037   = LCELL( _EQ019);
  _EQ019 =  D13 &  F1 &  F2 &  F3
         # !F2 & !Q2 & !Q3 &  Q13
         # !F2 & !F3 & !Q2 &  Q13
         # !F3 & !Q3 &  Q13
         # !F1 & !Q4 &  Q13
         # !F2 & !Q4 &  Q13
         # !F3 & !Q4 &  Q13
         # !F1 & !Q5 &  Q13;

-- Node name is '|ctr:27|qi2:2|~23~6' 
-- Equation name is '_LC029', type is buried 
-- synthesized logic cell 
_LC029   = LCELL( _EQ020);
  _EQ020 = !F2 & !Q5 &  Q13
         # !F3 & !Q5 &  Q13
         # !F1 & !Q6 &  Q13
         # !F2 & !Q6 &  Q13
         # !F3 & !Q6 &  Q13
         # !F1 & !Q7 &  Q13
         # !F2 & !Q7 &  Q13
         # !F3 & !Q7 &  Q13;

-- Node name is '|ctr:27|qi2:2|~23~7' 
-- Equation name is '_LC030', type is buried 
-- synthesized logic cell 
_LC030   = LCELL( _EQ021);
  _EQ021 = !F1 & !Q8 &  Q13
         # !F2 & !Q8 &  Q13
         # !F3 & !Q8 &  Q13
         # !F1 & !Q9 &  Q13
         # !F2 & !Q9 &  Q13
         # !F3 & !Q9 &  Q13
         # !F1 & !Q10 &  Q13
         # !F2 & !Q10 &  Q13;

-- Node name is '|ctr:27|qi2:2|~23~8' 
-- Equation name is '_LC031', type is buried 
-- synthesized logic cell 
_LC031   = LCELL( _EQ022);
  _EQ022 = !F3 & !Q10 &  Q13
         # !F1 & !Q11 &  Q13
         # !F2 & !Q11 &  Q13
         # !F3 & !Q11 &  Q13
         # !F1 & !Q12 &  Q13
         # !F2 & !Q12 &  Q13
         # !F3 & !Q12 &  Q13;

-- Node name is '|ctr:27|qi2:3|~23~1' 
-- Equation name is '_LC040', type is buried 
-- synthesized logic cell 
_LC040   = LCELL( _EQ023);
  _EQ023 =  F0 & !F1 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 &  Q10 &  Q11 & !Q12
         #  F0 &  F1 & !F2 &  Q0 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 &  Q10 &  Q11 & !Q12
         #  F0 & !F1 &  F2 &  Q0 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 &  Q10 &  Q11 & !Q12
         #  F0 &  F1 &  F2 & !F3 &  Q0 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 &  Q10 &  Q11 & !Q12
         #  F0 & !F1 &  F3 &  Q0 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 &  Q10 &  Q11 & !Q12
         #  F0 &  F1 & !F2 &  F3 &  Q0 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 &  Q10 &  Q11 & !Q12
         #  F0 & !F1 &  F2 &  F3 &  Q0 &  Q1 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 &  Q10 &  Q11 & !Q12
         #  F1 & !F2 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 &  Q11 & !Q12;

-- Node name is '|ctr:27|qi2:3|~23~2' 
-- Equation name is '_LC041', type is buried 
-- synthesized logic cell 
_LC041   = LCELL( _EQ024);
  _EQ024 =  F1 &  F2 & !F3 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 &  Q11 & !Q12
         #  F1 & !F2 &  F3 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 &  Q11 & !Q12
         #  F2 & !F3 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 & 
              Q11 & !Q12
         # !F1 &  F2 &  F3 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 & 
              Q11 & !Q12
         # !F1 &  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 &  Q11 & 
             !Q12
         # !F2 &  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 &  Q11 & 
             !Q12
         # !F1 & !Q1 & !Q2 & !Q3 &  Q12
         # !F1 & !Q0 & !Q2 & !Q3 &  Q12;

-- Node name is '|ctr:27|qi2:3|~23~3' 
-- Equation name is '_LC042', type is buried 
-- synthesized logic cell 
_LC042   = LCELL( _EQ025);
  _EQ025 = !F0 & !F1 & !Q2 & !Q3 &  Q12
         # !F1 & !F2 & !Q1 & !Q3 &  Q12
         # !F2 & !Q0 & !Q1 & !Q3 &  Q12
         # !F0 & !F2 & !Q1 & !Q3 &  Q12
         # !F1 & !F2 & !Q0 & !Q3 &  Q12
         # !F0 & !F1 & !F2 & !Q3 &  Q12
         # !F1 & !F3 & !Q1 & !Q2 &  Q12
         # !F3 & !Q0 & !Q1 & !Q2 &  Q12;

-- Node name is '|ctr:27|qi2:3|~23~4' 
-- Equation name is '_LC043', type is buried 
-- synthesized logic cell 
_LC043   = LCELL( _EQ026);
  _EQ026 = !F0 & !F3 & !Q1 & !Q2 &  Q12
         # !F1 & !F3 & !Q0 & !Q2 &  Q12
         # !F0 & !F1 & !F3 & !Q2 &  Q12
         # !F1 & !F2 & !F3 & !Q1 &  Q12
         # !F2 & !F3 & !Q0 & !Q1 &  Q12
         # !F0 & !F2 & !F3 & !Q1 &  Q12
         # !F1 & !F2 & !F3 & !Q0 &  Q12
         # !F0 & !F1 & !F2 & !F3 &  Q12;

-- Node name is '|ctr:27|qi2:3|~23~5' 
-- Equation name is '_LC033', type is buried 
-- synthesized logic cell 
_LC033   = LCELL( _EQ027);
  _EQ027 =  D12 &  F1 &  F2 &  F3
         # !F2 & !Q2 & !Q3 &  Q12
         # !F2 & !F3 & !Q2 &  Q12
         # !F3 & !Q3 &  Q12
         # !F1 & !Q4 &  Q12
         # !F2 & !Q4 &  Q12
         # !F3 & !Q4 &  Q12
         # !F1 & !Q5 &  Q12;

-- Node name is '|ctr:27|qi2:3|~23~6' 
-- Equation name is '_LC044', type is buried 
-- synthesized logic cell 
_LC044   = LCELL( _EQ028);
  _EQ028 = !F2 & !Q5 &  Q12
         # !F3 & !Q5 &  Q12
         # !F1 & !Q6 &  Q12
         # !F2 & !Q6 &  Q12
         # !F3 & !Q6 &  Q12
         # !F1 & !Q7 &  Q12
         # !F2 & !Q7 &  Q12
         # !F3 & !Q7 &  Q12;

-- Node name is '|ctr:27|qi2:3|~23~7' 
-- Equation name is '_LC045', type is buried 
-- synthesized logic cell 
_LC045   = LCELL( _EQ029);
  _EQ029 = !F1 & !Q8 &  Q12
         # !F2 & !Q8 &  Q12
         # !F3 & !Q8 &  Q12
         # !F1 & !Q9 &  Q12
         # !F2 & !Q9 &  Q12
         # !F3 & !Q9 &  Q12
         # !F1 & !Q10 &  Q12
         # !F2 & !Q10 &  Q12;

-- Node name is '|ctr:27|qi2:3|~23~8' 
-- Equation name is '_LC046', type is buried 
-- synthesized logic cell 
_LC046   = LCELL( _EQ030);
  _EQ030 = !F3 & !Q10 &  Q12
         # !F1 & !Q11 &  Q12
         # !F2 & !Q11 &  Q12
         # !F3 & !Q11 &  Q12;

-- Node name is '|ctr:27|qi2:5|~23~1' 
-- Equation name is '_LC016', type is buried 
-- synthesized logic cell 
_LC016   = LCELL( _EQ031);
  _EQ031 =  F0 & !F1 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 &  Q10 & !Q11
         #  F0 &  F1 & !F2 &  Q0 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 &  Q10 & !Q11
         #  F0 & !F1 &  F2 &  Q0 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 &  Q10 & !Q11
         #  F0 &  F1 &  F2 & !F3 &  Q0 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 &  Q10 & !Q11
         #  F0 & !F1 &  F3 &  Q0 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 &  Q10 & !Q11
         #  F0 &  F1 & !F2 &  F3 &  Q0 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 &  Q10 & !Q11
         #  F0 & !F1 &  F2 &  F3 &  Q0 &  Q1 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 &  Q10 & !Q11
         #  F1 & !F2 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 & !Q11;

-- Node name is '|ctr:27|qi2:5|~23~2' 
-- Equation name is '_LC015', type is buried 
-- synthesized logic cell 
_LC015   = LCELL( _EQ032);
  _EQ032 =  F1 &  F2 & !F3 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 & !Q11
         #  F1 & !F2 &  F3 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 & !Q11
         #  F2 & !F3 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 & 
             !Q11
         # !F1 &  F2 &  F3 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 & 
             !Q11
         # !F1 &  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 & !Q11
         # !F2 &  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 & !Q11
         # !F1 & !Q1 & !Q2 & !Q3 &  Q11
         # !F1 & !Q0 & !Q2 & !Q3 &  Q11;

-- Node name is '|ctr:27|qi2:5|~23~3' 
-- Equation name is '_LC017', type is buried 
-- synthesized logic cell 
_LC017   = LCELL( _EQ033);
  _EQ033 = !F0 & !F1 & !Q2 & !Q3 &  Q11
         # !F1 & !F2 & !Q1 & !Q3 &  Q11
         # !F2 & !Q0 & !Q1 & !Q3 &  Q11
         # !F0 & !F2 & !Q1 & !Q3 &  Q11
         # !F1 & !F2 & !Q0 & !Q3 &  Q11
         # !F0 & !F1 & !F2 & !Q3 &  Q11
         # !F1 & !F3 & !Q1 & !Q2 &  Q11
         # !F3 & !Q0 & !Q1 & !Q2 &  Q11;

-- Node name is '|ctr:27|qi2:5|~23~4' 
-- Equation name is '_LC018', type is buried 
-- synthesized logic cell 
_LC018   = LCELL( _EQ034);
  _EQ034 = !F0 & !F3 & !Q1 & !Q2 &  Q11
         # !F1 & !F3 & !Q0 & !Q2 &  Q11
         # !F0 & !F1 & !F3 & !Q2 &  Q11
         # !F1 & !F2 & !F3 & !Q1 &  Q11
         # !F2 & !F3 & !Q0 & !Q1 &  Q11
         # !F0 & !F2 & !F3 & !Q1 &  Q11
         # !F1 & !F2 & !F3 & !Q0 &  Q11
         # !F0 & !F1 & !F2 & !F3 &  Q11;

-- Node name is '|ctr:27|qi2:5|~23~5' 
-- Equation name is '_LC019', type is buried 
-- synthesized logic cell 
_LC019   = LCELL( _EQ035);
  _EQ035 =  D11 &  F1 &  F2 &  F3
         # !F2 & !Q2 & !Q3 &  Q11
         # !F2 & !F3 & !Q2 &  Q11
         # !F3 & !Q3 &  Q11
         # !F1 & !Q4 &  Q11
         # !F2 & !Q4 &  Q11
         # !F3 & !Q4 &  Q11
         # !F1 & !Q5 &  Q11;

-- Node name is '|ctr:27|qi2:5|~23~6' 
-- Equation name is '_LC020', type is buried 
-- synthesized logic cell 
_LC020   = LCELL( _EQ036);
  _EQ036 = !F2 & !Q5 &  Q11
         # !F3 & !Q5 &  Q11
         # !F1 & !Q6 &  Q11
         # !F2 & !Q6 &  Q11
         # !F3 & !Q6 &  Q11
         # !F1 & !Q7 &  Q11
         # !F2 & !Q7 &  Q11
         # !F3 & !Q7 &  Q11;

-- Node name is '|ctr:27|qi2:5|~23~7' 
-- Equation name is '_LC021', type is buried 
-- synthesized logic cell 
_LC021   = LCELL( _EQ037);
  _EQ037 = !F1 & !Q8 &  Q11
         # !F2 & !Q8 &  Q11
         # !F3 & !Q8 &  Q11
         # !F1 & !Q9 &  Q11
         # !F2 & !Q9 &  Q11
         # !F3 & !Q9 &  Q11
         # !F1 & !Q10 &  Q11
         # !F2 & !Q10 &  Q11;

-- Node name is '|ctr:27|qi2:5|~23~8' 
-- Equation name is '_LC022', type is buried 
-- synthesized logic cell 
_LC022   = LCELL( _EQ038);
  _EQ038 = !F3 & !Q10 &  Q11;

-- Node name is '|ctr:27|qi2:7|~23~1' 
-- Equation name is '_LC047', type is buried 
-- synthesized logic cell 
_LC047   = LCELL( _EQ039);
  _EQ039 =  F0 & !F1 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 & !Q10
         #  F0 &  F1 & !F2 &  Q0 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 & !Q10
         #  F0 & !F1 &  F2 &  Q0 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 & !Q10
         #  F0 &  F1 &  F2 & !F3 &  Q0 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 & !Q10
         #  F0 & !F1 &  F3 &  Q0 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 & !Q10
         #  F0 &  F1 & !F2 &  F3 &  Q0 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 & !Q10
         #  F0 & !F1 &  F2 &  F3 &  Q0 &  Q1 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & 
              Q9 & !Q10
         #  F1 & !F2 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
             !Q10;

-- Node name is '|ctr:27|qi2:7|~23~2' 
-- Equation name is '_LC034', type is buried 
-- synthesized logic cell 
_LC034   = LCELL( _EQ040);
  _EQ040 =  F1 &  F2 & !F3 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
             !Q10
         #  F1 & !F2 &  F3 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
             !Q10
         #  F2 & !F3 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & !Q10
         # !F1 &  F2 &  F3 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & !Q10
         # !F1 &  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & !Q10
         # !F2 &  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & !Q10
         # !F1 & !Q1 & !Q2 & !Q3 &  Q10
         # !F1 & !Q0 & !Q2 & !Q3 &  Q10;

-- Node name is '|ctr:27|qi2:7|~23~3' 
-- Equation name is '_LC035', type is buried 
-- synthesized logic cell 
_LC035   = LCELL( _EQ041);
  _EQ041 = !F0 & !F1 & !Q2 & !Q3 &  Q10
         # !F1 & !F2 & !Q1 & !Q3 &  Q10
         # !F2 & !Q0 & !Q1 & !Q3 &  Q10
         # !F0 & !F2 & !Q1 & !Q3 &  Q10
         # !F1 & !F2 & !Q0 & !Q3 &  Q10
         # !F0 & !F1 & !F2 & !Q3 &  Q10
         # !F1 & !F3 & !Q1 & !Q2 &  Q10
         # !F3 & !Q0 & !Q1 & !Q2 &  Q10;

-- Node name is '|ctr:27|qi2:7|~23~4' 
-- Equation name is '_LC048', type is buried 
-- synthesized logic cell 
_LC048   = LCELL( _EQ042);
  _EQ042 = !F0 & !F3 & !Q1 & !Q2 &  Q10
         # !F1 & !F3 & !Q0 & !Q2 &  Q10
         # !F0 & !F1 & !F3 & !Q2 &  Q10
         # !F1 & !F2 & !F3 & !Q1 &  Q10
         # !F2 & !F3 & !Q0 & !Q1 &  Q10
         # !F0 & !F2 & !F3 & !Q1 &  Q10
         # !F1 & !F2 & !F3 & !Q0 &  Q10
         # !F0 & !F1 & !F2 & !F3 &  Q10;

-- Node name is '|ctr:27|qi2:7|~23~5' 
-- Equation name is '_LC009', type is buried 
-- synthesized logic cell 
_LC009   = LCELL( _EQ043);
  _EQ043 =  D10 &  F1 &  F2 &  F3
         # !F2 & !Q2 & !Q3 &  Q10
         # !F2 & !F3 & !Q2 &  Q10
         # !F3 & !Q3 &  Q10
         # !F1 & !Q4 &  Q10
         # !F2 & !Q4 &  Q10
         # !F3 & !Q4 &  Q10
         # !F1 & !Q5 &  Q10;

-- Node name is '|ctr:27|qi2:7|~23~6' 
-- Equation name is '_LC010', type is buried 
-- synthesized logic cell 
_LC010   = LCELL( _EQ044);
  _EQ044 = !F2 & !Q5 &  Q10
         # !F3 & !Q5 &  Q10
         # !F1 & !Q6 &  Q10
         # !F2 & !Q6 &  Q10
         # !F3 & !Q6 &  Q10
         # !F1 & !Q7 &  Q10
         # !F2 & !Q7 &  Q10
         # !F3 & !Q7 &  Q10;

-- Node name is '|ctr:27|qi2:7|~23~7' 
-- Equation name is '_LC011', type is buried 
-- synthesized logic cell 
_LC011   = LCELL( _EQ045);
  _EQ045 = !F1 & !Q8 &  Q10
         # !F2 & !Q8 &  Q10
         # !F3 & !Q8 &  Q10
         # !F1 & !Q9 &  Q10
         # !F2 & !Q9 &  Q10
         # !F3 & !Q9 &  Q10;

-- Node name is '|rg:1|qi1:3|~9~1' 
-- Equation name is '_LC012', type is buried 
-- synthesized logic cell 
_LC012   = LCELL( _EQ046);
  _EQ046 =  F0 & !F1 &  F2 &  Q0 &  Q1 &  Q2
         #  F0 &  F1 &  F2 & !F3 &  Q0 &  Q2
         #  F1 &  F2 & !F3 &  Q1 &  Q2
         #  F0 & !F2 &  Q0 &  Q1 & !Q2
         #  F0 &  F1 & !F2 &  Q0 & !Q2
         #  F2 & !F3 & !Q0 & !Q1 & !Q2
         # !F0 &  F2 & !F3 & !Q1 & !Q2
         #  D2 &  F1 &  F2 &  F3;

-- Node name is '|rg:1|qi1:3|~9~2' 
-- Equation name is '_LC023', type is buried 
-- synthesized logic cell 
_LC023   = LCELL( _EQ047);
  _EQ047 =  F1 & !F2 &  Q1 & !Q2
         # !F1 & !F2 & !Q1 &  Q2
         # !F2 & !Q0 & !Q1 &  Q2
         # !F0 & !F2 & !Q1 &  Q2
         # !F1 & !F2 & !Q0 &  Q2
         # !F0 & !F1 & !F2 &  Q2
         # !F1 &  F2 & !Q1 & !Q2
         # !F1 &  F2 & !Q0 & !Q2;

-- Node name is '|rg:1|qi1:3|~9~3' 
-- Equation name is '_LC024', type is buried 
-- synthesized logic cell 
_LC024   = LCELL( _EQ048);
  _EQ048 = !F0 & !F1 &  F2 & !Q2;



Project Information                          d:\maxplus2\max2lib\lab1\lab1.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'CLASSIC' family

      MINIMIZATION                        = full
      SOFT_BUFFER_INSERTION               = on
      TURBO_BIT                           = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:06
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:06


Memory Allocated
-----------------

Peak memory allocated during compilation  = 3,377K
