EESchema-LIBRARY Version 2.3
#encoding utf-8
#SamacSys ECAD Model CY8C5868LTI-LP039
#/17195310/1717324/2.50/69/3/Integrated Circuit
DEF CY8C5868LTI-LP039 IC 0 30 Y Y 1 F N
F0 "IC" 3850 2100 50 H V L CNN
F1 "CY8C5868LTI-LP039" 3850 2000 50 H V L CNN
F2 "QFN40P800X800X100-69N-D" 3850 1900 50 H I L CNN
F3 "https://www.infineon.com/dgdl/Infineon-PSoC_5LP_CY8C58LP_Family_Datasheet_Programmable_System-on-Chip_(PSoC_)-DataSheet-v15_00-EN.pdf?fileId=8ac78c8c7d0d8da4017d0ec547013ab9" 3850 1800 50 H I L CNN
F4 "ARM Microcontrollers - MCU 256K Flash 64K SRAM PSoC 5LP" 3850 1700 50 H I L CNN "Description"
F5 "1" 3850 1600 50 H I L CNN "Height"
F6 "Infineon" 3850 1500 50 H I L CNN "Manufacturer_Name"
F7 "CY8C5868LTI-LP039" 3850 1400 50 H I L CNN "Manufacturer_Part_Number"
F8 "727-CY8C5868LTILP039" 3850 1300 50 H I L CNN "Mouser Part Number"
F9 "https://www.mouser.co.uk/ProductDetail/Infineon-Technologies/CY8C5868LTI-LP039?qs=hC%252B8fpRoqiKQur3BdPWdWw%3D%3D" 3850 1200 50 H I L CNN "Mouser Price/Stock"
F10 "CY8C5868LTI-LP039" 3850 1100 50 H I L CNN "Arrow Part Number"
F11 "https://www.arrow.com/en/products/cy8c5868lti-lp039/infineon-technologies-ag?utm_currency=USD&region=nac" 3850 1000 50 H I L CNN "Arrow Price/Stock"
DRAW
X (TRACEDATA[2]_GPIO)_P2[6] 1 0 0 200 R 50 50 0 0 P
X (TRACEDATA[3]_GPIO)_P2[7] 2 0 -100 200 R 50 50 0 0 P
X (I2C0:_SCL_SIO)_P12[4] 3 0 -200 200 R 50 50 0 0 P
X (I2C0:_SDA_SIO)_P12[5] 4 0 -300 200 R 50 50 0 0 P
X VSSB 5 0 -400 200 R 50 50 0 0 P
X IND 6 0 -500 200 R 50 50 0 0 P
X VBOOST 7 0 -600 200 R 50 50 0 0 P
X VBAT 8 0 -700 200 R 50 50 0 0 P
X VSSD_1 9 0 -800 200 R 50 50 0 0 P
X ~XRES 10 0 -900 200 R 50 50 0 0 P
X (TMS_SWDIO_GPIO)_P1[0] 11 0 -1000 200 R 50 50 0 0 P
X (TCK_SWDCK_GPIO)_P1[1] 12 0 -1100 200 R 50 50 0 0 P
X (CONFIGURABLE_~XRES_GPIO)_P1[2] 13 0 -1200 200 R 50 50 0 0 P
X (TDO_SWV_GPIO)_P1[3] 14 0 -1300 200 R 50 50 0 0 P
X (TDI_GPIO)_P1[4] 15 0 -1400 200 R 50 50 0 0 P
X (NTRST_GPIO)_P1[5] 16 0 -1500 200 R 50 50 0 0 P
X VDDIO1 17 0 -1600 200 R 50 50 0 0 P
X (GPIO)_P1[6] 18 1200 -3500 200 U 50 50 0 0 P
X (GPIO)_P1[7] 19 1300 -3500 200 U 50 50 0 0 P
X (SIO)_P12[6] 20 1400 -3500 200 U 50 50 0 0 P
X (SIO)_P12[7] 21 1500 -3500 200 U 50 50 0 0 P
X (USBIO_D+_SWDIO)_P15[6] 22 1600 -3500 200 U 50 50 0 0 P
X (USBIO_D-_SWDCK)_P15[7] 23 1700 -3500 200 U 50 50 0 0 P
X VDDD_1 24 1800 -3500 200 U 50 50 0 0 P
X VSSD_2 25 1900 -3500 200 U 50 50 0 0 P
X VCCD_1 26 2000 -3500 200 U 50 50 0 0 P
X (MHZ_XTAL:_XO_GPIO)_P15[0] 27 2100 -3500 200 U 50 50 0 0 P
X (MHZ_XTAL:_XI_GPIO)_P15[1] 28 2200 -3500 200 U 50 50 0 0 P
X (IDAC1_GPIO)_P3[0] 29 2300 -3500 200 U 50 50 0 0 P
X (IDAC3_GPIO)_P3[1] 30 2400 -3500 200 U 50 50 0 0 P
X (OPAMP3-_EXTREF1_GPIO)_P3[2] 31 2500 -3500 200 U 50 50 0 0 P
X (OPAMP3+_GPIO)_P3[3] 32 2600 -3500 200 U 50 50 0 0 P
X (OPAMP1-_GPIO)_P3[4] 33 2700 -3500 200 U 50 50 0 0 P
X (OPAMP1+_GPIO)_P3[5] 34 2800 -3500 200 U 50 50 0 0 P
X P0[3]_(GPIO_OPAMP0-_EXTREF0) 51 4000 0 200 L 50 50 0 0 P
X P0[2]_(GPIO_OPAMP0+_SAR1_EXTREF) 50 4000 -100 200 L 50 50 0 0 P
X P0[1]_(GPIO_OPAMP0OUT) 49 4000 -200 200 L 50 50 0 0 P
X P0[0]_(GPIO_OPAMP2OUT) 48 4000 -300 200 L 50 50 0 0 P
X P12[3]_(SIO) 47 4000 -400 200 L 50 50 0 0 P
X P12[2]_(SIO) 46 4000 -500 200 L 50 50 0 0 P
X VSSD_3 45 4000 -600 200 L 50 50 0 0 P
X VDDA 44 4000 -700 200 L 50 50 0 0 P
X VSSA 43 4000 -800 200 L 50 50 0 0 P
X VCCA 42 4000 -900 200 L 50 50 0 0 P
X P15[3]_(GPIO_KHZ_XTAL:_XI) 41 4000 -1000 200 L 50 50 0 0 P
X P15[2]_(GPIO_KHZ_XTAL:_XO) 40 4000 -1100 200 L 50 50 0 0 P
X P12[1]_(SIO_I2C1:_SDA) 39 4000 -1200 200 L 50 50 0 0 P
X P12[0]_(SIO_12C1:_SCL) 38 4000 -1300 200 L 50 50 0 0 P
X P3[7]_(GPIO_OPAMP3OUT) 37 4000 -1400 200 L 50 50 0 0 P
X P3[6]_(GPIO_OPAMP1OUT) 36 4000 -1500 200 L 50 50 0 0 P
X VDDIO3 35 4000 -1600 200 L 50 50 0 0 P
X EP 69 1100 2100 200 D 50 50 0 0 P
X P2[5]_(GPIO_TRACEDATA[1]) 68 1200 2100 200 D 50 50 0 0 P
X VDDIO2 67 1300 2100 200 D 50 50 0 0 P
X P2[4]_(GPIO_TRACEDATA[0]) 66 1400 2100 200 D 50 50 0 0 P
X P2[3]_(GPIO_TRACECLK) 65 1500 2100 200 D 50 50 0 0 P
X P2[2]_(GPIO) 64 1600 2100 200 D 50 50 0 0 P
X P2[1]_(GPIO) 63 1700 2100 200 D 50 50 0 0 P
X P2[0]_(GPIO) 62 1800 2100 200 D 50 50 0 0 P
X P15[5]_(GPOI) 61 1900 2100 200 D 50 50 0 0 P
X P15[4]_(GPIO) 60 2000 2100 200 D 50 50 0 0 P
X VDDD_2 59 2100 2100 200 D 50 50 0 0 P
X VSSD_4 58 2200 2100 200 D 50 50 0 0 P
X VCCD_2 57 2300 2100 200 D 50 50 0 0 P
X P0[7]_(GPIO_IDAC2) 56 2400 2100 200 D 50 50 0 0 P
X P0[6]_(GPIO_IDAC0) 55 2500 2100 200 D 50 50 0 0 P
X P0[5]_(GPIO_OPAMP2-) 54 2600 2100 200 D 50 50 0 0 P
X P0[4]_(GPIO_OPAMP2+_SAR0_EXTREF) 53 2700 2100 200 D 50 50 0 0 P
X VDDIO0 52 2800 2100 200 D 50 50 0 0 P
P 5 0 1 6 200 1900 3800 1900 3800 -3300 200 -3300 200 1900 N
ENDDRAW
ENDDEF
#
#End Library
