// Seed: 1630918017
module module_0 (
    output supply0 id_0,
    input wor id_1,
    output wand id_2,
    input wor id_3,
    input supply0 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input wor id_7,
    output uwire id_8,
    output wand id_9,
    input tri id_10,
    input wand id_11,
    input tri1 id_12,
    output tri1 id_13
);
  id_15(
      .id_0(id_9), .id_1(1), .id_2(id_2), .id_3(id_7)
  );
endmodule
module module_1 (
    output wor   id_0,
    input  wor   id_1,
    output logic id_2
);
  final begin
    id_2 <= 1;
  end
  module_0(
      id_0, id_1, id_0, id_1, id_1, id_1, id_0, id_1, id_0, id_0, id_1, id_1, id_1, id_0
  );
  supply1 id_4 = 1'b0;
  timeunit 1ps;
endmodule
