Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:12:34 MDT 2014
| Date         : Wed Nov 19 20:21:02 2014
| Host         : a8 running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -file rocketchip_wrapper_timing_summary_routed.rpt -pb rocketchip_wrapper_timing_summary_routed.pb
| Design       : rocketchip_wrapper
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.10 2014-03-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.631        0.000                      0                65885        0.042        0.000                      0                65879        2.100        0.000                       0                 30217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                             ------------         ----------      --------------
clk_200                                                                                                           {0.000 2.500}        5.000           200.000         
  gclk_fbout                                                                                                      {0.000 2.500}        5.000           200.000         
  host_clk_i                                                                                                      {0.000 10.000}       20.000          50.000          
clk_fpga_0                                                                                                        {0.000 4.000}        8.000           125.000         
core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {0.000 8.000}        16.000          62.500          
core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK  {0.000 8.000}        16.000          62.500          
  clkfbout                                                                                                        {0.000 8.000}        16.000          62.500          
  clkout0                                                                                                         {0.000 4.000}        8.000           125.000         
  clkout1                                                                                                         {0.000 8.000}        16.000          62.500          
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK                                                             {0.000 15.000}       30.000          33.333          
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE                                                           {0.000 30.000}       60.000          16.667          
gtrefclk                                                                                                          {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_200                                                                                                                 1.698        0.000                      0                  578        0.095        0.000                      0                  578        2.100        0.000                       0                   298  
  gclk_fbout                                                                                                                                                                                                                                                        3.929        0.000                       0                     2  
  host_clk_i                                                                                                            0.631        0.000                      0                57822        0.042        0.000                      0                57822        9.232        0.000                       0                 26525  
core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK                                                                                                                                                   13.576        0.000                       0                     1  
core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK                                                                                                                                                   13.576        0.000                       0                     6  
  clkfbout                                                                                                                                                                                                                                                         14.929        0.000                       0                     2  
  clkout0                                                                                                               2.544        0.000                      0                 5996        0.046        0.000                      0                 5995        2.286        0.000                       0                  2792  
  clkout1                                                                                                              13.931        0.000                      0                  164        0.121        0.000                      0                  164        7.600        0.000                       0                   134  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK                                                                  25.733        0.000                      0                  913        0.056        0.000                      0                  913       14.232        0.000                       0                   458  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE                                                                59.459        0.000                      0                    1        0.214        0.000                      0                    1       29.650        0.000                       0                     1  
gtrefclk                                                                                                                                                                                                                                                            6.462        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                               To Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                               --------                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0                                                  host_clk_i                                                     0.803        0.000                      0                   49        0.139        0.000                      0                   15  
host_clk_i                                               clkout0                                                        1.352        0.000                      0                   86        0.135        0.000                      0                   10  
clkout1                                                  clkout0                                                        5.853        0.000                      0                   28        0.137        0.000                      0                   28  
clkout0                                                  clkout1                                                        6.121        0.000                      0                   24        0.135        0.000                      0                   24  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         61.629        0.000                      0                   18       25.773        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             ----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                      clk_200                                                clk_200                                                      1.788        0.000                      0                   18        0.656        0.000                      0                   18  
**async_default**                                      clkout0                                                clkout0                                                      3.976        0.000                      0                   10        1.757        0.000                      0                   10  
**async_default**                                      dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       26.501        0.000                      0                   98        0.298        0.000                      0                   98  
**async_default**                                      host_clk_i                                             host_clk_i                                                  15.588        0.000                      0                  185        0.248        0.000                      0                  185  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_200
  To Clock:  clk_200

Setup :            0  Failing Endpoints,  Worst Slack        1.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.345ns (12.411%)  route 2.435ns (87.589%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 8.927 - 5.000 ) 
    Source Clock Delay      (SCD):    4.480ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  diff_clk_200/O
                         net (fo=2, routed)           2.117     2.923    clk_200
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.016 r  clk200_bufg/O
                         net (fo=294, routed)         1.464     4.480    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X158Y218                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y218       FDCE (Prop_fdce_C_Q)         0.259     4.739 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/Q
                         net (fo=2, routed)           1.847     6.586    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_init_wait_done_reg
    SLICE_X153Y132       LUT6 (Prop_lut6_I3_O)        0.043     6.629 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_onehot_tx_state[10]_i_4/O
                         net (fo=1, routed)           0.215     6.844    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_FSM_onehot_tx_state[10]_i_4
    SLICE_X152Y132       LUT6 (Prop_lut6_I1_O)        0.043     6.887 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_onehot_tx_state[10]_i_1/O
                         net (fo=10, routed)          0.373     7.260    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_FSM_onehot_tx_state[10]_i_1
    SLICE_X151Y130       FDRE                                         r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    H9                                                0.000     5.000 r  clk_200_p
                         net (fo=0)                   0.000     5.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     5.710 r  diff_clk_200/O
                         net (fo=2, routed)           1.956     7.666    clk_200
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.749 r  clk200_bufg/O
                         net (fo=294, routed)         1.178     8.927    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X151Y130                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[6]/C
                         clock pessimism              0.267     9.194    
                         clock uncertainty           -0.035     9.159    
    SLICE_X151Y130       FDRE (Setup_fdre_C_CE)      -0.201     8.958    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[6]
  -------------------------------------------------------------------
                         required time                          8.958    
                         arrival time                          -7.260    
  -------------------------------------------------------------------
                         slack                                  1.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.253ns (71.309%)  route 0.102ns (28.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  diff_clk_200/O
                         net (fo=2, routed)           1.112     1.454    clk_200
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk200_bufg/O
                         net (fo=294, routed)         0.606     2.086    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X147Y149                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y149       FDRE (Prop_fdre_C_Q)         0.100     2.186 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[11]/Q
                         net (fo=3, routed)           0.101     2.287    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[11]
    SLICE_X147Y149       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.399 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.400    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter_reg[8]_i_1__0
    SLICE_X147Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.441 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.441    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_7_time_out_counter_reg[12]_i_1__0
    SLICE_X147Y150       FDRE                                         r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  diff_clk_200/O
                         net (fo=2, routed)           1.191     1.611    clk_200
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.641 r  clk200_bufg/O
                         net (fo=294, routed)         0.795     2.436    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X147Y150                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[12]/C
                         clock pessimism             -0.161     2.275    
    SLICE_X147Y150       FDRE (Hold_fdre_C_D)         0.071     2.346    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clk_200_p }

Check Type        Corner  Lib Pin                       Reference Pin  Required  Actual  Slack   Location             Pin
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538     5.000   3.462   GTXE2_CHANNEL_X0Y10  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/CPLLLOCKDETCLK
Max Period        n/a     MMCME2_ADV/CLKIN1             n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y5      MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X154Y113       core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[17]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350     2.500   2.150   SLICE_X146Y124       core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  gclk_fbout
  To Clock:  gclk_fbout

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk_fbout
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.071     5.000   3.929   MMCME2_ADV_X1Y5  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y5  MMCME2_BASE_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  host_clk_i
  To Clock:  host_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 top/RocketTile/core/FPU/dfma/in_in1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/RocketTile/core/FPU/dfma/R7_reg[42]/S
                            (rising edge-triggered cell FDSE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        18.705ns  (logic 8.357ns (44.678%)  route 10.348ns (55.322%))
  Logic Levels:           39  (CARRY4=16 DSP48E1=3 LUT3=2 LUT4=5 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 24.876 - 20.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  diff_clk_200/O
                         net (fo=2, routed)           1.081     1.887    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.964 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.948     3.912    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.005 r  bufg_host_clk/O
                         net (fo=26529, routed)       1.565     5.570    top/RocketTile/core/FPU/dfma/host_clk
    SLICE_X50Y256                                                     r  top/RocketTile/core/FPU/dfma/in_in1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y256        FDRE (Prop_fdre_C_Q)         0.236     5.806 r  top/RocketTile/core/FPU/dfma/in_in1_reg[9]/Q
                         net (fo=3, routed)           0.253     6.059    RocketTile/core/FPU/dfma/in_in1[9]
    DSP48_X3Y102         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      2.964     9.023 r  T235__5/PCOUT[47]
                         net (fo=1, routed)           0.000     9.023    n_106_T235__5
    DSP48_X3Y103         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    10.242 r  T235__6/PCOUT[47]
                         net (fo=1, routed)           0.000    10.242    n_106_T235__6
    DSP48_X3Y104         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[36])
                                                      1.077    11.319 r  T235__7/P[36]
                         net (fo=2, routed)           0.877    12.197    RocketTile/core/FPU/dfma/fma/p_3_in[53]
    SLICE_X51Y255        LUT3 (Prop_lut3_I2_O)        0.049    12.246 r  R7[51]_i_667/O
                         net (fo=2, routed)           0.357    12.602    n_0_R7[51]_i_667
    SLICE_X51Y255        LUT4 (Prop_lut4_I3_O)        0.136    12.738 r  R7[51]_i_671/O
                         net (fo=1, routed)           0.000    12.738    n_0_R7[51]_i_671
    SLICE_X51Y255        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.005 r  R7_reg[51]_i_417/CO[3]
                         net (fo=1, routed)           0.000    13.005    n_0_R7_reg[51]_i_417
    SLICE_X51Y256        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.058 r  R7_reg[51]_i_416/CO[3]
                         net (fo=1, routed)           0.000    13.058    n_0_R7_reg[51]_i_416
    SLICE_X51Y257        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.111 r  R7_reg[51]_i_509/CO[3]
                         net (fo=1, routed)           0.000    13.111    n_0_R7_reg[51]_i_509
    SLICE_X51Y258        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.164 r  R7_reg[51]_i_462/CO[3]
                         net (fo=1, routed)           0.000    13.164    n_0_R7_reg[51]_i_462
    SLICE_X51Y259        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.217 r  R7_reg[51]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.217    n_0_R7_reg[51]_i_332
    SLICE_X51Y260        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.270 r  R7_reg[51]_i_331/CO[3]
                         net (fo=1, routed)           0.000    13.270    n_0_R7_reg[51]_i_331
    SLICE_X51Y261        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    13.436 r  R7_reg[51]_i_452/O[1]
                         net (fo=2, routed)           0.595    14.031    top/RocketTile/core/FPU/dfma/T760[78]
    SLICE_X53Y268        LUT6 (Prop_lut6_I3_O)        0.123    14.154 r  top/RocketTile/core/FPU/dfma/R7[51]_i_453/O
                         net (fo=1, routed)           0.000    14.154    top/RocketTile/core/FPU/dfma/n_0_R7[51]_i_453
    SLICE_X53Y268        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    14.347 r  top/RocketTile/core/FPU/dfma/R7_reg[51]_i_245/CO[3]
                         net (fo=1, routed)           0.000    14.347    top/RocketTile/core/FPU/dfma/n_0_R7_reg[51]_i_245
    SLICE_X53Y269        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.400 r  top/RocketTile/core/FPU/dfma/R7_reg[51]_i_246/CO[3]
                         net (fo=1, routed)           0.000    14.400    top/RocketTile/core/FPU/dfma/n_0_R7_reg[51]_i_246
    SLICE_X53Y270        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.453 r  top/RocketTile/core/FPU/dfma/R7_reg[51]_i_258/CO[3]
                         net (fo=1, routed)           0.000    14.453    top/RocketTile/core/FPU/dfma/n_0_R7_reg[51]_i_258
    SLICE_X53Y271        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.506 r  top/RocketTile/core/FPU/dfma/R7_reg[51]_i_243/CO[3]
                         net (fo=1, routed)           0.000    14.506    top/RocketTile/core/FPU/dfma/n_0_R7_reg[51]_i_243
    SLICE_X53Y272        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.559 r  top/RocketTile/core/FPU/dfma/R7_reg[51]_i_237/CO[3]
                         net (fo=1, routed)           0.000    14.559    top/RocketTile/core/FPU/dfma/n_0_R7_reg[51]_i_237
    SLICE_X53Y273        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.612 r  top/RocketTile/core/FPU/dfma/R7_reg[51]_i_90/CO[3]
                         net (fo=1, routed)           0.000    14.612    top/RocketTile/core/FPU/dfma/n_0_R7_reg[51]_i_90
    SLICE_X53Y274        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    14.723 r  top/RocketTile/core/FPU/dfma/R7_reg[64]_i_37/O[0]
                         net (fo=8, routed)           0.464    15.187    top/RocketTile/core/FPU/dfma/fma/T761[99]
    SLICE_X52Y273        LUT5 (Prop_lut5_I3_O)        0.124    15.311 r  top/RocketTile/core/FPU/dfma/R7[51]_i_297/O
                         net (fo=3, routed)           0.343    15.655    top/RocketTile/core/FPU/dfma/n_0_R7[51]_i_297
    SLICE_X52Y274        LUT6 (Prop_lut6_I0_O)        0.043    15.698 r  top/RocketTile/core/FPU/dfma/R7[51]_i_109/O
                         net (fo=3, routed)           0.368    16.066    top/RocketTile/core/FPU/dfma/n_0_R7[51]_i_109
    SLICE_X52Y274        LUT5 (Prop_lut5_I0_O)        0.043    16.109 r  top/RocketTile/core/FPU/dfma/R7[56]_i_29/O
                         net (fo=9, routed)           0.397    16.506    top/RocketTile/core/FPU/dfma/n_0_R7[56]_i_29
    SLICE_X52Y270        LUT6 (Prop_lut6_I5_O)        0.043    16.549 r  top/RocketTile/core/FPU/dfma/R7[56]_i_61/O
                         net (fo=129, routed)         0.578    17.127    top/RocketTile/core/FPU/dfma/n_0_R7[56]_i_61
    SLICE_X52Y263        LUT4 (Prop_lut4_I3_O)        0.043    17.170 r  top/RocketTile/core/FPU/dfma/R7[56]_i_35/O
                         net (fo=117, routed)         0.720    17.890    top/RocketTile/core/FPU/dfma/fma/normTo2ShiftDist[4]
    SLICE_X50Y251        LUT4 (Prop_lut4_I3_O)        0.043    17.933 r  top/RocketTile/core/FPU/dfma/R7[56]_i_24/O
                         net (fo=1, routed)           0.000    17.933    top/RocketTile/core/FPU/dfma/n_0_R7[56]_i_24
    SLICE_X50Y251        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    18.179 r  top/RocketTile/core/FPU/dfma/R7_reg[56]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.179    top/RocketTile/core/FPU/dfma/n_0_R7_reg[56]_i_5
    SLICE_X50Y252        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    18.330 r  top/RocketTile/core/FPU/dfma/R7_reg[63]_i_7/O[3]
                         net (fo=70, routed)          0.384    18.714    top/RocketTile/core/FPU/dfma/n_4_R7_reg[63]_i_7
    SLICE_X49Y252        LUT3 (Prop_lut3_I1_O)        0.120    18.834 f  top/RocketTile/core/FPU/dfma/R7[51]_i_55/O
                         net (fo=38, routed)          0.410    19.243    top/RocketTile/core/FPU/dfma/n_0_R7[51]_i_55
    SLICE_X46Y253        LUT5 (Prop_lut5_I4_O)        0.043    19.286 f  top/RocketTile/core/FPU/dfma/R7[51]_i_23/O
                         net (fo=111, routed)         0.621    19.908    top/RocketTile/core/FPU/dfma/n_0_R7[51]_i_23
    SLICE_X43Y253        LUT6 (Prop_lut6_I0_O)        0.043    19.951 f  top/RocketTile/core/FPU/dfma/R7[51]_i_18/O
                         net (fo=29, routed)          0.744    20.695    top/RocketTile/core/FPU/dfma/fma/T394[28]
    SLICE_X38Y258        LUT6 (Prop_lut6_I3_O)        0.043    20.738 f  top/RocketTile/core/FPU/dfma/R7[0]_i_58/O
                         net (fo=1, routed)           0.447    21.185    top/RocketTile/core/FPU/dfma/n_0_R7[0]_i_58
    SLICE_X38Y257        LUT6 (Prop_lut6_I0_O)        0.043    21.228 f  top/RocketTile/core/FPU/dfma/R7[0]_i_23/O
                         net (fo=2, routed)           0.633    21.861    top/RocketTile/core/FPU/dfma/n_0_R7[0]_i_23
    SLICE_X41Y253        LUT6 (Prop_lut6_I0_O)        0.043    21.904 f  top/RocketTile/core/FPU/dfma/R7[0]_i_8/O
                         net (fo=2, routed)           0.384    22.288    top/RocketTile/core/FPU/dfma/n_0_R7[0]_i_8
    SLICE_X40Y253        LUT6 (Prop_lut6_I3_O)        0.043    22.331 r  top/RocketTile/core/FPU/dfma/R7[56]_i_25/O
                         net (fo=2, routed)           0.354    22.685    top/RocketTile/core/FPU/dfma/n_0_R7[56]_i_25
    SLICE_X41Y253        LUT6 (Prop_lut6_I1_O)        0.043    22.728 r  top/RocketTile/core/FPU/dfma/R7[52]_i_2/O
                         net (fo=4, routed)           0.365    23.093    top/RocketTile/core/FPU/dfma/n_0_R7[52]_i_2
    SLICE_X43Y252        LUT5 (Prop_lut5_I3_O)        0.043    23.136 r  top/RocketTile/core/FPU/dfma/R2[2]_i_3__0/O
                         net (fo=4, routed)           0.510    23.646    top/RocketTile/core/FPU/dfma/n_0_R2[2]_i_3__0
    SLICE_X48Y248        LUT4 (Prop_lut4_I3_O)        0.043    23.689 r  top/RocketTile/core/FPU/dfma/R2[2]_i_1/O
                         net (fo=5, routed)           0.121    23.810    top/RocketTile/core/FPU/dfma/fma_io_exceptionFlags[2]
    SLICE_X48Y248        LUT4 (Prop_lut4_I0_O)        0.043    23.853 r  top/RocketTile/core/FPU/dfma/R7[61]_i_1/O
                         net (fo=53, routed)          0.422    24.275    top/RocketTile/core/FPU/dfma/n_0_R7[61]_i_1
    SLICE_X45Y247        FDSE                                         r  top/RocketTile/core/FPU/dfma/R7_reg[42]/S
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    H9                                                0.000    20.000 r  clk_200_p
                         net (fo=0)                   0.000    20.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710    20.710 r  diff_clk_200/O
                         net (fo=2, routed)           0.986    21.696    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    21.769 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.788    23.557    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    23.640 r  bufg_host_clk/O
                         net (fo=26529, routed)       1.236    24.876    top/RocketTile/core/FPU/dfma/host_clk
    SLICE_X45Y247                                                     r  top/RocketTile/core/FPU/dfma/R7_reg[42]/C
                         clock pessimism              0.408    25.284    
                         clock uncertainty           -0.074    25.210    
    SLICE_X45Y247        FDSE (Setup_fdse_C_S)       -0.304    24.906    top/RocketTile/core/FPU/dfma/R7_reg[42]
  -------------------------------------------------------------------
                         required time                         24.906    
                         arrival time                         -24.275    
  -------------------------------------------------------------------
                         slack                                  0.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.281ns (68.123%)  route 0.131ns (31.877%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.095ns
    Source Clock Delay      (SCD):    2.558ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  diff_clk_200/O
                         net (fo=2, routed)           0.503     0.845    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.895 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.969     1.864    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.890 r  bufg_host_clk/O
                         net (fo=26529, routed)       0.668     2.558    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X147Y249                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y249       FDRE (Prop_fdre_C_Q)         0.091     2.649 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/Q
                         net (fo=1, routed)           0.131     2.780    dbg_hub/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/O7[2]
    SLICE_X146Y249       LUT3 (Prop_lut3_I0_O)        0.064     2.844 r  dbg_hub/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[2]_i_2/O
                         net (fo=1, routed)           0.000     2.844    dbg_hub/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/n_0_addr[2]_i_2
    SLICE_X146Y249       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     2.929 r  dbg_hub/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.929    dbg_hub/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/n_0_addr_reg[4]_i_3
    SLICE_X146Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.970 r  dbg_hub/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[5]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.970    dbg_hub/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/n_0_addr_reg[4]_i_1
    SLICE_X146Y250       FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  diff_clk_200/O
                         net (fo=2, routed)           0.553     0.973    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.026 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.070    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.100 r  bufg_host_clk/O
                         net (fo=26529, routed)       0.995     3.095    dbg_hub/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X146Y250                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[4]/C
                         clock pessimism             -0.238     2.857    
    SLICE_X146Y250       FDRE (Hold_fdre_C_D)         0.071     2.928    dbg_hub/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         host_clk_i
Waveform:           { 0 10 }
Period:             20.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095     20.000  17.905   RAMB36_X8Y50     main_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   20.000  193.360  MMCME2_ADV_X1Y5  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768     10.000  9.232    SLICE_X48Y176    top/uncore/Queue_4/ram_reg_0_1_528_533/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768     10.000  9.232    SLICE_X38Y292    host_in_fifo/data_reg_0_31_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
  To Clock:  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       13.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
Waveform:           { 0 8 }
Period:             16.000
Sources:            { core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location             Pin
Min Period  n/a     GTXE2_CHANNEL/RXOUTCLK  n/a            2.424     16.000  13.576  GTXE2_CHANNEL_X0Y10  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK



---------------------------------------------------------------------------------------------------
From Clock:  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
  To Clock:  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       13.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Waveform:           { 0 8 }
Period:             16.000
Sources:            { core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location             Pin
Min Period  n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424     16.000  13.576  GTXE2_CHANNEL_X0Y10  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Max Period  n/a     MMCME2_ADV/CLKIN1       n/a            100.000   16.000  84.000  MMCME2_ADV_X0Y2      core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       14.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform:           { 0 8 }
Period:             16.000
Sources:            { core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.071     16.000  14.929  MMCME2_ADV_X0Y2  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   16.000  84.000  MMCME2_ADV_X0Y2  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.544ns  (required time - arrival time)
  Source:                 temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 0.336ns (6.724%)  route 4.661ns (93.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 13.032 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.997 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.441     2.438    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.515 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     3.999    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.092 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2790, routed)        1.402     5.494    temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_tx_reset_i/tx_axi_clk
    SLICE_X134Y225                                                    r  temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y225       FDSE (Prop_fdse_C_Q)         0.204     5.698 r  temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_tx_reset_i/sync_rst1_reg/Q
                         net (fo=316, routed)         3.944     9.642    temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/I2
    SLICE_X149Y215       LUT5 (Prop_lut5_I1_O)        0.132     9.774 r  temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.717    10.491    temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/n_19_sync_good_rx
    SLICE_X150Y232       FDRE                                         r  temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.931 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.285    10.216    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.289 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.656    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.739 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2790, routed)        1.293    13.032    temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X150Y232                                                    r  temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]/C
                         clock pessimism              0.476    13.508    
                         clock uncertainty           -0.077    13.431    
    SLICE_X150Y232       FDRE (Setup_fdre_C_R)       -0.397    13.034    temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.034    
                         arrival time                         -10.491    
  -------------------------------------------------------------------
                         slack                                  2.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.118%)  route 0.092ns (47.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.849ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.380 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.616     0.996    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.046 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.626    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.652 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2790, routed)        0.640     2.292    temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X143Y240                                                    r  temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y240       FDRE (Prop_fdre_C_Q)         0.100     2.392 r  temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[29]/Q
                         net (fo=2, routed)           0.092     2.484    temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/D
    SLICE_X140Y240       RAMD64E                                      r  temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.424 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.827     1.251    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.304 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.953    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.983 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2790, routed)        0.866     2.849    temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/WCLK
    SLICE_X140Y240                                                    r  temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.543     2.306    
    SLICE_X140Y240       RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.438    temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.438    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform:           { 0 4 }
Period:             8.000
Sources:            { core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y10  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y2      core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.768     4.000   3.232    SLICE_X136Y221       temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            0.768     4.000   3.232    SLICE_X136Y221       temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       13.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.931ns  (required time - arrival time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.266ns (16.773%)  route 1.320ns (83.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 20.863 - 16.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.997 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.441     2.438    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.515 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     3.999    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.092 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.304     5.396    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/I2
    SLICE_X147Y121                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y121       FDRE (Prop_fdre_C_Q)         0.223     5.619 f  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.761     6.380    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_run_phase_alignment_int_s3_reg
    SLICE_X136Y122       LUT1 (Prop_lut1_I0_O)        0.043     6.423 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__0/O
                         net (fo=13, routed)          0.559     6.982    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_1__0
    SLICE_X137Y122       FDRE                                         r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.931 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.285    18.216    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.289 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.656    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.739 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.124    20.863    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/I2
    SLICE_X137Y122                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.439    21.302    
                         clock uncertainty           -0.085    21.217    
    SLICE_X137Y122       FDRE (Setup_fdre_C_R)       -0.304    20.913    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         20.913    
                         arrival time                          -6.982    
  -------------------------------------------------------------------
                         slack                                 13.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[9]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.100ns (26.202%)  route 0.282ns (73.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.380 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.616     0.996    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.046 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.626    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.652 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.601     2.253    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X163Y134                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDRE (Prop_fdre_C_Q)         0.100     2.353 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/Q
                         net (fo=1, routed)           0.282     2.635    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[9]
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.424 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.827     1.251    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.304 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.953    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.983 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.971     2.954    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTXE2_CHANNEL_X0Y10                                               r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.519     2.435    
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[9])
                                                      0.078     2.513    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform:           { 0 8 }
Period:             16.000
Sources:            { core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required  Actual  Slack    Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.030     16.000  12.970   GTXE2_CHANNEL_X0Y10  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360   16.000  197.360  MMCME2_ADV_X0Y2      core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.400     8.000   7.600    SLICE_X161Y133       core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350     8.000   7.650    SLICE_X136Y122       core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       25.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.733ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[48]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.345ns (9.509%)  route 3.283ns (90.491%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 34.865 - 30.000 ) 
    Source Clock Delay      (SCD):    5.820ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.092     4.092    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.185 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.635     5.820    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X154Y255                                                    r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y255       FDCE (Prop_fdce_C_Q)         0.259     6.079 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.478     6.557    dbg_hub/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X154Y255       LUT6 (Prop_lut6_I0_O)        0.043     6.600 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.637     7.236    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X155Y251       LUT6 (Prop_lut6_I5_O)        0.043     7.279 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_1/O
                         net (fo=135, routed)         2.169     9.448    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/SR[0]
    SLICE_X161Y228       FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[48]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.489    33.489    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    33.572 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.293    34.865    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/idrck
    SLICE_X161Y228                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[48]/C
                         clock pessimism              0.656    35.521    
                         clock uncertainty           -0.035    35.486    
    SLICE_X161Y228       FDRE (Setup_fdre_C_R)       -0.304    35.182    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[48]
  -------------------------------------------------------------------
                         required time                         35.182    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                 25.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.680%)  route 0.101ns (50.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.308     2.308    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.334 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.669     3.003    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X147Y246                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y246       FDCE (Prop_fdce_C_Q)         0.100     3.103 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.101     3.204    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X148Y246       RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.677     2.677    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.707 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.896     3.603    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X148Y246                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.586     3.017    
    SLICE_X148Y246       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.148    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -3.148    
                         arrival time                           3.204    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform:           { 0 15 }
Period:             30.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     BUFG/I      n/a            1.408     30.000  28.591  BUFGCTRL_X0Y2   dbg_hub/inst/u_bufg_icon/I
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768     15.000  14.232  SLICE_X142Y247  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768     15.000  14.232  SLICE_X142Y247  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       59.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.459ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.218ns (43.329%)  route 0.285ns (56.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.884ns = ( 60.884 - 60.000 ) 
    Source Clock Delay      (SCD):    1.061ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.061     1.061    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X156Y256                                                    r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y256       FDCE (Prop_fdce_C_Q)         0.175     1.236 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.285     1.521    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X156Y256       LUT1 (Prop_lut1_I0_O)        0.043     1.564 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     1.564    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X156Y256       FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.884    60.884    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X156Y256                                                    r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.177    61.061    
                         clock uncertainty           -0.035    61.025    
    SLICE_X156Y256       FDCE (Setup_fdce_C_D)       -0.003    61.022    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         61.022    
                         arrival time                          -1.564    
  -------------------------------------------------------------------
                         slack                                 59.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.111ns (43.169%)  route 0.146ns (56.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.641ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.535     0.535    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X156Y256                                                    r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y256       FDCE (Prop_fdce_C_Q)         0.083     0.618 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.146     0.764    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X156Y256       LUT1 (Prop_lut1_I0_O)        0.028     0.792 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     0.792    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X156Y256       FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.641     0.641    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X156Y256                                                    r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.106     0.535    
    SLICE_X156Y256       FDCE (Hold_fdce_C_D)         0.043     0.578    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -0.578    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform:           { 0 30 }
Period:             60.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     FDCE/C   n/a            0.700     60.000  59.300  SLICE_X156Y256  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350     30.000  29.650  SLICE_X156Y256  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350     30.000  29.650  SLICE_X156Y256  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  gtrefclk
  To Clock:  gtrefclk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        6.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtrefclk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { sfp_125_clk_p }

Check Type  Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     8.000   6.462  GTXE2_CHANNEL_X0Y10  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/GTREFCLK0



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  host_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 temac0/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temac0/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (host_clk_i rise@20.000ns - clkout0 rise@16.000ns)
  Data Path Delay:        2.297ns  (logic 0.223ns (9.710%)  route 2.074ns (90.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 24.933 - 20.000 ) 
    Source Clock Delay      (SCD):    5.554ns = ( 21.554 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.153ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904    16.904    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    16.997 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.441    18.438    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    18.515 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    19.999    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    20.092 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2790, routed)        1.462    21.554    temac0/user_side_FIFO/rx_fifo_i/I2
    SLICE_X150Y231                                                    r  temac0/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y231       FDRE (Prop_fdre_C_Q)         0.223    21.777 r  temac0/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/Q
                         net (fo=2, routed)           2.074    23.851    temac0/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_in
    SLICE_X156Y231       FDRE                                         r  temac0/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    H9                                                0.000    20.000 r  clk_200_p
                         net (fo=0)                   0.000    20.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710    20.710 r  diff_clk_200/O
                         net (fo=2, routed)           0.986    21.696    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    21.769 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.788    23.557    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    23.640 r  bufg_host_clk/O
                         net (fo=26529, routed)       1.293    24.933    temac0/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/host_clk
    SLICE_X156Y231                                                    r  temac0/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0/C
                         clock pessimism              0.000    24.933    
                         clock uncertainty           -0.291    24.642    
    SLICE_X156Y231       FDRE (Setup_fdre_C_D)        0.011    24.653    temac0/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         24.653    
                         arrival time                         -23.851    
  -------------------------------------------------------------------
                         slack                                  0.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 temac0/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temac0/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.100ns (8.824%)  route 1.033ns (91.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.153ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.380 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.616     0.996    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.046 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.626    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.652 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2790, routed)        0.666     2.318    temac0/user_side_FIFO/tx_fifo_i/I1
    SLICE_X153Y234                                                    r  temac0/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y234       FDRE (Prop_fdre_C_Q)         0.100     2.418 r  temac0/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/Q
                         net (fo=1, routed)           1.033     3.451    temac0/user_side_FIFO/tx_fifo_i/rd_addr_txfer[4]
    SLICE_X153Y235       FDRE                                         r  temac0/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  diff_clk_200/O
                         net (fo=2, routed)           0.553     0.973    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.026 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.070    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.100 r  bufg_host_clk/O
                         net (fo=26529, routed)       0.889     2.989    temac0/user_side_FIFO/tx_fifo_i/host_clk
    SLICE_X153Y235                                                    r  temac0/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/C
                         clock pessimism              0.000     2.989    
                         clock uncertainty            0.291     3.279    
    SLICE_X153Y235       FDRE (Hold_fdre_C_D)         0.033     3.312    temac0/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.312    
                         arrival time                           3.451    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
From Clock:  host_clk_i
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 temac0/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            temac0/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@24.000ns - host_clk_i rise@20.000ns)
  Data Path Delay:        1.912ns  (logic 0.223ns (11.662%)  route 1.689ns (88.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 29.029 - 24.000 ) 
    Source Clock Delay      (SCD):    5.466ns = ( 25.466 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.153ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    H9                                                0.000    20.000 r  clk_200_p
                         net (fo=0)                   0.000    20.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806    20.806 r  diff_clk_200/O
                         net (fo=2, routed)           1.081    21.887    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    21.964 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.948    23.912    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    24.005 r  bufg_host_clk/O
                         net (fo=26529, routed)       1.461    25.466    temac0/user_side_FIFO/rx_fifo_i/host_clk
    SLICE_X146Y233                                                    r  temac0/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y233       FDRE (Prop_fdre_C_Q)         0.223    25.689 r  temac0/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/Q
                         net (fo=3, routed)           1.689    27.378    temac0/user_side_FIFO/rx_fifo_i/n_0_rd_addr_reg[10]
    SLICE_X147Y230       FDRE                                         r  temac0/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    24.848    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    24.931 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.285    26.216    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    26.289 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    27.656    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.739 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2790, routed)        1.290    29.029    temac0/user_side_FIFO/rx_fifo_i/I2
    SLICE_X147Y230                                                    r  temac0/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/C
                         clock pessimism              0.000    29.029    
                         clock uncertainty           -0.291    28.738    
    SLICE_X147Y230       FDRE (Setup_fdre_C_D)       -0.008    28.730    temac0/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         28.730    
                         arrival time                         -27.378    
  -------------------------------------------------------------------
                         slack                                  1.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 temac0/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            temac0/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.091ns (12.164%)  route 0.657ns (87.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.875ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.153ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  diff_clk_200/O
                         net (fo=2, routed)           0.503     0.845    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.895 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.969     1.864    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.890 r  bufg_host_clk/O
                         net (fo=26529, routed)       0.671     2.561    temac0/user_side_FIFO/tx_fifo_i/host_clk
    SLICE_X157Y248                                                    r  temac0/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y248       FDRE (Prop_fdre_C_Q)         0.091     2.652 r  temac0/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/Q
                         net (fo=1, routed)           0.657     3.309    temac0/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_in
    SLICE_X161Y232       FDRE                                         r  temac0/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.424 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.827     1.251    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.304 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.953    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.983 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2790, routed)        0.892     2.875    temac0/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/I1
    SLICE_X161Y232                                                    r  temac0/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/C
                         clock pessimism              0.000     2.875    
                         clock uncertainty            0.291     3.166    
    SLICE_X161Y232       FDRE (Hold_fdre_C_D)         0.009     3.175    temac0/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -3.175    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  0.135    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 1.009ns (66.883%)  route 0.500ns (33.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 12.923 - 8.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.997 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.441     2.438    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.515 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     3.999    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.092 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.488     5.580    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTXE2_CHANNEL_X0Y10                                               r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCLKCORCNT[0])
                                                      1.009     6.589 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXCLKCORCNT[0]
                         net (fo=1, routed)           0.500     7.089    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_int[0]
    SLICE_X160Y137       FDRE                                         r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.931 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.285    10.216    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.289 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.656    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.739 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2790, routed)        1.184    12.923    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y137                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]/C
                         clock pessimism              0.226    13.149    
                         clock uncertainty           -0.205    12.944    
    SLICE_X160Y137       FDRE (Setup_fdre_C_D)       -0.002    12.942    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.942    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                  5.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.100ns (15.380%)  route 0.550ns (84.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.380 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.616     0.996    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.046 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.626    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.652 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.601     2.253    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X163Y136                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.100     2.353 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/Q
                         net (fo=1, routed)           0.550     2.903    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[14]
    SLICE_X162Y137       FDRE                                         r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.424 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.827     1.251    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.304 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.953    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.983 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2790, routed)        0.803     2.786    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y137                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/C
                         clock pessimism             -0.258     2.528    
                         clock uncertainty            0.205     2.733    
    SLICE_X162Y137       FDRE (Hold_fdre_C_D)         0.033     2.766    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.766    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        6.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.394ns  (logic 0.223ns (15.996%)  route 1.171ns (84.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 20.920 - 16.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 13.407 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     8.997 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.441    10.438    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.515 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    11.999    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.092 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2790, routed)        1.315    13.407    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y133                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.223    13.630 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           1.171    14.801    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_double[15]
    SLICE_X163Y133       FDRE                                         r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.931 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.285    18.216    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.289 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.656    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.739 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.181    20.920    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X163Y133                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism              0.226    21.146    
                         clock uncertainty           -0.205    20.941    
    SLICE_X163Y133       FDRE (Setup_fdre_C_D)       -0.019    20.922    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         20.922    
                         arrival time                         -14.801    
  -------------------------------------------------------------------
                         slack                                  6.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.118ns (17.930%)  route 0.540ns (82.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.789ns
    Source Clock Delay      (SCD):    2.256ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.380 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.616     0.996    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.046 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.626    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.652 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2790, routed)        0.604     2.256    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y142                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y142       FDRE (Prop_fdre_C_Q)         0.118     2.374 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double_reg/Q
                         net (fo=1, routed)           0.540     2.914    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double
    SLICE_X162Y141       FDRE                                         r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.424 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.827     1.251    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.304 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.953    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.983 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.806     2.789    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X162Y141                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/C
                         clock pessimism             -0.258     2.531    
                         clock uncertainty            0.205     2.736    
    SLICE_X162Y141       FDRE (Hold_fdre_C_D)         0.043     2.779    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg
  -------------------------------------------------------------------
                         required time                         -2.779    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.135    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       61.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       25.773ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             61.629ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.138ns (20.435%)  route 0.537ns (79.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.085ns = ( 33.085 - 30.000 ) 
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.641     0.641    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X156Y256                                                    r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y256       FDCE (Prop_fdce_C_Q)         0.103     0.744 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.291     1.034    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X155Y256       LUT2 (Prop_lut2_I1_O)        0.035     1.069 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.247     1.316    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X154Y255       FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.308    62.308    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    62.334 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.751    63.085    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X154Y255                                                    r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000    63.085    
                         clock uncertainty           -0.035    63.050    
    SLICE_X154Y255       FDCE (Setup_fdce_C_CE)      -0.105    62.945    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         62.945    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                 61.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.773ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.771ns  (logic 0.175ns (22.711%)  route 0.596ns (77.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.820ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.884    60.884    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X156Y256                                                    r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y256       FDCE (Prop_fdce_C_Q)         0.139    61.023 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.241    61.264    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X156Y256       LUT1 (Prop_lut1_I0_O)        0.036    61.300 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.354    61.654    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X155Y255       FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.092    34.092    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    34.185 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.635    35.820    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X155Y255                                                    r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    35.820    
                         clock uncertainty            0.035    35.855    
    SLICE_X155Y255       FDRE (Hold_fdre_C_R)         0.026    35.881    dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                        -35.881    
                         arrival time                          61.654    
  -------------------------------------------------------------------
                         slack                                 25.773    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_200
  To Clock:  clk_200

Setup :            0  Failing Endpoints,  Worst Slack        1.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.656ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 core_wrapper/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.259ns (8.720%)  route 2.711ns (91.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns = ( 9.043 - 5.000 ) 
    Source Clock Delay      (SCD):    4.329ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  diff_clk_200/O
                         net (fo=2, routed)           2.117     2.923    clk_200
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.016 r  clk200_bufg/O
                         net (fo=294, routed)         1.313     4.329    core_wrapper/inst/core_resets_i/independent_clock_bufg
    SLICE_X154Y130                                                    r  core_wrapper/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y130       FDPE (Prop_fdpe_C_Q)         0.259     4.588 f  core_wrapper/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=55, routed)          2.711     7.299    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X158Y219       FDCE                                         f  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    H9                                                0.000     5.000 r  clk_200_p
                         net (fo=0)                   0.000     5.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     5.710 r  diff_clk_200/O
                         net (fo=2, routed)           1.956     7.666    clk_200
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.749 r  clk200_bufg/O
                         net (fo=294, routed)         1.294     9.043    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X158Y219                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.267     9.310    
                         clock uncertainty           -0.035     9.275    
    SLICE_X158Y219       FDCE (Recov_fdce_C_CLR)     -0.187     9.088    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.088    
                         arrival time                          -7.299    
  -------------------------------------------------------------------
                         slack                                  1.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 core_wrapper/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.118ns (18.552%)  route 0.518ns (81.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  diff_clk_200/O
                         net (fo=2, routed)           1.112     1.454    clk_200
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk200_bufg/O
                         net (fo=294, routed)         0.599     2.079    core_wrapper/inst/core_resets_i/independent_clock_bufg
    SLICE_X154Y130                                                    r  core_wrapper/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y130       FDPE (Prop_fdpe_C_Q)         0.118     2.197 f  core_wrapper/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=55, routed)          0.518     2.715    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X148Y130       FDCE                                         f  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  diff_clk_200/O
                         net (fo=2, routed)           1.191     1.611    clk_200
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.641 r  clk200_bufg/O
                         net (fo=294, routed)         0.797     2.438    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X148Y130                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.329     2.109    
    SLICE_X148Y130       FDCE (Remov_fdce_C_CLR)     -0.050     2.059    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.656    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.757ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temac0/tx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.204ns (5.520%)  route 3.491ns (94.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 13.036 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.997 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.441     2.438    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.515 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     3.999    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.092 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2790, routed)        1.402     5.494    temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_tx_reset_i/tx_axi_clk
    SLICE_X134Y225                                                    r  temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y225       FDSE (Prop_fdse_C_Q)         0.204     5.698 f  temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_tx_reset_i/sync_rst1_reg/Q
                         net (fo=316, routed)         3.491     9.189    temac0/tx_mac_reset_gen/reset_in
    SLICE_X156Y233       FDPE                                         f  temac0/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.931 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.285    10.216    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.289 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.656    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.739 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2790, routed)        1.297    13.036    temac0/tx_mac_reset_gen/I1
    SLICE_X156Y233                                                    r  temac0/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.476    13.512    
                         clock uncertainty           -0.077    13.435    
    SLICE_X156Y233       FDPE (Recov_fdpe_C_PRE)     -0.270    13.165    temac0/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         13.165    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  3.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.757ns  (arrival time - required time)
  Source:                 temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temac0/rx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.091ns (5.317%)  route 1.620ns (94.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.866ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.380 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.616     0.996    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.046 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.626    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.652 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2790, routed)        0.626     2.278    temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_rx_reset_i/rx_axi_clk
    SLICE_X133Y225                                                    r  temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y225       FDSE (Prop_fdse_C_Q)         0.091     2.369 f  temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_rx_reset_i/sync_rst1_reg/Q
                         net (fo=235, routed)         1.620     3.989    temac0/rx_mac_reset_gen/reset_in
    SLICE_X149Y227       FDPE                                         f  temac0/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.424 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.827     1.251    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.304 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.953    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.983 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2790, routed)        0.883     2.866    temac0/rx_mac_reset_gen/I1
    SLICE_X149Y227                                                    r  temac0/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.524     2.342    
    SLICE_X149Y227       FDPE (Remov_fdpe_C_PRE)     -0.110     2.232    temac0/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           3.989    
  -------------------------------------------------------------------
                         slack                                  1.757    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       26.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.501ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.394ns (13.448%)  route 2.536ns (86.552%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 34.877 - 30.000 ) 
    Source Clock Delay      (SCD):    5.820ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.092     4.092    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.185 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.635     5.820    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X154Y255                                                    r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y255       FDCE (Prop_fdce_C_Q)         0.259     6.079 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.478     6.557    dbg_hub/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X154Y255       LUT6 (Prop_lut6_I0_O)        0.043     6.600 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.531     7.130    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X154Y251       LUT6 (Prop_lut6_I0_O)        0.043     7.173 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.773     7.947    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X149Y250       LUT2 (Prop_lut2_I0_O)        0.049     7.996 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          0.754     8.750    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X160Y249       FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.489    33.489    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    33.572 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.305    34.877    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X160Y249                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.656    35.533    
                         clock uncertainty           -0.035    35.498    
    SLICE_X160Y249       FDPE (Recov_fdpe_C_PRE)     -0.247    35.251    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         35.251    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                 26.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.219%)  route 0.143ns (58.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.608ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.308     2.308    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.334 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.674     3.008    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X162Y249                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y249       FDPE (Prop_fdpe_C_Q)         0.100     3.108 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.143     3.251    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X163Y247       FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.677     2.677    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.707 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.901     3.608    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X163Y247                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.586     3.022    
    SLICE_X163Y247       FDCE (Remov_fdce_C_CLR)     -0.069     2.953    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.953    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  0.298    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  host_clk_i
  To Clock:  host_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       15.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.588ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.276ns (7.028%)  route 3.651ns (92.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.540ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  diff_clk_200/O
                         net (fo=2, routed)           1.081     1.887    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.964 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.948     3.912    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.005 r  bufg_host_clk/O
                         net (fo=26529, routed)       1.535     5.540    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X87Y266                                                     r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y266        FDRE (Prop_fdre_C_Q)         0.223     5.763 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          2.555     8.318    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X8Y249         LUT1 (Prop_lut1_I0_O)        0.053     8.371 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[5]_i_1/O
                         net (fo=102, routed)         1.096     9.467    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X1Y244         FDPE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    H9                                                0.000    20.000 r  clk_200_p
                         net (fo=0)                   0.000    20.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710    20.710 r  diff_clk_200/O
                         net (fo=2, routed)           0.986    21.696    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    21.769 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.788    23.557    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    23.640 r  bufg_host_clk/O
                         net (fo=26529, routed)       1.354    24.994    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y244                                                      r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.408    25.402    
                         clock uncertainty           -0.074    25.328    
    SLICE_X1Y244         FDPE (Recov_fdpe_C_PRE)     -0.273    25.055    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         25.055    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                 15.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.118ns (55.552%)  route 0.094ns (44.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.028ns
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  diff_clk_200/O
                         net (fo=2, routed)           0.503     0.845    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.895 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.969     1.864    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.890 r  bufg_host_clk/O
                         net (fo=26529, routed)       0.700     2.590    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y249                                                      r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y249         FDPE (Prop_fdpe_C_Q)         0.118     2.708 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.094     2.802    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I5[0]
    SLICE_X0Y249         FDCE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  diff_clk_200/O
                         net (fo=2, routed)           0.553     0.973    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.026 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.070    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.100 r  bufg_host_clk/O
                         net (fo=26529, routed)       0.928     3.028    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y249                                                      r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.424     2.604    
    SLICE_X0Y249         FDCE (Remov_fdce_C_CLR)     -0.050     2.554    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  0.248    





