
// Test file for finding references



module test_module #(
       ^^^^^^^^^^^ Refs[2]

    parameter WIDTH = 8
              ^^^^^ Refs[4]

)(

    input logic clk,
                ^^^ Refs[2]

    input logic rst,
                ^^^ Refs[2]

    input logic [WIDTH-1:0] din,
                 ^^^^^ Refs[4]
                            ^^^ Refs[3]

    output logic [WIDTH-1:0] dout
                  ^^^^^ Refs[4]
                             ^^^^ Refs[2]

);

    logic [7:0] data;
                ^^^^ Refs[3]

    logic [WIDTH-1:0] temp;
           ^^^^^ Refs[4]
                      ^^^^ Refs[4]



    always_ff @(posedge clk) begin
                        ^^^ Refs[2]

        if (rst) begin
            ^^^ Refs[2]

            data <= 8'h00;
            ^^^^ Refs[3]

            temp <= '0;
            ^^^^ Refs[4]

        end else begin

            data <= din[7:0];
            ^^^^ Refs[3]
                    ^^^ Refs[3]

            temp <= din;
            ^^^^ Refs[4]
                    ^^^ Refs[3]

        end

    end



    assign dout = temp;
           ^^^^ Refs[2]
                  ^^^^ Refs[4]



endmodule : test_module
            ^^^^^^^^^^^ Refs[2]
