This C library gets included into the Verilog testbench and controls the simulation based on instructions
from Ruby.
