id	area	title	year	x	y	ix
902444	EDA	reducing the sub-threshold and gate-tunneling leakage of sram cells using dual-vt and dual-tox assignment	2006	-6.3907835256973256	13.7388004628051	902471
902582	EDA	design guideline for resistive termination of on-chip high-speed interconnects	2005	-6.515958999102977	13.216961976356073	902609
903317	EDA	mitigation of intra-array sram variability using adaptive voltage architecture	2009	-6.367727768463182	13.905785705524762	903344
903347	Arch	power efficient comparators for long arguments in superscalar processors	2003	-5.924826640692473	14.064118237511128	903374
903352	EDA	emacs: efficient mbist architecture for test and characterization of stt-mram arrays	2016	-5.433003745856304	13.594174466174106	903379
903504	EDA	performance advantages of 3-d digital integrated circuits in a mixed soi and bulk cmos design space	2006	-5.600934307192738	13.57673063956572	903531
903619	EDA	selective enhancement of randomness at the materials level: poly-si based physical unclonable functions (pufs)	2016	-5.590465799798306	14.18589168885123	903646
903850	EDA	sckvdd: a scalable clock-controlled self-stabilized voltage technique for low power cmos digital circuits	2015	-6.938322276838818	13.85307140355621	903877
904261	EDA	optimized circuit failure prediction for aging: practicality and promise	2008	-5.55487814276754	13.413909969414965	904288
904430	Arch	design and analysis of metastable-hardened and soft-error tolerant high-performance, low-power flip-flops	2011	-6.665727654481758	13.68882014831415	904457
904613	EDA	gate-diffusion input (gdi): a power-efficient method for digital combinatorial circuits	2002	-7.150562296649079	13.277594254342613	904640
904648	Arch	conditional data mapping flip-flops for low-power and high-performance systems	2006	-7.001796440153622	13.733170735076252	904675
904672	EDA	low-power null convention logic design based on modified gate diffusion input technique	2017	-7.228153916308599	13.779113650782984	904699
904718	EDA	rank determination by winner-take-all circuit for rank modulation memory	2016	-6.837395832128013	14.0658644826515	904745
905409	EDA	a low-leakage parallel crc generator for ultra-low power applications	2011	-6.927381978668711	13.885349608393161	905436
906550	EDA	abrm: adaptive $ \beta$-ratio modulation for process-tolerant ultradynamic voltage scaling	2010	-6.394046497828067	13.79807749972846	906577
907295	EDA	low voltage and low power divide-by-2/3 counter design using pass transistor logic circuit technique	2012	-6.944736450779718	13.987572602419656	907322
907588	EDA	impact of conventional and emerging interconnects on the circuit performance of various post-cmos devices	2013	-6.019267551530732	13.686963916647324	907615
908154	EDA	differential pair routing to balance dual signals of wddl designs in cluster-based mesh fpga	2011	-5.551903530216988	14.815488851989931	908181
910235	EDA	low-leakage soft error tolerant dual-port sram cells for cache memory applications	2012	-6.2552319657501965	13.943696123085273	910262
910252	Arch	low power in-memory computing platform with four terminal magnetic domain wall motion devices	2016	-5.770652696806207	14.113218245119187	910279
910283	HPC	exploiting maximum throughput in 3d multicore architectures with stacked nuca cache	2011	-5.646794380129273	14.16150227810502	910310
910589	EDA	design a new type pwm peripherals in nios ii	2009	-6.8834379798653815	14.082124650727293	910616
912339	EDA	design and optimization of low voltage high performance dual threshold cmos circuits	1998	-6.648839445737791	13.295594917692073	912366
912465	EDA	a design approach for fine-grained run-time power gating using locally extracted sleep signals	2006	-6.301535127601856	13.698267408823115	912492
912887	EDA	high-speed plated-wire memory system	1967	-6.2577768032604855	13.43433971371058	912914
912919	EDA	bus-encoding technique to reduce delay, power and simultaneous switching noise (ssn) in rlc interconnects	2007	-7.021262943270132	13.257439443257065	912946
913579	Arch	error analysis for the support of robust voltage scaling	2005	-5.882130101525624	13.831023166525366	913606
914151	EDA	low-power and high-speed 13t sram cell using finfets	2017	-6.645423499995469	13.770725497032693	914178
914419	Arch	temporal codes in on-chip interconnects	2017	-6.778730300157112	13.757477729654985	914446
914545	EDA	single ended 6t sram with isolated read-port for low-power embedded systems	2009	-6.304554660872419	13.788176570562573	914572
915197	EDA	an all-n-type dynamic adder for ultra-low-leakage iot devices	2017	-6.75102174327227	13.970920559275374	915224
915404	EDA	a robust and energy efficient pulse-triggered flip-flop design for ultra low voltage operations	2014	-6.28073350138745	13.71801609512586	915431
915628	EDA	low power magnetic quantum cellular automata realization using magnetic multi-layer structures	2011	-6.338146941367693	13.662720397251626	915655
915849	Embedded	a reconfigurable signal processing ic with embedded fpga and multi-port flash memory	2003	-6.225756336284043	14.143252696035429	915876
916187	EDA	maui: making aging useful, intentionally	2018	-5.537928529648834	13.570843437159677	916214
917994	HCI	a radiation-hard redundant flip-flop to suppress multiple cell upset by utilizing the parasitic bipolar effect	2013	-6.505864140516609	14.021606146454591	918021
918258	Arch	compact architecture for asic implementation of the misty1 block cipher	2010	-6.89213985931952	15.112370955724176	918285
918789	EDA	modeling of pmos nbti effect considering temperature variation	2007	-6.158534027669985	13.53821674783707	918816
918996	EDA	spin-transfer torque magnetoresistive content addressable memory (cam) cell structure design with enhanced search noise margin	2008	-6.673193244610295	13.87498575483181	919023
919800	EDA	energy estimation for n-input adiabatic logic gate: a proposed analytical model	2013	-7.171611796029558	13.616222715917745	919827
920561	EDA	design of compact imperfection-immune cnfet layouts for standard-cell-based logic synthesis	2009	-5.677208477384691	13.458230695713386	920588
922120	EDA	a 28-nm 484-fj/writecycle 650-fj/readcycle 8t three-port fd-soi sram for image processor	2016	-7.001465348772607	14.251683476131976	922147
922645	EDA	activity-driven optimised bus-specific-clock-gating for ultra-low-power smart space applications	2011	-6.493587977089403	13.423875463772733	922672
922746	EDA	a 0.13Âµm 8mb logic based cuxsiyo resistive memory with self-adaptive yield enhancement and operation power reduction	2012	-6.718584361072781	14.196033673697775	922773
923114	EDA	active-mode leakage power optimization using state-preserving techniques	2014	-6.234001349319002	13.286746596382446	923141
923229	EDA	an asic design methodology with predictably low leakage, using leakage-immune standard cells	2003	-6.5573390539056895	13.504280733239712	923256
923502	EDA	40 nm bit-interleaving 12t subthreshold sram with data-aware write-assist	2014	-6.759310240730323	14.172928634744322	923529
924907	EDA	a cost-effective handshake protocol and its implementation for bundled-data asynchronous circuits	2006	-6.718251321340786	13.398580184091566	924934
925127	Arch	rimpa: a new reconfigurable dual-mode in-memory processing architecture with spin hall effect-driven domain wall motion device	2017	-5.893703112859202	14.473072993528344	925154
925758	EDA	low-power soc implementation: what you need to know	2010	-5.7101658175911005	13.679937504360046	925785
926559	EDA	a low-overhead puf based on parallel scan design	2018	-5.624431903148078	14.88262460510198	926586
927094	EDA	ultra-low-power signaling challenges for subthreshold global interconnects	2012	-5.514326805397693	13.748497836819489	927121
927139	EDA	energy-efficient control through power mode placement with discrete dvfs and body bias	2015	-6.207005246724048	13.884890158337575	927166
927209	Arch	boost logic : a high speed energy recovery circuit family	2005	-7.164315037486586	14.105521942432775	927236
927305	EDA	logic design techniques for 65 to 45nm and below for reducing total energy and solving technology variations problems	2007	-6.083883263033719	13.679144201364783	927332
927625	EDA	charge recycling in voltage-dithered circuits	2010	-6.913667596499411	14.163542221804741	927652
927664	Embedded	sram vmax stability considerations	2015	-6.308498519759219	13.724027453592145	927691
927938	EDA	qualpuf: a novel quasi-adiabatic logic based physical unclonable function	2016	-5.550311344342347	15.10007711196442	927965
928326	EDA	a configurable on-chip glitchy-clock generator for fault injection experiments	2012	-5.444329484093834	14.963717363567328	928353
928429	Arch	a study of multiple-valued magnetoresistive ram (mram) using binary mtj devices	2004	-6.593775475300657	13.472657826453881	928456
929181	EDA	a case for nems-based functional-unit power gating of low-power embedded microprocessors	2011	-5.746668840270426	13.873933023482046	929208
929732	EDA	gate-level dual-threshold static power optimization methodology (gdspom) using path-based static timing analysis (sta) technique for soc application	2008	-6.7629238966312	13.557152466992294	929759
930379	EDA	face-to-face bus design with built-in self-test in 3d ics	2013	-7.059623446587915	13.841651318725713	930406
930662	Arch	a 0.56-v 128kb 10t sram using column line assist (cla) scheme	2009	-6.784665881413237	13.916869659172134	930689
931293	EDA	entropy and energy bounds for metastability based trng with lightweight post-processing	2015	-6.194199853098785	14.826935694629542	931320
931348	EDA	circuit-level timing error tolerance for low-power dsp filters and transforms	2013	-5.854446664046872	13.708773187910092	931375
931443	EDA	nanometer mosfet effects on the minimum-energy point of sub-45nm subthreshold logic - mitigation at technology and circuit levels	2010	-6.481723385056927	13.56946978689282	931470
931875	Arch	architecture, design, and operating characteristics of a 12-ns cmos functional cache chip	1989	-5.466007626018383	13.72070943072108	931902
931984	EDA	power-optimal repeater insertion considering vdd and vth as design freedoms	2005	-6.876955578743408	13.305912344466153	932011
932217	Arch	subthreshold passive rfid tag's baseband processor core design with custom modules and cells	2015	-7.184720055658898	14.262589332971904	932244
932303	EDA	a reconfigurable analog processor based on fpaa with coarse-grained, heterogeneous configurable analog blocks	2010	-6.3129916547983305	14.09290692038691	932330
932326	EDA	error-tolerant and energy-efficient fft with dynamic current and frequency scaling (dcfs)	2015	-5.819949816380683	13.875825035512161	932353
932684	EDA	scaling trends of the aes s-box low power consumption in 130 and 65 nm cmos technology nodes	2009	-6.946920830080876	14.287164227689042	932711
933985	Logic	gpu-accelerated exhaustive verification of the collatz conjecture	2017	-7.144487822133566	15.117950731929119	934012
934138	EDA	novel ternary storage cells and techniques for leakage reduction in ternary cam	2006	-6.505727291767089	13.840703542206787	934165
934187	EDA	a 7-nm dual port 8t sram with duplicated inter-port write data to mitigate write disturbance	2018	-6.710017421846301	14.156904947688492	934214
934688	Arch	synergistic circuit and system design for energy-efficient and robust domain wall caches	2014	-5.984575794052933	14.263321587179565	934715
934839	EDA	an mtj-based non-volatile flip-flop for high-performance soc	2014	-6.868746297185148	14.084915273911529	934866
934884	Logic	ps-blotam: pre-sampling based architecture-level temperature analysis methodology	2015	-6.2106790803305225	13.204914612894592	934911
935171	Visualization	short term cell-flipping technique for mitigating snm degradation due to nbti	2011	-5.989614499804054	13.686724114583928	935198
936028	Arch	investigation of dram pufs reliability under device accelerated aging effects	2017	-5.487380573753353	14.07463743995565	936055
936145	Arch	high-density sot-mram based on shared bitline structure	2018	-6.4743092017800965	14.15634545889425	936172
936608	EDA	enhancing the tolerance to power-supply instability in digital circuits	2007	-6.391511791962049	13.505406965817814	936635
937922	EDA	true random number generator based on flip-flop resolve time instability boosted by random chaotic source	2018	-5.988063124128934	14.988571400044265	937949
938070	EDA	conditional-boosting flip-flop for near-threshold voltage application	2017	-6.526253991581724	13.903039422159033	938097
938278	EDA	a strong arbiter puf using resistive ram within 1t-1r memory architecture	2016	-5.7813311931727425	14.89049017787487	938305
938432	Arch	trivium hardware implementations for power reduction	2017	-7.099487198803897	14.720763923740911	938459
939154	EDA	performance analysis and modeling of deep trench decoupling capacitor for 32 nm high-performance soi processors and beyond	2012	-6.018946293211068	13.941077784768089	939181
939195	EDA	detecting resistive shorts for cmos domino circuits	1998	-6.302175924113648	13.48382529541525	939222
940453	Arch	tribeca: design for pvt variations with local recovery and fine-grained adaptation	2009	-5.532087966394997	13.91133336887199	940480
940638	EDA	an enhanced-security buck dc-dc converter with true-random-number-based pseudo hysteresis controller for internet-of-everything (ioe) devices	2018	-5.845010910172763	14.97254623864584	940665
941106	EDA	inexact computing for ultra low-power nanometer digital circuit design	2011	-6.53540040205304	13.32876593756514	941133
941351	EDA	ultralow power computing with sub-threshold leakage: a comparative study of bulk and soi technologies	2006	-6.61231467672401	13.826799225655945	941378
942932	EDA	a low and balanced power implementation of the aes security mechanism using self-timed circuits	2004	-5.576862412186786	15.014954213532304	942959
943404	Arch	variable threshold voltage design scheme for cmos tapered buffers	2007	-7.005941478836081	13.522969152419815	943431
943473	Arch	low voltage design against power analysis attacks	2008	-5.652975271167059	15.0791597896949	943500
943477	Metrics	beat frequency detector-based high-speed true random number generators: statistical modeling and analysis	2016	-6.044035154472313	15.11799826798019	943504
943988	EDA	design of two low-power full adder cells using gdi structure and hybrid cmos logic style	2014	-7.210071997575092	13.676155970632285	944015
944490	EDA	study of proton radiation effect to row hammer fault in ddr4 sdrams	2018	-5.866500809782803	13.858254182775838	944517
944625	EDA	comparative power-delay performance analysis of threshold logic technologies	2015	-6.875309770683573	13.899099394876075	944652
944840	Mobile	a differential cell terminal biasing scheme enabling a stable write operation against a large random threshold voltage (vth) variation	2006	-6.993213928353728	14.151377991359732	944867
945047	EDA	a low-leakage single-ended 6t sram cell	2010	-6.7051411916765415	13.987025093860394	945074
945053	EDA	performance and impact of process variations in tunnel-fet ultra-low voltage digital circuits	2014	-6.313080003882869	13.318575664908769	945080
945179	Arch	24% power reduction by post-fabrication dual supply voltage control of 64 voltage domains in vddmin limited ultra low voltage logic circuits	2012	-6.780192028310201	13.701734561697664	945206
946560	Theory	approximate error detection-correction for efficient adaptive voltage over-scaling	2018	-5.902579727676451	14.202212942371604	946587
946692	Arch	improving ro-puf quality on fpgas by incorporating design-dependent frequency biases	2015	-5.586999939215963	15.001071018374207	946719
947008	EDA	novel cmos technology compatible nonvolatile on-chip hybrid memory	2015	-6.705638221270258	14.15388844581076	947035
947130	Embedded	bit selection algorithm suitable for high-volume production of sram-puf	2014	-5.53404045024689	14.039503315821564	947157
947213	EDA	impact of technology scaling in the clock system power	2002	-5.786170416228727	13.653993291744735	947240
947240	Crypto	residue number systems: a key to parallelism in public key cryptography	1992	-7.178183075775232	15.062710663713224	947267
947421	EDA	a compact 446 gbps/w aes accelerator for mobile soc and iot in 40nm	2016	-6.7188375935777165	14.950018026679555	947448
948176	EDA	spintronic memristor based temperature sensor design with cmos current reference	2012	-6.089293622443655	13.961598008174345	948203
948363	EDA	nbti and leakage reduction using ilp-based approach	2014	-6.33665415420795	13.393867486654976	948390
948658	Mobile	t-dvs: temperature-aware dvs based on temperature inversion phenomenon	2016	-5.67883464309667	14.163637609280446	948685
949026	EDA	layout-dependent aging mitigation for critical path timing	2018	-6.225578436204837	13.328868696825412	949053
949448	HPC	aging comparative analysis of high-performance finfet and cmos flip-flops	2017	-6.304150195124952	13.701655722354321	949475
949917	EDA	multiple threshold voltage design scheme for cmos tapered buffers	2008	-7.020533658848544	13.523143354260919	949944
949936	EDA	sub-threshold latch-based icyflex2 32-bit processor with wide supply range operation	2016	-7.133117887078567	13.908611227246025	949963
950570	EDA	layout effects in fine grain 3d integrated regular microprocessor blocks	2011	-5.729566682963737	13.261241848198258	950597
950855	EDA	decreased effectiveness of on-chip decoupling capacitance in high-frequency operation	2007	-6.742111712131077	13.346114142386382	950882
951440	Arch	reliable memory puf design for low-power applications	2018	-5.7261718070360805	14.890650812714727	951467
951671	EDA	design-based fingerprinting using side-channel power analysis for protection against ic piracy	2018	-5.406930986422323	14.572624074632387	951698
951826	Arch	reducing transistor count in clocked standard cells with ambipolar double-gate fets	2010	-6.602152236061678	13.313354600616824	951853
952399	EDA	an effective test methodology enabling detection of weak bits in srams: case study in 28nm fdsoi	2016	-6.396436232685446	13.688033968850016	952426
952716	EDA	decreasing energy consumption in address decoders by means of selective precharge schemes	2009	-7.2260454036572614	14.176059135795269	952743
953936	Arch	analytical energy dissipation models for low-power caches	1997	-5.336209424686885	13.204808709029914	953963
954269	Arch	high throughput and low power dissipation in qca pipelines using bennett clocking	2010	-7.079916488088171	13.404824731293333	954296
954649	EDA	fine-tuning clb placement to speed up reconfigurations in nvm-based fpgas	2015	-5.987128990717638	13.893110288770929	954676
955113	EDA	a unique and robust single slice fpga identification generator	2014	-5.560295256625704	15.041107224573476	955140
955358	EDA	a physically unclonable function with 0% ber using soft oxide breakdown in 40nm cmos	2018	-6.300345100210421	14.616130628511947	955385
955730	EDA	thermal-aware optimizations of reram-based neuromorphic computing systems	2018	-5.974305976905675	13.806243038408315	955757
956600	EDA	power-planning-aware soft error hardening via selective voltage assignment	2014	-6.025427128920483	13.498182017725698	956627
958476	Arch	area efficient temporal coding schemes for reducing crosstalk effects	2006	-7.0690336289622	13.411866267220876	958503
958544	EDA	data handling limits of on-chip interconnects	2008	-6.159492473779068	13.501087843631899	958571
958809	EDA	a high-performance low vmin 55nm 512kb disturb-free 8t sram with adaptive vvss control	2011	-6.761286951535102	14.107405252161115	958836
959994	Arch	a 75 nm 7 gb/s/pin 1 gb gddr5 graphics memory device with bandwidth improvement techniques	2010	-6.198463944172866	14.110041278448314	960021
960864	EDA	rf-only logic: an area efficient logic family for rf-power harvesting applications	2018	-6.871614377231275	13.952749849204212	960891
961036	EDA	power7â¢, a highly parallel, scalable multi-core high end server processor	2011	-5.328614220957043	14.02291871509921	961063
961166	EDA	implementation of lfsr counter using cmos vlsi technology	2011	-6.977855534843153	14.153290201317525	961193
961839	Vision	high-speed full adder based on minority function and bridge style for nanoscale	2011	-6.821141701586892	13.700238408458507	961866
962915	EDA	energy efficient design techniques for a digital signal processor	2012	-6.1160091368449665	13.875861988841205	962942
963537	EDA	an area-efficient ternary cam design using floating gate transistors	2014	-6.464961737916352	14.192014152702436	963564
963550	EDA	vcta: a via-configurable transistor array regular fabric	2010	-5.703080122105424	13.359552617653005	963577
963638	EDA	development of a high stability, low standby power six-transistor cmos sram employing a single power supply	2019	-6.751205127106652	14.057831166582865	963665
963762	EDA	binary decision diagram to design balanced secure logic styles	2016	-5.850094198110144	14.929516387145664	963789
964455	EDA	a 0.33-v, 500-khz, 3.94-Âµw 40-nm 72-kb 9t subthreshold sram with ripple bit-line structure and negative bit-line write-assist	2012	-7.001008470370065	14.214781630817829	964482
964728	Arch	a 10 pj/cycle ultra-low-voltage 32-bit microprocessor system-on-chip	2011	-6.633735220001687	14.173294855939998	964755
964902	Arch	microarchitectural simulation and control of di/dt-induced power supply voltage variation	2002	-5.595007447696018	13.900083824982481	964929
964911	EDA	a new robust and high-performance hybrid full adder cell	2011	-6.832118958621173	13.7208464195189	964938
965977	Arch	a self-calibrating sense amplifier for a true random number generator using hybrid finfet-straintronic mtj	2017	-5.962563300359697	14.909718300032948	966004
967403	EDA	efficient design of a coplanar adder/subtractor in quantum-dot cellular automata	2015	-6.99193135158138	13.597637171608085	967430
967976	EDA	tuning-friendly body bias clustering for compensating random variability in subthreshold circuits	2009	-6.537483435921778	13.929491742485382	968003
968015	EDA	tero-based detection of hardware trojans on fpga implementation of the aes algorithm	2016	-5.3748920839212575	15.0394552435093	968042
968134	EDA	an optimization method for nbti-aware design of domino logic circuits in nano-scale cmos	2011	-6.939138175019237	13.22588872523158	968161
968537	EDA	a novel two-port 6t cmos sram cell structure for low-voltage vlsi sram with single-bit-line simultaneous read-and-write access (sblsrwa) capability	2000	-6.676421576922772	13.707655461685386	968564
968668	EDA	improving speed and power characteristics of pulse-triggered flip-flops	2014	-6.437617321308356	13.646972296571354	968695
970439	EDA	investigating reliability aspects of memristor based rram with reference to write voltage and frequency	2016	-6.596749375880023	14.010141057584637	970466
970758	EDA	design and analysis of novel sram pufs with embedded latch for robustness	2015	-5.703604582219257	14.827604305441218	970785
973700	Arch	on design of a highly secure puf based on non-linear current mirrors	2014	-5.616829143772853	15.048941798753074	973727
973954	Arch	a hybrid adaptive cordic in 65nm sotb cmos process	2016	-6.9797780322088725	14.068548693269232	973981
974000	EDA	novel bcd circuits design using and-or-inverter gate and its quantum-dot cellular automata implementation	2006	-7.000599907760407	13.404121476107527	974027
974423	Arch	a 32-bit cpu with zero standby power and 1.5-clock sleep/2.5-clock wake-up achieved by utilizing a 180-nm c-axis aligned crystalline in-ga-zn oxide transistor	2014	-6.627601845865729	14.196476254025802	974450
974701	EDA	power compiler: a gate-level power optimization and synthesis system	1997	-6.773223871967896	13.219225396188126	974728
974912	EDA	construction of a soft error (seu) hardened latch with high critical charge	2016	-6.119574568178202	13.898762989688494	974939
975143	Arch	low power and roboust finfet sram cell using independent gate control	2016	-6.796070544693882	14.10912878997694	975170
975539	EDA	power-profiler: optimizing asics power consumption at the behavioral level	1995	-5.745803178038408	13.64732647543976	975566
975639	EDA	low-power and high performance sinusoidal clocked dynamic circuit design	2016	-6.7827595875137545	13.63789545629427	975666
975959	EDA	spin-transfer torque ram technology: review and prospect	2012	-5.371773948622834	13.783425999092211	975986
976381	EDA	offset-compensated high-speed sense amplifier for stt-mrams	2018	-6.592658324961508	14.120799796128695	976408
976466	EDA	a novel low power energy recovery full adder cell	1999	-7.1121465950988245	13.673313889223412	976493
976725	EDA	ultra low power weak inversion current steered digital to analog converter	2006	-6.074438128451173	13.877421033347225	976752
976762	EDA	synthesis of low-overhead interfaces for power-efficient communication over wide buses	1999	-6.006381046721602	13.466818736405239	976789
977240	Arch	an instance-based ser analysis in the presence of pvta variations	2014	-5.899021949355048	13.276664664542706	977267
977309	EDA	improving reliability, performance, and energy efficiency of stt-mram with dynamic write latency	2015	-5.49151082778732	14.02606169493036	977336
978945	EDA	accurate architecture-level thermal analysis methods for mpsoc with consideration for leakage power dependence on temperature	2013	-5.347742351945504	13.608553717001126	978972
979350	Arch	design considerations for reliable oxram-based non-volatile flip-flops in 28nm fd-soi technology	2016	-6.707942625350733	14.150356780379214	979377
980032	Arch	exploiting prediction to reduce power on buses	2004	-7.001409249445898	13.859733959581034	980059
980081	Arch	embedded power supply for low-power dsp	1997	-6.793365368531327	13.90831536267089	980108
980136	Arch	constant-load energy recovery memory for efficient high-speed operation	2004	-6.824332607338202	14.067065792786455	980163
980581	EDA	ultra-low power sub-threshold sram cell design to improve read static noise margin	2012	-5.939455429862848	13.828225657326307	980608
980828	EDA	calibration of on-chip thermal sensors using process monitoring circuits	2010	-5.625598394720108	13.707557080687268	980855
981130	EDA	designing of an algebraic signature analyzer for mixed-signal systems	2014	-5.458298375096444	14.671256924059945	981157
981368	EDA	voltage and temperature scalable logic cell leakage models considering local variations based on transistor stacks	2008	-6.571799349154004	13.368844628476774	981395
982113	Arch	opportunties and challenges of tunnel fets	2016	-5.620740711957167	13.931093692128973	982140
982454	EDA	robust ultra-low voltage rom design	2008	-6.553736812384041	14.12202105739501	982481
982483	EDA	soft error immunity of subthreshold sram	2013	-6.16052646925786	13.774073446284994	982510
982907	EDA	an analytical delay model for mechanical stress induced systematic variability analysis in nanoscale circuit design	2014	-6.207830890320494	13.211006117351243	982934
983214	Arch	an innovative 6t hybrid sram cell in sub-32 nm double-gate mos technology	2010	-6.464903301091526	13.872218302324542	983241
983265	Arch	energy-efficient nonvolatile flip-flop with subnanosecond data backup time for fine-grain power gating	2015	-6.590897966707321	14.142167681306756	983292
983644	EDA	differential value encoding for delay insensitive handshake protocol	2005	-5.3343280779011435	13.4343793169165	983671
983931	EDA	40nm cmos 0.35v-optimized standard cell libraries for ultra-low power applications	2011	-6.738569816875615	13.937740391820952	983958
985953	EDA	adaptive performance compensation with in-situ timing error predictive sensors for subthreshold circuits	2012	-6.001938946481231	13.751795593347644	985980
986232	Arch	low-power multiport sram with cross-point write word-lines, shared write bit-lines, and shared write row-access transistors	2014	-6.789419776438613	14.096333845919313	986259
986564	Arch	three-independent-gate transistors: opportunities in digital, analog and rf applications	2016	-6.260372602600027	13.60464298441017	986591
988112	EDA	using island-style bi-directional intra-clb routing in low-power fpgas	2015	-6.856121233896066	13.512064550827803	988139
988243	EDA	design of monitor and protect circuits against fib attack on chip security	2012	-5.337656438503845	14.994139035939677	988270
988610	EDA	a self-timed sram design for average-case performance	2011	-6.5749838926760615	13.54175175139447	988637
988799	EDA	automatic synthesis of near-threshold circuits with fine-grained performance tunability	2010	-6.4307293526393625	13.679492508861468	988826
990977	Arch	a 1.2 v sense amplifier for high-performance embeddable nor flash memories	2005	-6.8657034163501205	14.00835237949094	991004
991389	Arch	ensuring cache reliability and energy scaling at near-threshold voltage with macho	2014	-5.318223529943155	13.68420786681968	991416
992167	EDA	overoptimistic voltage scaling in pre-error avs systems and learning-based alleviation	2016	-5.72130602696975	13.920353834670385	992194
992363	Arch	scaling energy per operation via an asynchronous pipeline	2013	-6.738741369901247	13.84643331602869	992390
992393	EDA	4 sub-/near-threshold flip-flops with application to frequency dividers	2015	-7.188089270202433	13.759092939026903	992420
992738	EDA	post silicon skew tuning: survey and analysis	2012	-6.092549006148022	13.579129550430114	992765
994790	EDA	on microarchitectural modeling for cnfet-based circuits	2015	-5.823270239234049	13.58320259009114	994817
995202	EDA	challenges and directions for low-voltage sram	2011	-6.016122794722217	13.96203563700224	995229
995778	Arch	improving line-based qca memory cell design through dual phase clocking	2008	-7.125568658256634	13.580270651271828	995805
996161	EDA	on-chip variability sensor using phase-locked loop for detecting and correcting parametric timing failures	2010	-6.0249721280812585	13.41692287952195	996188
996367	Arch	dual-threshold-voltage configurable circuits with three-independent-gate silicon nanowire fets	2013	-6.437252798901093	13.71435955265983	996394
996691	EDA	a comparison of power-analysis-resistant digital circuits	2010	-5.3657698932375455	15.086846437041252	996718
999478	EDA	95%-lower-ber 43%-lower-power intelligent solid-state drive (ssd) with asymmetric coding and stripe pattern elimination algorithm	2011	-7.046462924080046	14.431575682350056	999505
999981	EDA	layout aware line-edge roughness modeling and poly optimization for leakage minimization	2011	-6.492939216833255	13.284919322591376	1000008
1001856	EDA	evaluating area and performance of hybrid fpgas with nanoscale clusters and cmos routing	2007	-6.006204126234191	13.610004751663793	1001883
1002124	Arch	accurate modeling and calculation of delay and energy overheads of dynamic voltage scaling in modern high-performance microprocessors	2010	-5.412636209800488	14.163148092817588	1002151
1002141	Arch	side channel attacks on sttram and low-overhead countermeasures	2016	-5.3246512853082075	14.81945659719401	1002168
1002378	Arch	odd/even bus invert with two-phase transfer for buses with coupling	2002	-6.941679091639244	13.432598973017335	1002405
1002557	EDA	static design of spin transfer torques magnetic look up tables for asic designs	2018	-6.170535962257223	13.905518769234385	1002584
1004005	EDA	statistical analysis of sram cell stability	2006	-6.128134909551092	13.218633593420208	1004032
1004229	EDA	40 nm dual-port and two-port srams for automotive mcu applications under the wide temperature range of â40 to 170Â°c with test screening against write disturb issues	2014	-6.047327822402843	13.354502052708463	1004256
1004497	EDA	8.7 physically unclonable function for secure key generation with a key error rate of 2e-38 in 45nm smart-card chips	2016	-5.65122285613784	14.974871828581565	1004524
1005063	EDA	design of a cmos operational amplifier for extreme-voltage stress test	2005	-6.743780777390176	13.516750382555802	1005090
1005078	EDA	a soft error monitor using switching current detection	2005	-6.034273078145522	14.010049017759215	1005105
1005597	EDA	a feasibility study of subthreshold sram across technology generations	2005	-6.193591969047687	13.542325517176463	1005624
1005911	EDA	design and feasibility of multi-gb/s quasi-serial vertical interconnects based on tsvs for 3d ics	2010	-6.377154537307072	13.572408233149538	1005938
1005942	Theory	pseudorandom number generator-the self programmable cellular automata	2003	-5.482901331906269	15.072049460160926	1005969
1006361	EDA	generation and exploration of layouts for area-efficient barrel shifters	2010	-5.690716678481199	13.410463527324975	1006388
1006488	EDA	exploring pausible clocking based gals design for 40-nm system integration	2012	-6.394239523583013	13.573763273008046	1006515
1006933	EDA	redundant logic insertion and latency reduction in self-timed adders	2012	-6.842505205688172	13.210197677843563	1006960
1007995	Mobile	stt-mram sensing circuit with self-body biasing in deep submicron technologies	2014	-6.593182018757454	14.088259525812699	1008022
1008001	Logic	exploiting reliable features of asynchronous circuits for designing low-voltage components in fd-soi technology	2015	-6.73312311687438	13.944467879776075	1008028
1008567	EDA	a designing of random access memory using different io standard technology	2016	-6.995328687012191	13.892620176755605	1008594
1008573	EDA	trading-off on-die observability for cache minimum supply voltage reduction in system-on-chip (soc) processors	2014	-5.353357808221706	13.446046115674445	1008600
1008605	Arch	a 19 nm 112.8 mm$^{2}$ 64 gb multi-level flash memory with 400 mbit/sec/pin 1.8 v toggle mode interface	2013	-6.730774109672207	14.20555843602641	1008632
1009499	EDA	8.6 a 6.5-to-23.3fj/b/mm balanced charge-recycling bus in 16nm finfet cmos at 1.7-to-2.6gb/s/wire with clock forwarding and low-crosstalk contraflow wiring	2016	-7.078300058153922	13.6781882979189	1009526
1012990	EDA	high density emerging resistive memories: what are the limits?	2017	-5.380615381056568	13.809369387737119	1013017
1014531	Arch	reducing the data switching activity on serial link buses	2006	-6.8641442829411625	13.545037284168256	1014558
1014560	Arch	enabling full associativity with memristive address decoder	2018	-6.694313203579352	13.397824788976136	1014587
1014927	EDA	a low-power soft error tolerant latch scheme	2015	-6.170431597711443	13.869429599414538	1014954
1014973	EDA	leakage power reduction in data driven dynamic logic circuits	2014	-6.724624016372317	13.574947430092086	1015000
1015650	EDA	a low power 256 kb sram design	1999	-6.851741789953954	13.634834419502376	1015677
1015695	Arch	leakage immune modified pass transistor based 8t sram cell in subthreshold region	2015	-6.794630419280101	14.110214099813774	1015722
1015994	EDA	new clock-gating techniques for low-power flip-flops	2000	-6.973147233775594	13.608296364879385	1016021
1018020	Arch	robust wide range of supply-voltage operation using continuous adaptive size-ratio gates	2008	-7.132401178717736	13.665549012954907	1018047
1019461	EDA	electrothermal engineering in the nanometer era: from devices and interconnects to circuits and systems	2006	-5.3717788948899114	13.334555997431154	1019488
1020993	EDA	modeling and analysis of magnetic field induced coupling on embedded stt-mram arrays	2018	-6.08231475172117	14.014002453826803	1021020
1021238	EDA	a non-volatile memory based physically unclonable function without helper data	2014	-5.59349439347246	15.036659970538466	1021265
1021674	EDA	adaptive delay monitoring for wide voltage-range operation	2016	-5.524945280666518	13.822599300199931	1021701
1021961	EDA	a flexible and customizable architecture for the relaxation labeling algorithm	2013	-6.781061899701272	13.230419341165149	1021988
1022211	Arch	performance-thermal trade-offs for a vfi-enabled 3d noc architecture	2017	-5.490842234916114	13.753093485014784	1022238
1022391	EDA	novel dual-vth independent-gate finfet circuits	2010	-6.8329971307118775	13.413309855384949	1022418
1022447	EDA	opportunities and challenges of tunnel fets	2016	-5.686908233563032	13.94396595365251	1022474
1022586	HPC	parameter variation effects on timing characteristics of high performance clocked registers	2005	-5.880615192395076	13.243994784378359	1022613
1023202	Arch	write-optimized reliable design of stt mram	2012	-6.342979433698965	14.082964438842136	1023229
1023747	EDA	technology flavor selection and adaptive techniques for timing-constrained 45nm subthreshold circuits	2009	-6.44265436678862	13.887750609045774	1023774
1024149	EDA	a power supply selector for energy- and area-efficient local dynamic voltage scaling	2007	-6.016278583894953	13.963880994101972	1024176
1024396	EDA	power efficiency of voltage scaling in multiple clock, multiple voltage cores	2002	-5.750752354494367	13.712280816943727	1024423
1024682	EDA	circuit level, 32nm, 1-bit mossi-ulp adder: power, pdp and area efficient base cell for unsigned multiplier	2014	-7.153196613243781	13.825720884004493	1024709
1024956	Arch	irreversibility induced density limits and logical reversiblity in nanocircuits	2012	-5.389196937897763	13.676519922304035	1024983
1025062	EDA	a comparative study of state-of-the-art low-power cam match-line sense amplifier designs	2011	-5.996384950318474	13.879271623314773	1025089
1025137	EDA	integrating aging aware timing analysis into a commercial sta tool	2015	-5.534561872160685	13.22436624572124	1025164
1025829	EDA	statistical sram read access yield improvement using negative capacitance circuits	2013	-6.287291524986113	13.751846040557115	1025856
1026237	DB	multilevel storage in phase-change memory	2007	-6.468634629868032	13.755065608305836	1026264
1026479	Arch	a hybrid dmr latch to tolerate mnu using tdice and wdice	2018	-6.141462568671501	13.715992524760734	1026506
1026621	Arch	a vlsi gfp frame delineation circuit	2006	-7.027342853100532	14.895700251701456	1026648
1026763	EDA	performance comparison of cnfet- and cmos-based 6t sram cell in deep submicron	2009	-6.905975029762035	13.89255798127349	1026790
1026888	EDA	single event double node upset tolerance in mos/spintronic sequential and combinational logic circuits	2017	-5.806259503109918	13.866027000833613	1026915
1027616	EDA	mixed fbb/rbb: a novel low-leakage technique for finfet forced stacks	2012	-6.570990796758005	13.615663941093855	1027643
1027659	EDA	an on-chip sensor to monitor nbti effects in srams	2014	-5.842662652422148	13.841734881770707	1027686
1027817	EDA	maximizing yield in near-threshold computing under the presence of process variation	2013	-5.726048003963183	13.454929779383626	1027844
1028239	Arch	a low power soc bus with low-leakage and low-swing technique	2006	-6.844108143481178	13.91702117324742	1028266
1028779	Embedded	a 21 nm high performance 64 gb mlc nand flash memory with 400 mb/s asynchronous toggle ddr interface	2012	-6.361948519871638	14.067339916691791	1028806
1028899	EDA	a novel low-cost dynamic logic reconfigurable structure strategy for low power optimization	2016	-6.441302309389672	13.834491752512314	1028926
1030767	EDA	design and evaluation of a spintronic in-memory processing platform for nonvolatile data encryption	2018	-6.075062657356943	14.423609195583134	1030794
1030919	EDA	automated phase assignment for the synthesis of low power domino circuits	1999	-5.9043761633760985	13.670703990176552	1030946
1031195	EDA	read disturb fault detection in stt-mram	2014	-5.956548158245502	13.941392763459675	1031222
1031568	SE	leakage current in sub-quarter micron mosfet: a perspective on stressed delta iddq testing	2003	-5.981354661742163	13.385399752741847	1031595
1032073	Arch	vision-inspired global routing for enhanced performance and reliability	2013	-5.846807583981462	13.35250978737962	1032100
1032163	Arch	better-than-voltage scaling energy reduction in approximate srams via bit dropping and bit reuse	2015	-7.058584985264175	14.00064887159092	1032190
1033536	EDA	minimum energy point tracking using combined dynamic voltage scaling and adaptive body biasing	2016	-5.48417693246771	14.023929821015365	1033563
1034411	EDA	an 11,424-gate dynamic optically reconfigurable gate array vlsi	2008	-5.7615535530497874	13.792285185660221	1034438
1035314	EDA	a new digital true random number generator based on delay chain feedback loop	2017	-6.102165931751858	15.054265107621578	1035341
1035366	Arch	a practical version of lee's multicast switch architecture	1993	-6.233395896774491	14.070321138239652	1035393
1035505	OS	fpmax: a 106gflops/w at 217gflops/mm2 single-precision fpu, and a 43.7gflops/w at 74.6gflops/mm2 double-precision fpu, in 28nm utbb fdsoi	2015	-5.969994325814514	14.007595550300856	1035532
1036055	EDA	effective timing error tolerance in flip-flop based core designs	2013	-5.662642821636201	13.31205827484765	1036082
1036399	Arch	error-tolerant sram design for ultra-low power standby operation	2008	-6.7933200031412415	14.104039916365915	1036426
1036508	EDA	a novel design for memristor-based logic switch and crossbar circuits	2015	-6.6302982648838755	13.790294428344904	1036535
1036777	EDA	guest editorial: introduction to the special issue on emerging technologies and designs for application-specific computing	2017	-5.874300020276065	14.158668728740228	1036804
1038809	Security	64kb logic rram chip resisting physical and side-channel attacks for encryption keys storage	2012	-5.565540845023026	15.03850473497576	1038836
1039107	Security	diffusion programmable device : the device to prevent reverse engineering	2014	-5.521974297655392	15.039660266897087	1039134
1039336	Arch	asynchronous instruction cache memory for average-case performance	2014	-7.0613102571946165	13.824480262613285	1039363
1039673	Arch	evaluation of voltage stacking for near-threshold multicore computing	2012	-6.0300597939829625	14.086058113099876	1039700
1040817	EDA	a novel adiabatic register file design	2000	-6.708702081958599	13.999892865304348	1040844
1040853	Arch	managing mismatches in voltage stacking with coreunfolding	2015	-5.721179080997144	13.967955968504047	1040880
1040967	EDA	clock gating and negative edge triggering for energy recovery clock	2007	-6.968029377385057	13.792308082429935	1040994
1041591	EDA	embedded system and application aware design of deregulated energy delivery systems	2015	-5.76165765456061	14.156468416328876	1041618
1041982	EDA	integrated architectural/physical planning approach for minimization of current surge in high performance clock-gated microprocessors	2003	-6.189280576480062	13.670792100100336	1042009
1041988	EDA	combining dual-supply, dual-threshold and transistor sizing for power reduction	2002	-6.6906103503787895	13.378859874637037	1042015
1042750	EDA	workload dependent evaluation of thin-film thermoelectric devices for on-chip cooling and energy harvesting	2014	-5.44603739165833	13.836417956805494	1042777
1043457	EDA	investigating the use of an on-chip sensor to monitor nbti effect in sram	2012	-5.809742480429142	13.838116164156332	1043484
1043843	EDA	design of multiple-valued logic gates using gate-diffusion input for image processing applications	2018	-7.220496149752124	13.617071241543186	1043870
1045796	Arch	enabling ultra low voltage system operation by tolerating on-chip cache failures	2009	-5.370649908455628	13.86788334956631	1045823
1046060	EDA	optimal body bias to control stability, leakage and speed in sram cell	2016	-6.798011727317003	14.160656186323562	1046087
1046672	EDA	impact of nbti on fpgas	2007	-6.00988698527479	13.603593263537633	1046699
1047141	Crypto	a survey on silicon pufs and recent advances in ring oscillator pufs	2014	-5.317593530440752	15.0233338991152	1047168
1047680	EDA	rapid exploration of processing and design guidelines to overcome carbon nanotube variations	2013	-5.576969506949554	13.522843874846403	1047707
1047878	Arch	adaptive subthreshold timing-error detection 8 bit microcontroller in 65 nm cmos	2012	-6.661055782047062	14.017524031217274	1047905
1047903	EDA	finfet sram: optimizing silicon fin thickness and fin ratio to improve stability at iso area	2007	-6.604751737337412	13.86761254770076	1047930
1048701	EDA	near-threshold computing and minimum supply voltage of single-rail mcml circuits	2014	-7.0120388309669135	13.213422450905664	1048728
1048832	Embedded	defect analysis in power mode control logic of low-power srams	2012	-6.184139490145616	13.527279025022882	1048859
1049230	Security	tamper-resistant authentication system with side-channel attack resistant aes and puf using mdr-rom	2015	-5.367797082047597	15.113714777478654	1049257
1049994	Arch	low cost and highly reliable radiation hardened latch design in 65 nm cmos technology	2015	-6.051164243518853	14.368706695444946	1050021
1050160	EDA	optimized design of an lssd scan cell	2017	-5.433899471895334	13.342840735622582	1050187
1050510	Arch	a 13t radiation-hardened memory cell for low-voltage operation and ultra-low power space applications	2017	-6.475043841156328	13.770512678712347	1050537
1050538	EDA	data driven signal processing: an approach for energy efficient computing	1996	-6.922261038887204	13.90918214341983	1050565
1050845	EDA	rasp: an area-efficient, on-chip network	2006	-7.0527225120657695	14.031533476562036	1050872
1051027	EDA	aging effects on ring-oscillator-based physical unclonable functions on fpgas	2015	-5.8610890273821	13.790014009356936	1051054
1051347	EDA	low energy yet reliable data communication scheme for network-on-chip	2015	-6.222461412713192	14.150001950119055	1051374
1052001	EDA	stt-mram based low power synchronous non-volatile logic with timing demultiplexing	2014	-6.363703098716374	13.907715147653825	1052028
1052105	Arch	a 40-nm 0.5-v 12.9-pj/access 8t sram using low-energy disturb mitigation scheme	2012	-6.872658795477843	14.237853666372398	1052132
1052166	EDA	incorporating process variations into sram electromigration reliability assessment using atomic flux divergence	2016	-6.203476770001104	13.26915799921795	1052193
1052170	EDA	clock-modulation based watermark for protection of embedded processors	2014	-5.469804611314106	14.556059457688301	1052197
1052892	EDA	laser attacks on integrated circuits: from cmos to fd-soi	2014	-5.35021937684248	14.865861846415207	1052919
1054098	EDA	enhanced fault-tolerant data latches for deep submicron cmos	2005	-5.9086892706657	13.967024788853385	1054125
1054278	EDA	benchmarking of standard-cell based memories in the sub-$v_{\rm t}$  domain in 65-nm cmos technology	2011	-6.579492084942316	13.812828343118401	1054305
1054522	EDA	analysis and robust design of diode-resistor based nanoscale crossbar pla circuits	2008	-6.171191131261991	13.39847456704792	1054549
1054777	EDA	a fast application-based supply voltage optimization method for dual voltage fpga	2014	-6.989483269571159	13.27204394270418	1054804
1054917	Robotics	adaptive logical control of rf lna performances for efficient energy consumption	2010	-6.0776425981764435	13.55145401988604	1054944
1055017	EDA	a brief comparison of two-phase and nor-based four-phase pipelined asynchronous systems	2006	-6.765302186198199	13.249813772614347	1055044
1055556	EDA	a 4-mm2 180-nm-cmos 15-giga-cell-updates-per-second dna sequence alignment engine based on asynchronous race conditions	2017	-6.6670018308141925	13.469726005673005	1055583
1056096	EDA	maximum achievable energy reduction using coding with applications to deep sub-micron buses	2002	-6.777908729614046	13.31736571775485	1056123
1057653	EDA	separating temperature effects from ring-oscillator readings to measure true ir-drop on a chip	2007	-6.131870036646575	13.456971816230256	1057680
1058174	Arch	a new architecture for high-density high-performance sgt nor flash memory	2008	-6.528773739226779	14.180400631289947	1058201
1058707	Arch	low leakage power noc switch using avc	2012	-6.556543841710117	13.8245736502019	1058734
1058857	EDA	a distributed critical-path timing monitor for a 65nm high-performance microprocessor	2007	-6.384778518431367	13.705821675652466	1058884
1059981	EDA	a 0.46v-1.1v transition-detector with in-situ timing-error detection and correction based on pulsed-latch design in aes accelerator	2018	-6.123868864174121	13.991843652368626	1060008
1061600	EDA	a 0.4-v 0.66-fj/cycle retentive true-single-phase-clock 18t flip-flop in 28-nm fully-depleted soi cmos	2018	-7.00959445951435	13.936736829265339	1061627
1061643	EDA	thermal and power integrity based power/ground networks optimization	2004	-5.7719579219164725	13.208068256939475	1061670
1061752	EDA	a fast input vector control approach for sub-threshold leakage current reduction at nanoscale transistors	2015	-6.880812665029705	13.256164457926914	1061779
1062067	EDA	mitigating bti-induced degradation in stt-mram sensing schemes	2018	-6.650890352542963	14.143925109313882	1062094
1062169	EDA	0.5v cmos logic delivering 200 million 8*8 bit multiplications/s at less than 100 fj based on a 50nm t-gate soi technology	1998	-6.676353533819236	14.025562861334846	1062196
1062448	EDA	low power methodology for an asic design flow based on high-level synthesis	2015	-6.020139520981724	13.27667575214863	1062475
1062850	HCI	ultra-fast current mode sense amplifier for small \(i_{\mathrm{cell}}\) sram in finfet with improved offset tolerance	2016	-6.722273953541674	14.016656542932164	1062877
1062955	Arch	vco-based adcs for iot applications	2016	-6.034159418857932	14.051596613800054	1062982
1063128	Arch	multistate register based on resistive ram	2015	-5.613424621396892	14.175421014399483	1063155
1064023	EDA	predictive delay evaluation on emerging cmos technologies: a simulation framework	2008	-6.0280160762632775	13.242291078101996	1064050
1064457	Arch	stacking magnetic random access memory atop microprocessors: an architecture-level evaluation	2011	-5.871032422023247	14.091027092853556	1064484
1064477	EDA	rt-level power-gating models optimizing dynamic leakage-management	2012	-6.399845994565243	13.267440828950992	1064504
1064636	EDA	minimizing total area of low-voltage sram arrays through joint optimization of cell size, redundancy, and ecc	2010	-5.611373613808387	14.146138757980099	1064663
1064722	EDA	design, evaluation, and optimization of physical unclonable functions based on transient effect ring oscillators	2015	-6.0538993012545435	13.771482605345671	1064749
1064801	EDA	energy centric model of sram write operation for improved energy and error rates	2013	-5.569958450438559	13.388702392522475	1064828
1065055	Mobile	an advanced bit-line clamping scheme in magnetic ram for wide sensing margin	2005	-6.623212070641436	14.126191224473615	1065082
1065748	EDA	thermal-aware logic block placement for 3d fpgas considering lateral heat dissipation (abstract only)	2012	-6.154753031628487	13.295995315905786	1065775
1066099	EDA	a novel encoding scheme for low power in network on chip links	2012	-6.5950173632126035	13.59630276692283	1066126
1066218	AI	a new method for enhancing variety and maintaining reliability of puf responses and its evaluation on asics	2014	-5.8627294494796125	14.903684432145464	1066245
1067016	EDA	a novel memory array based on an annular single-poly eprom cell for use in standard cmos technology	2002	-5.993535729055767	13.714513161159244	1067043
1067293	EDA	the effect of multi-bit correlation on the design of field-programmable gate array routing resources	2011	-6.553378570518822	13.575749991033842	1067320
1067673	Arch	a 200mv 32b subthreshold processor with adaptive supply voltage control	2012	-6.225582554386595	14.008375412798047	1067700
1067772	EDA	a new optimized high-speed low-power data-driven dynamic (d3l) 32-bit kogge-stone adder	2009	-7.001556891296951	13.604407068685406	1067799
1068741	EDA	reliable state retention-based embedded processors through monitoring and recovery	2011	-5.352155175653197	13.365020915417045	1068768
1069188	EDA	functionality directed clustering for low power mtcmos design	2005	-6.822834173719463	13.478889338304665	1069215
1069508	Arch	a 40-nm resilient cache memory for dynamic variation tolerance delivering Ã91 failure rate improvement under 35% supply voltage fluctuation	2014	-5.945953121014643	13.994898919347731	1069535
1069542	EDA	analysis and characterization of variability in subthreshold source-coupled logic circuits	2015	-6.213024568260543	13.376289317144954	1069569
1069669	EDA	a 0.9-Î¼mÂ² 1t1r bit cell in 14-nm high-density metal fuse technology for high-volume manufacturing and in-field programming	2017	-6.413891491711365	14.114728263148773	1069696
1069716	Arch	novel stt-mram-based last level caches for high performance processors using normally-off architectures	2014	-5.366996034527929	13.990212590796945	1069743
1069741	EDA	a double-tail sense amplifier for low-voltage sram in 28nm technology	2016	-6.705749773369974	14.075763914379301	1069768
1070617	Arch	design optimization of register file throughput and energy using a virtual prototyping (vipro) tool	2016	-5.835106834001423	13.4407623076827	1070644
1070843	Arch	design and comparison of nml systolic architectures	2010	-5.92737614984455	13.800296805982068	1070870
1071283	Arch	a cost-efficient delay-fault monitor	2017	-5.6065394094164365	13.79065538228774	1071310
1072332	EDA	tg-based technique for nbti degradation and leakage optimization	2011	-6.181913165151914	13.526544197564919	1072359
1072404	EDA	lrcg: latch-based random clock-gating for preventing power analysis side-channel attacks	2012	-5.419207987476431	15.072527964363534	1072431
1072415	EDA	novel low-leakage and high-speed triple-threshold-voltage buffers with skewed inputs and outputs	2014	-6.92571811345695	14.025763594003337	1072442
1072668	EDA	domino logic with variable threshold voltage keeper	2003	-6.8223918433949065	13.820559203744633	1072695
1072684	EDA	power/energy minimization techniques for variability-aware high-performance 16-nm 6t-sram	2016	-5.977836921447344	13.472062988631231	1072711
1072926	EDA	variability-aware bulk-mos device design	2008	-6.327488182125433	13.485731676142946	1072953
1073496	Arch	microarchitecture evaluation with floorplanning and interconnect pipelining	2005	-5.6606716621761155	13.352271973664575	1073523
1073506	HPC	content addressable memory for low-power and high-performance applications	2009	-6.623733211630699	13.999652797990654	1073533
1073713	EDA	ultra-low leakage arithmetic circuits using symmetric and asymmetric finfets	2013	-7.018552217395724	13.78176840245165	1073740
1075151	EDA	area efficient, low power and robust design for add-compare-select units	2004	-7.15196923569847	13.472442049668885	1075178
1075382	EDA	design automation methodology and tools for superconductive electronics	2018	-5.564155301943711	13.295100902664595	1075409
1075677	EDA	a sub-threshold eight transistor (8t) sram cell design for stability improvement	2014	-6.790838177485553	14.196072653811472	1075704
1076665	EDA	low power on-chip thermal sensors based on wires	2007	-5.988566404696587	13.562185210719091	1076692
1076787	EDA	variability in sub-100nm sram designs	2004	-5.994379718816838	13.287032267037267	1076814
1076852	ML	variety enhancement of puf responses using the locations of random outputting rs latches	2012	-5.702073945925016	15.037262792977524	1076879
1077017	EDA	recovery-driven design: exploiting error resilience in design of energy-efficient processors	2012	-5.7356002160239585	13.858687267528206	1077044
1078290	EDA	bitline techniques with dual dynamic nodes for low-power register files	2013	-7.003400202165353	13.981978612075878	1078317
1078372	EDA	a 390mhz single-chip application and dual-mode baseband processor in 90nm triple-vt cmos	2007	-6.477572793721628	14.245101420030926	1078399
1078785	EDA	mflp: a low power encoding for on chip networks	2016	-6.994137581867636	13.65699285760068	1078812
1078804	Arch	0.5-v operation variation-aware word-enhancing cache architecture using 7t/14t hybrid sram	2010	-6.40604049993814	13.945130451391988	1078831
1078985	EDA	leveraging the error resilience of machine-learning applications for designing highly energy efficient accelerators	2014	-5.729034294680678	14.095734403976007	1079012
1079811	EDA	systematic analysis of energy and delay impact of very deep submicron process variability effects in embedded sram modules	2005	-5.514939052599376	13.523117077301226	1079838
1079919	Arch	a sub-1v-read flash memory in a standard 130nm cmos process	2018	-6.79532314282063	14.15009225212174	1079946
1080111	EDA	self-timed techniques for low-power digital arithmetic in gaas vlsi	1999	-6.936613408666397	13.408141932453962	1080138
1080477	EDA	static power reduction techniques for asynchronous circuits	2010	-6.767690457446252	13.368545814751807	1080504
1080571	EDA	optically-clocked instruction set extensions for high efficiency embedded processors	2012	-6.919453521049181	14.097507432444266	1080598
1080790	EDA	synthesis of regular computational fabrics with ambipolar cntfet technology	2010	-6.559015585804705	13.285210391566336	1080817
1080916	EDA	statistical variability in 14-nm node soi finfets and its impact on corresponding 6t-sram cell design	2012	-6.203731519977695	13.306972606794051	1080943
1081311	EDA	leakage power reduction in fpga dsp circuits through algorithmic noise tolerance	2013	-6.778721075690968	13.707037988633699	1081338
1082097	EDA	self-reset logic for fast arithmetic applications	2005	-7.148706867681767	13.769695861670456	1082124
1082368	Arch	on-chip lightweight implementation of reduced nist randomness test suite	2013	-5.550287615217735	14.994019351810252	1082395
1082497	EDA	a novel microprocessor-intrinsic physical unclonable function	2012	-5.6010939358372935	15.074029383193777	1082524
1082836	EDA	tunnel transistor-based reliable and energy efficient computing architectures with circuit and architectural co-design at low vdd	2018	-6.164873616164702	13.850070933532967	1082863
1083240	Arch	a reconfigurable memory puf based on tristate inverter arrays	2016	-5.883743143536421	15.081859561085654	1083267
1084050	EDA	a convolutional code for on-chip interconnect crosstalk reduction	2009	-6.969376296536852	13.505143050693764	1084077
1084597	EDA	an seu-resilient sram bitcell in 65-nm cmos technology	2016	-6.362617509740278	13.823539087069163	1084624
1084702	EDA	a low-power delay buffer using gated driver tree	2009	-7.179446216700951	13.863666521038242	1084729
1084729	EDA	non-volatile 3d stacking rram-based fpga	2012	-6.6222043638909724	13.895822903566414	1084756
1084992	EDA	performance entitlement by exploiting transistor's bti recovery	2013	-5.71172250148512	13.615921455182686	1085019
1085008		reduÃ§Ã£o do consumo energÃ©tico de aplicaÃ§Ãµes paralelas em arquiteturas multi-core	2016	-6.904747459597324	14.28749749997402	1085035
1085834	EDA	generative adversarial network based scalable on-chip noise sensor placement	2017	-5.605444801391901	13.217855697758761	1085861
1086585	EDA	boolean logic gate exploration for memristor crossbar	2016	-6.652214845928707	13.210118864554431	1086612
1086871	EDA	improving the quality of ring oscillator pufs on fpgas	2010	-5.661794848635805	14.805017662290508	1086898
1086881	Security	memory-based combination pufs for device authentication in embedded systems	2017	-5.565998896761801	15.05055447372811	1086908
1087184	EDA	a study on placement of post silicon clock tuning buffers for mitigating impact of process variation	2009	-5.924666830779719	13.407030680406045	1087211
1087825	EDA	pipeline strategy for improving optimal energy efficiency in ultra-low voltage design	2011	-6.691015681070413	13.670162900844714	1087852
1087868	EDA	arithmetic reduction of adder leakage in nanoscale cmos	2008	-6.736396103563412	13.522224209699381	1087895
1087889	EDA	a robust power gating structure and power mode transition strategy for mtcmos design	2007	-6.96615945218759	13.496444656770858	1087916
1088577	EDA	guest editors' introduction: defect-oriented testing in the deep-submicron era	2002	-5.394553710895231	13.277284841385587	1088604
1088729	EDA	the impact of device width on the variability of post-irradiation leakage currents in 90 and 65 nm cmos technologies	2012	-6.381834804313947	13.553145675860453	1088756
1088743	EDA	using emerging technologies for hardware security beyond pufs	2016	-5.341201549717002	14.883253038375704	1088770
1089135	EDA	device technology for embedded dram utilizing stacked mim(metal-insulator-metal) capacitor	2006	-5.867237166912856	13.998651626373885	1089162
1089199	Crypto	design and evaluation of new majority gate-based ram cell in quantum-dot cellular automata	2015	-6.987997149870557	13.286412538920294	1089226
1089215	EDA	comparative analysis of various 9t sram cell at 22-nm technology node	2015	-6.645197193777804	14.112369561005714	1089242
1089339	EDA	analytical model for sram dynamic write-ability degradation due to gate oxide breakdown	2011	-5.800436502969089	13.839213404642992	1089366
1089802	EDA	nano magnetic stt-logic partitioning for optimum performance	2014	-6.529033223739803	13.981474276432305	1089829
1090994	Mobile	equalization scheme analysis for high-density spin transfer torque random access memory	2016	-6.639925779025991	14.029762406668976	1091021
1091109	EDA	demonstration of integrated micro-electro-mechanical switch circuits for vlsi applications	2010	-6.161409987919334	13.872154207368233	1091136
1091321	EDA	analytic boundaries for 6t-sram design in standby mode	2016	-6.44486847985024	13.528852637754015	1091348
1091378	EDA	low-power multiple-bit upset tolerant memory optimization	2011	-6.466590907798952	14.092517612714062	1091405
1091627	EDA	stress aware layout optimization leveraging active area dependent mobility enhancement	2010	-6.319592177273695	13.260993266765961	1091654
1092701	EDA	a highly stable leakage-based silicon physical unclonable functions	2011	-5.870962294000997	14.737078600410829	1092728
1092967	EDA	galeor: leakage reduction for cmos circuits	2008	-6.731363670037728	13.891550109201082	1092994
1093474	EDA	sram design techniques for sub-nano cmos technology	2006	-6.5625785530519885	14.089014698920636	1093501
1094729	EDA	digital design: the components of a new paradigm	2004	-6.300454493870799	13.434968578867323	1094756
1094888	EDA	graceful performance modulation for power-neutral transient computing systems	2016	-5.753182531173269	14.38568802623378	1094915
1095396	EDA	statistical doe-ilp based power-performance-process (p3) optimization of nano-cmos sram	2012	-6.459246047628232	13.235205676378614	1095423
1095712	Arch	novel low cost and dnu online self-recoverable rhbd latch design for nanoscale cmos	2018	-6.026893547045496	13.393416749099574	1095739
1095757	Arch	addressing system-level trimming issues in on-chip nanophotonic networks	2011	-5.904215056675133	13.633343578336213	1095784
1096000	EDA	nvpsim: a simulator for architecture explorations of nonvolatile processors	2016	-5.621561982826053	14.136754389801538	1096027
1096159	EDA	tei-power: temperature effect inversion--aware dynamic thermal management	2017	-6.195548784271468	13.69809766607545	1096186
1098031	EDA	a 2.4 pj ferroelectric-based non-volatile flip-flop with 10-year data retention capability	2014	-6.623099259803227	14.190314112118525	1098058
1098090	Arch	routability in 3d ic design: monolithic 3d vs. skybridge 3d cmos	2016	-5.635878633512899	13.495391365518133	1098117
1098981	EDA	creating unique identifiers on field programmable gate arrays using natural processing variations	2008	-5.441481705267483	14.933048934072412	1099008
1099546	EDA	circuits for a perpendicular magnetic anisotropic (pma) racetrack memory	2015	-6.183927134711587	13.740935854406052	1099573
1100875	Arch	probable cause: the deanonymizing effects of approximate dram	2015	-5.827538628316872	13.691569070218875	1100902
1100895	EDA	cmos image sensor based physical unclonable function for smart phone security applications	2014	-5.455046022545661	14.851869788810186	1100922
1102205	EDA	comprehensive reliability-aware statistical timing analysis using a unified gate-delay model for microprocessors	2018	-5.810929948705152	13.307952623084828	1102232
1102260	EDA	radiation-induced soft error analysis of stt-mram: a device to circuit approach	2016	-5.813584821135751	13.668276680001886	1102287
1102420	EDA	strained-si devices and circuits for low-power applications	2003	-6.135529108997336	13.268261225624261	1102447
1103014	EDA	body-bias-driven design strategy for area- and performance-efficient cmos circuits	2012	-6.251587003820102	13.585717535094078	1103041
1103020	EDA	analysis of intermittent timing fault vulnerability	2012	-5.378148139161303	13.475949113520903	1103047
1103479	Arch	designing memory subsystems resilient to process variations	2007	-5.620421217839072	13.80026721160447	1103506
1104731	EDA	self-correcting sttram under magnetic field attacks	2015	-5.695114658080354	14.659347745543673	1104758
1104810	Security	nano meets security: exploring nanoelectronic devices for security applications	2015	-5.3632018683593214	14.997196329076447	1104837
1105559	EDA	analysis of the area-delay performance of hybrid nanoelectronic memory cores used in field programmable gate arrays	2013	-6.4130905656391475	13.729815977889206	1105586
1105683	EDA	low-power block-level instantaneous comparison 7t sram for dual modular redundancy	2011	-6.2292858716290285	14.009413295452536	1105710
1105989	EDA	a 4 mb lv mos-selected embedded phase change memory in 90 nm standard cmos technology	2011	-6.865716543590853	14.174584276890144	1106016
1107887	EDA	a new dynamic logic circuit design for an effective trade-off between noise-immunity, performance and energy dissipation	2008	-7.010897681685081	13.677264300525412	1107914
1108296	Security	delay-based circuit authentication and applications	2003	-5.445883274210596	15.115098022713337	1108323
1109351	EDA	characterization and estimation of circuit reliability degradation under nbti using on-line iddq measurement	2007	-6.102379423519799	13.257525671718732	1109378
1109515	EDA	reconfigurable writing architecture for reliable rram operation in wide temperature ranges	2017	-5.645973505131472	14.035749803513855	1109542
1110858	Metrics	sram soft error rate evaluation under atmospheric neutron radiation and pvt variations	2013	-6.2058951718131095	13.270271012281274	1110885
1110873	EDA	novel 2t programmable element to improve density and performance of fpga	2011	-6.3993612457428775	13.533551837942143	1110900
1111138	EDA	crosstalk effects in event-driven self-timed circuits designed with 90nm cmos technology	2007	-6.547361655807965	13.282231870247664	1111165
1111236	Arch	current mirror array: a novel lightweight strong puf topology with enhanced reliability	2017	-5.936635017387908	14.883115346488859	1111263
1111247	EDA	testing methods for puf-based secure key storage circuits	2014	-5.455795425363552	14.952163201744245	1111274
1111564	EDA	savs: a self-adaptive variable supply-voltage technique for process-tolerant and power-efficient multi-issue superscalar processor design	2006	-5.979889213598478	13.997189816132094	1111591
1112002	EDA	soft-error tolerant transistor/magnetic-tunnel-junction hybrid non-volatile c-element	2014	-6.170463324233299	13.856145349004958	1112029
1112057	EDA	critical charge and set pulse widths for combinational logic in commercial 90nm cmos technology	2007	-6.221690937267049	13.260012579644508	1112084
1112929	ML	one-bit stochastic resonance storage device	2009	-7.1291676190440265	13.224888976820028	1112956
1113070	EDA	impact of self-heating in wire interconnection on timing	2010	-6.305553373611245	13.622241142747667	1113097
1113073	DB	glitch puf: extracting information from usually unwanted glitches	2012	-5.582790897923176	14.975744591205256	1113100
1113419	EDA	an 82Î¼a/mhz microcontroller with embedded feram for energy-harvesting applications	2011	-5.386339264839842	14.401323121830838	1113446
1114340	EDA	system-level mitigation of wid leakage power variability using body-bias islands	2008	-5.9669945857406175	13.389333987927053	1114367
1114578	EDA	characterizing within-die variation from multiple supply port iddq measurements	2009	-6.031934577522353	13.341141410341944	1114605
1114713	EDA	reducing process variation impact on replica-timed static random access memory sense timing	2009	-6.605199926035475	13.827957472715696	1114740
1114841	Arch	back to the future: current-mode processor in the era of deeply scaled cmos	2016	-6.076312376319822	14.094065447091436	1114868
1115116	EDA	low-voltage and low-power logic, memory, and analog circuit techniques for socs using 90 nm technology and beyond	2006	-6.90636535560698	14.025564156114294	1115143
1115359	EDA	designing carry look-ahead adders with an adiabatic logic standard-cell library	2002	-7.204211108804126	13.679471946310038	1115386
1116128	EDA	false error vulnerability study of on-line soft error detection mechanisms	2010	-5.891831276643544	13.780823084963027	1116155
1116637	EDA	power consumption of fault tolerant codes: the active elements	2003	-6.397689216605822	13.70907079810303	1116664
1116745	EDA	low-power built-in self-test techniques for embedded srams	2007	-7.079429626001175	13.917971539436328	1116772
1116995	Arch	pipelining technique for energy-aware datapaths	2005	-6.180170980699606	13.920693506417374	1117022
1117264	EDA	aging-aware coding scheme for memory arrays	2017	-5.630296730381576	13.974064269495909	1117291
1117393	Arch	a cmos thermal sensor and its applications in temperature adaptive design	2006	-6.011658372137733	13.667279444973744	1117420
1117684	Arch	statistical data stability and leakage evaluation of finfet sram cells with dynamic threshold voltage tuning under process parameter fluctuations	2008	-6.619855430901835	14.139657956720876	1117711
1118130	Arch	energy optimization of racetrack memory-based simon block cipher	2016	-6.089476768729191	14.363351327096716	1118157
1118438	Arch	scheduling of hybrid battery-supercapacitor control instructions for longevity in systems with power gating	2018	-5.7362224573540646	14.267677063599761	1118465
1118493	EDA	safe microcontrollers with error protection encoder-decoder using bit-inversion techniques for on-chip flash integrity verification	2013	-5.437480843712839	14.704509850893887	1118520
1119237	Arch	on memory system design for stochastic computing	2018	-5.593700783812895	13.883289518301165	1119264
1119789	EDA	ingaas finfets 3d sequentially integrated on fdsoi si cmos with record perfomance	2018	-6.597770659724263	14.144057509500438	1119816
1120615	Embedded	flashdefibrillator: a data recovery technique for retention failures in nand flash memory	2015	-5.471575559153647	14.295337890418498	1120642
1120656	EDA	racetrack memory-based nonvolatile storage elements for multicontext fpgas	2016	-6.858821669290055	14.139093412060836	1120683
1120735	Arch	a 55nm 0.55v 6t sram with variation-tolerant dual-tracking word-line under-drive and data-aware write-assist	2012	-6.642972013589394	14.08555557129642	1120762
1121877	EDA	energy minimum operation in a reconfigurable gate-level pipelined and power-gated self synchronous fpga	2011	-6.690433092637781	13.931100040746177	1121904
1122391	EDA	8.2 8mb/s 28mb/mj robust true-random-number generator in 65nm cmos based on differential ring oscillator with feedback resistors	2017	-5.963631966141051	14.887914050846382	1122418
1122470	EDA	wide temperature spectrum low leakage dynamic circuit technique for sub-65nm cmos technologies	2004	-6.454687230302991	13.296501535810885	1122497
1122926	EDA	analysis of the row grounding technique in a memristor-based crossbar array	2018	-6.484672880020925	13.805612744204488	1122953
1122995	EDA	memristor models optimization for large-scale 1t1r memory arrays	2018	-5.837504397063405	13.318978491742213	1123022
1123043	EDA	design choice in 45-nm dual-port sram - 8t, 10t single end, and 10t differential	2011	-6.864272538183976	14.191379894603875	1123070
1124108	HPC	finfet-based product performance: modeling and evaluation of standard cells in finfet technologies	2016	-5.731947572680459	13.257719159217546	1124135
1124370	EDA	boosted gain programmable opamp with embedded gain monitor for dependable socs	2011	-5.824924545761889	13.519250509757786	1124397
1124618	EDA	modeling and optimization of low power resonant clock mesh	2015	-6.785865458147657	13.252084026273696	1124645
1125026	Arch	a low power sram architecture based on segmented virtual grounding	2006	-6.7949322945166815	13.962882556540466	1125053
1125334	EDA	a 65nm sram achieving 250mv retention and 350mv, 1mhz, 55fj/bit access energy, with bit-interleaved radiation soft error tolerance	2012	-6.568470744784802	14.225739184253685	1125361
1126631	Arch	power benefit study of monolithic 3d ic at the 7nm technology node	2015	-5.488565417135581	13.550089298719909	1126658
1127234	EDA	a metastability-based true random number generator on fpga	2017	-6.066809684347888	15.078466018979348	1127261
1127452	EDA	an on-chip technique to detect hardware trojans and assist counterfeit identification	2017	-5.381306109683754	14.741639296304168	1127479
1127715	EDA	power-optimal encoding for a dram address bus	2002	-6.278541056848151	13.91975828030102	1127742
1128113	Arch	optimization of throughput performance for low-power vlsi interconnects	2005	-6.9835532042430355	13.671647784622106	1128140
1128662	EDA	novel mos decoupling capacitor optimization technique for nanotechnologies	2009	-6.636890468922702	13.474758035414359	1128689
1129682	EDA	a 55-nm, 0.86-volt operation, 75mhz high speed, 96ua/mhz low power, wide voltage supply range 2m-bit split-gate embedded flash	2013	-6.428695953727948	13.984743065996652	1129709
1129953	EDA	ultra-low standby-currents for deep sub-micron vlsi cmos circuits: smart series switch	2000	-5.365239471000598	13.353894068139413	1129980
1131033	Arch	a 125mv 2ns-access-time 16kb sram design based on a 6t hybrid tfet-finfet cell	2018	-6.883394257521063	14.175659037601106	1131060
1131968	EDA	the implementation of power7tm: a highly parallel and scalable multi-core high-end server processor	2010	-5.531441682180295	14.047693554928093	1131995
1132172	EDA	efficient on-chip crosstalk avoidance codec design	2009	-6.7711515529433175	13.451576931586196	1132199
1132622	EDA	vertical constrained coding for phase-change memory with thermal crosstalk	2014	-6.588481536078111	14.360653050076106	1132649
1133120	EDA	adder and multiplier design in quantum-dot cellular automata	2009	-6.908099255616867	13.218352872187753	1133147
1134368	EDA	efficient arithmetic using self-timing	1996	-6.204232373037312	13.300544582716013	1134395
1134888	EDA	memory-less pipeline dynamic circuit design technique	2010	-6.7722024373944985	13.400015659715466	1134915
1135738	Arch	development of high-stability, low-leakage 6tr-sram with single data line and single power supply using sotb process	2018	-6.87158213633644	14.200552050819578	1135765
1136418	EDA	a novel high-density single-event upset hardened configurable sram applied to fpga	2009	-5.404308471367232	13.613032808226313	1136445
1136674	EDA	triple-des asic module for a power-smart system-on-chip architecture	2006	-7.114820336458101	14.316065567332876	1136701
1137503	Logic	single electron tunneling based arithmetic computation	2004	-7.115875006560869	13.226769637929143	1137530
1137600	EDA	voltage up level shifter with improved performance and reduced power	2012	-6.79012147161588	13.97168069188139	1137627
1137928	EDA	self-timed thermal sensing and monitoring of multicore systems	2009	-6.135305493181241	13.997661227923373	1137955
1138071	EDA	pscml: pseudo-static current mode logic	2011	-5.487017807180832	13.317846402976231	1138098
1138687	EDA	high-k/metal gate technology: a new horizon	2007	-5.39062046604125	13.623924456106765	1138714
1138723	EDA	2nd order adiabatic computation with 2n-2p and 2n-2n2p logic circuits	1995	-6.858983836554098	13.694942291022034	1138750
1138743	Arch	static power side-channel analysis - a survey on measurement factors	2018	-5.623333559739418	14.657764043814733	1138770
1140766	EDA	a 14 nm finfet 128 mb sram with v $_{\rm min}$ enhancement techniques for low-power applications	2015	-6.900936496637782	14.217290651148778	1140793
1140812	Mobile	holding state performance amelioration by exploitation of nmos body effect in 1t dram cells	2018	-6.477312145623013	14.169409255161812	1140839
1141588	EDA	energy efficient in-memory aes encryption based on nonvolatile domain-wall nanowire	2014	-6.195533008670825	15.099641676077695	1141615
1142650	EDA	a 4.0 ghz 291 mb voltage-scalable sram design in a 32 nm high-k + metal-gate cmos technology with integrated power management	2010	-6.762482255356728	14.133519071788776	1142677
1142765	EDA	a reram-based 4t2r nonvolatile tcam using rc-filtered stress-decoupled scheme for frequent-off instant-on search engines used in iot and big-data processing	2016	-6.883841200467273	14.095047939621894	1142792
1142786	EDA	design and synthesis of ultralow energy spin-memristor threshold logic	2014	-7.207245921056299	13.761411522325172	1142813
1142797	EDA	robust and energy-efficient carbon nanotube fet-based mvl gates: a novel design approach	2015	-7.0176800471919325	13.64561786290626	1142824
1143356	Arch	optimizing vmin of rom arrays without loss of noise margin	2015	-6.6307904877106845	13.954213584878028	1143383
1144349	EDA	peak temperature control and leakage reduction during binding in high level synthesis	2005	-6.366485826065125	13.436307359491325	1144376
1144621	EDA	a 32 nm high-k metal gate sram with adaptive dynamic stability enhancement for low-voltage operation	2011	-6.490761735350193	13.906001231089876	1144648
1145883	EDA	metallic-cnt and non-uniform cnts tolerant design of cnfet-based circuits using independent n2-transistor structures	2011	-6.119323905644075	13.307034007442741	1145910
1147347	EDA	an efficient triple-tail cell based pfscl d latch	2014	-7.140000118523468	13.631291504373614	1147374
1147442	EDA	performance and energy impact of locally controlled nml circuits	2011	-5.9568399678190005	13.269966293093526	1147469
1147625	EDA	adaptive performance control with embedded timing error predictive sensors for subthreshold circuits	2010	-6.020136790377388	13.6937402641921	1147652
1148074	EDA	a methodology for the design of dynamic accuracy operators by runtime back bias	2017	-5.5337248204773966	13.937620336171332	1148101
1148509	EDA	challenge: variability characterization and modeling for 65- to 90-nm processes	2005	-6.014062893090026	13.394390313722464	1148536
1148575	EDA	design and optimization of dual-threshold circuits for low-voltage low-power applications	1999	-6.76361523700778	13.249702479163645	1148602
1148822	EDA	place and route for secure standard cell design	2004	-6.797908220523592	13.890409048174796	1148849
1148864	EDA	energy efficient medium-voltage circuits based on adiabatic cpl	2010	-6.884962501538443	13.553745832025475	1148891
1150176	EDA	balancing lifetime and soft-error reliability to improve system availability	2016	-5.3464277951091566	13.246069564774347	1150203
1150253	EDA	impact of gate oxide breakdown in logic gates from 28nm fdsoi cmos technology	2015	-5.853692636856986	13.250990174653845	1150280
1151205	EDA	area-efficient partial-clique-energy mrf pair design with ultra-low supply voltage	2016	-7.119786275932242	13.76025199162991	1151232
1151368	EDA	bit-area efficient embedded pseudo-sram utilising dual-threshold hybrid 2t gain cell	2014	-6.753970468288332	14.021266645262775	1151395
1151455	EDA	fine-grain sleep transistor placement considering leakage feedback gate	2006	-6.614095228719302	13.503697178548254	1151482
1151587	EDA	a 1.8v 30nj adaptive program-voltage (20v) generator for 3d-integrated nand flash ssd	2009	-6.832205910558343	14.194232414845658	1151614
1152398	EDA	bti and hci degradation detection in sram cells	2017	-5.744576575308362	13.62533413977252	1152425
1152501	EDA	design of a power-efficient arm processor with a timing-error detection and correction mechanism	2016	-5.87108315055687	13.924745441470696	1152528
1153783	EDA	architecture level energy modeling and optimization for multi-ported giga-hz physical register file	2009	-5.841195194312482	14.137042525514126	1153810
1153916	EDA	impact of time-zero and nbti variability on sub-20nm finfet based sram at low voltages	2015	-6.088010707753519	13.404950330886285	1153943
1153956	EDA	feedback redundancy: a power efficient seu-tolerant latch design for deep sub-micron technologies	2007	-6.049736288437841	13.476896504083516	1153983
1154088	Arch	an ultra-dynamic voltage scalable (u-dvs) 10t sram with bit-interleaving capability	2012	-6.774659903430563	14.079291283435698	1154115
1155860	EDA	improving yield and defect tolerance in subthreshold cmos through output-wired redundancy	2008	-6.256004002684714	13.418993418780051	1155887
1156016	EDA	mitigation of soft errors in sram-based fpgas using cad tools	2011	-5.410348888958143	13.279083730800195	1156043
1156559	EDA	non-volatile memories in fpgas: exploiting logic similarity to accelerate reconfiguration and increase programming cycles	2015	-5.6743066034610194	14.07106212721465	1156586
1156673	EDA	hardware trojan detection through golden chip-free statistical side-channel fingerprinting	2014	-5.4340894970325495	14.801130968190586	1156700
1157091	Arch	optimal sequencing energy allocation for cmos integrated systems	2002	-5.524231320607751	13.612363217749527	1157118
1157778	EDA	on the jitter-to-fast-clock-period ratio in oscillator-based true random number generators	2017	-6.108983527815501	15.06272148708726	1157805
1158029	Arch	near/sub-threshold circuits and approximate computing: the perfect combination for ultra-low-power systems	2015	-6.168005940712486	13.378156818386138	1158056
1158222	EDA	implementation of low power digital multipliers using 10 -transistor adder blocks	2005	-6.905805784234562	13.486034431122837	1158249
1158543	EDA	gasstation: power and area efficient buffering for multiple power domain design	2015	-6.55891290517848	13.42833509387698	1158570
1158975	EDA	a study of the electrochemical cell as a storage element for the memory access gap	1974	-6.365549111459074	14.037936677911544	1159002
1159310	EDA	a new approach to minimize leakage power in nano-scale vlsi adder	2010	-6.330360102374256	13.78015810642168	1159337
1159501	EDA	on-line dynamic delay insertion to improve signal integrity in synchronous circuits	2007	-6.334677115695299	13.346363879767535	1159528
1159783	EDA	energy optimal sizing of finfet standard cells operating in multiple voltage regimes using adaptive independent gate control	2014	-6.504236397442776	13.700123446591821	1159810
1160405	EDA	an architecture design methodology for minimal total power consumption at fixed vdd and vth	2005	-6.4536178887597355	13.280407402717962	1160432
1160972	Mobile	a high stable 8t-sram with bit interleaving capability for minimization of soft error rate	2018	-6.4822364123491125	14.255462880305569	1160999
1161166	EDA	an embedded dram for cmos asics	1997	-5.784244122734814	13.907031168868293	1161193
1161202	EDA	impact of dual placement and routing on wddl netlist security in fpga	2013	-5.50678564560159	14.827129665240257	1161229
1161310	Arch	a way-halting cache for low-energy high-performance systems	2004	-6.895224930354567	14.217748567420669	1161337
1161357	Arch	high-throughput cam based on a synchronous overlapped search scheme	2013	-6.807206362089016	13.995295774830801	1161384
1161426	EDA	high-speed, low-power quasi delay insensitive handshake circuits based on finfet technology	2014	-6.722362676132959	13.514751777746039	1161453
1162090	EDA	an efficient heterogeneous memristive xnor for in-memory computing	2017	-6.773426608180543	13.632042128510172	1162117
1162419	EDA	a 1.8 pj/bit 16Ã16gb/s source-synchronous parallel interface in 32 nm soi cmos with receiver redundancy for link recalibration	2016	-6.8503178506779285	14.139834241856198	1162446
1162679	Arch	a dual-mode architecture for fast-switching stt-ram	2012	-6.140817410999287	14.246708992305644	1162706
1162695	Arch	stt-mram operating at 0.38v using negative-resistance sense amplifier	2014	-6.82146325932464	14.17648479054291	1162722
1162887	EDA	noise margin, critical charge and power-delay tradeoffs for sram design	2011	-5.9695054067246165	13.631251003649714	1162914
1163577	Arch	a unified finfet reliability model including high k gate stack dynamic threshold voltage, hot carrier injection, and negative bias temperature instability	2009	-5.9721880683866235	13.35540123414829	1163604
1164008	EDA	exploiting transistor-level reconfiguration to optimize combinational circuits	2017	-6.780346927224281	13.317300665885684	1164035
1164967	Arch	vclearit: a vlsi cmos circuit leakage reduction technique for nanoscale technologies	2007	-6.621672570897133	13.77117076367658	1164994
1165421	Arch	adaptive voltage controlled nanoelectronic addressing for yield, accuracy and resolution	2009	-6.506921788454366	13.817142331718497	1165448
1165647	EDA	performance and thermal tradeoffs for energy-efficient monolithic 3d network-on-chip	2018	-5.472802295894186	13.716620766027686	1165674
1166673	Arch	a 33.2m vertices/sec programmable geometry engine for multimedia embedded systems	2005	-6.228873175674106	14.008661573828794	1166700
1167728	EDA	40.4fj/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh noc in 45nm soi cmos	2013	-5.799443343744142	13.958707728641679	1167755
1168531	EDA	28nm metal-gate high-k cmos soc technology for high-performance mobile applications	2011	-5.579249957735334	13.582117864241244	1168558
1169950	AI	adaptive coding in networks-on-chip: transition activity reduction versus power overhead of the codec circuitry	2006	-6.589232139125551	13.445328481146973	1169977
1170102	HPC	hybrid cryogenic memory cells for superconducting computing applications	2017	-5.441087600047919	13.483676434067107	1170129
1171292	EDA	a 10 gbps gfp frame delineation circuit with single bit error correction on an fpga	2005	-7.0342473645083965	15.046215375807614	1171319
1171371	EDA	a 40-nm 8t sram with selective source line control of read bitlines and address preset structure	2013	-6.880020229422983	14.137498334256243	1171398
1171551	EDA	evaluation of the temperature influence on seu vulnerability of dice and 6t-sram cells	2018	-6.203738691337626	13.602521864801572	1171578
1171557	Arch	sram voltage stacking	2016	-6.5351106917385176	13.850220549794487	1171584
1171796	EDA	design and implementation of bit transition counter	2014	-6.559995123753258	13.484259278667526	1171823
1171801	Arch	programming algorithms for multilevel phase-change memory	2011	-6.728481125243554	14.472849625172241	1171828
1172150	EDA	stability and performance optimization of ingaas-oi and geoi hetero-channel sram cells	2012	-6.14486315038063	13.909837427587748	1172177
1172364	Arch	the optimal logic depth per pipeline stage is 6 to 8 fo4 inverter delays	2002	-6.870679404968232	13.815751612420922	1172391
1172783	EDA	simultaneous sizing, reference voltage and clamp voltage biasing for robustness, self-calibration and testability of sttram arrays	2014	-6.4926251512196895	13.932028780046116	1172810
1172976	EDA	bitline leakage current compensation circuit for high-performance sram design	2012	-6.218559947812523	13.917184575628829	1173003
1173271	EDA	exploring very low-energy logic: a case study	2007	-6.417496515711173	13.501241021061444	1173298
1173785	EDA	a pll for clock generation with automatic frequency control under tid effects	2012	-6.693738370840277	13.832733154193921	1173812
1173844	EDA	multi-vth finfet sequential circuits with independent-gate bias and work-function engineering for reduced power consumption	2008	-6.703281500620105	13.463022251752946	1173871
1174387	EDA	on-chip testing of blind and open-sleeve tsvs for 3d ic before bonding	2010	-6.248797249399813	13.6415193882725	1174414
1174721	EDA	analysis and on-chip monitoring of gate oxide breakdown in sram cells	2012	-5.803628699868536	13.762245661014873	1174748
1174967	EDA	low-voltage low-overhead asynchronous logic	2013	-5.958425729178488	13.27640732600106	1174994
1174977	EDA	proposal of a new ultra low leakage 10t sub threshold sram bitcell	2012	-6.197318006841682	13.798751328712216	1175004
1175495	EDA	modeling size limitations of resistive crossbar array with cell selectors	2017	-6.1978095623944975	13.816210666538653	1175522
1175502	EDA	compact modeling of high spin transfer torque efficiency double-barrier magnetic tunnel junction	2017	-6.287645133566457	13.844632888932212	1175529
1175615	Arch	a systematic performance comparison of ultra low-power aes s-boxes	2018	-5.924256421662612	15.107541888998089	1175642
1175754	EDA	mami: majority and multi-input logic on memristive crossbar array	2018	-6.622518137997752	13.538131232724135	1175781
1175851	Arch	low area, low power, robust, highly sensitive error detecting latch for resilient architectures	2016	-6.191478085636523	14.05297129661538	1175878
1176603	ML	coin flipping puf: a novel puf with improved resistance against machine learning attacks	2018	-5.709062702191535	14.99960402455117	1176630
1176976	EDA	low cost and highly reliable hardened latch design for nanoscale cmos technology	2012	-5.739466535460306	13.853067289270493	1177003
1177393	EDA	nonvolatile logic-in-memory array processor in 90nm mtj/mos achieving 75% leakage reduction using cycle-based power gating	2013	-5.865592450388008	13.647232593722467	1177420
1179670	EDA	selectively clocked skewed logic (scsl): low-power logic style for high-performance applications	2001	-7.029677527207153	13.560180454096676	1179697
1179873	EDA	an embedded reram using a small-offset sense amplifier for low-voltage operations	2015	-6.849942715245294	14.134858436622775	1179900
1180501	EDA	mousetrap: high-speed transition-signaling asynchronous pipelines	2007	-7.205417617090349	13.481418627351346	1180528
1180737	EDA	efficient rijndael encryption implementation with composite field arithmetic	2001	-7.182115557618157	15.09992932048094	1180764
1180865	EDA	low energy switch block for fpgas	2004	-6.761794433137752	13.648183057748176	1180892
1180907	EDA	an on-die digital aging monitor against hci and xbti in 16 nm fin-fet bulk cmos technology	2015	-6.17767524629826	13.780054888619805	1180934
1181354	Arch	stack engineering for reram devices performance improvement	2014	-6.186222745928762	13.736119930324916	1181381
1182208	EDA	cross-layer investigation of continuous-time sigma-delta modulator under aging effects	2015	-6.0382720635630855	13.244284236103306	1182235
1182614	EDA	standing wave oscillator based clock distribution	2016	-7.005504348186284	13.768868777964238	1182641
1184256	Arch	an optimization technique for rf buffers with active inductors	2005	-6.668387700823572	13.291515527831562	1184283
1184337	EDA	noise and process variation tolerant, low-power, high-speed, and low-energy full adders in cnfet technology	2016	-6.71373319244328	13.836209022508744	1184364
1184819	HPC	a 32-nm subthreshold 7t sram bit cell with read assist	2017	-6.371077666014623	14.091585654769164	1184846
1185026	EDA	variation aware sleep vector selection in dual vt dynamic or circuits for low leakage register file design	2014	-6.228187128916142	13.6505858747432	1185053
1185107	EDA	read circuits for resistive memory (reram) and memristor-based nonvolatile logics	2015	-6.291924989646088	14.076986024562807	1185134
1185137	EDA	a 3.4pj feram-enabled d flip-flop in 0.13Âµm cmos for nonvolatile processing in digital systems	2013	-6.188997478164178	14.150475254520568	1185164
1185255	Arch	instruction cache aging mitigation through instruction set encoding	2016	-5.324224270919577	14.005658685211374	1185282
1185725	EDA	carbon-based sleep switch dynamic logic circuits with variable strength keeper for lower-leakage currents and higher-speed	2015	-6.784528523204888	13.810756542429154	1185752
1185967	Arch	a 180 mhz direct access read 4.6mb embedded flash in 90nm technology operating under wide range power supply from 2.1v to 3.6v	2013	-6.681558004670018	14.146200990668204	1185994
1186089	EDA	dynamically pulsed mtcmos with bus encoding for reduction of total power and crosstalk noise	2010	-6.445337438780942	13.608364387977488	1186116
1186950	Arch	designing low-vth stt-ram for write energy reduction in scaled technologies	2015	-6.576335365038469	14.077211467417431	1186977
1187130	Arch	a modified high-radix scalable montgomery multiplier	2006	-7.13159861198328	15.090430848116467	1187157
1187296	EDA	breaking pops/j barrier with analog multiplier circuits based on nonvolatile memories	2018	-6.7668206781930405	14.034004228653908	1187323
1187433	EDA	predictive aging of reliability of two delay pufs	2016	-5.704981314128792	13.582330670143996	1187460
1188141	EDA	low-swing on-chip signaling techniques: effectiveness and robustness	2000	-6.3146119843542765	13.490979481149068	1188168
1188161	EDA	quantitative intellectual property protection using physical-level characterization	2013	-5.386651979405231	14.917175334607522	1188188
1188239	EDA	asynchronous circuit design on an fpga: mips processor case study	2012	-6.988251474040438	13.894920622050021	1188266
1188260	EDA	fabrication of a magnetic tunnel junction-based 240-tile nonvolatile field-programmable gate array chip skipping wasted write operations for greedy power-reduced logic applications	2013	-6.180658892825916	14.201694119370785	1188287
1189109	EDA	compensation of systematic variations through optimal biasing of sram wordlines	2008	-6.310862787319327	13.869225173152564	1189136
1189203	EDA	design methodologies for ternary logic circuits	2018	-7.122620099641156	13.319446465607381	1189230
1189645	EDA	energy recovering asic design	2003	-6.933573714556927	14.015116838733485	1189672
1189973	EDA	a 6t sram with a carrier-injection scheme to pinpoint and repair fails that achieves 57% faster read and 31% lower read energy	2012	-5.9140060543453385	13.91736113740012	1190000
1190750	Arch	trading off cache capacity for low-voltage operation	2009	-5.662380463232457	13.861500184358649	1190777
1191186	EDA	design space exploration of split-path data driven dynamic full adder	2010	-6.945437387110102	13.387173479066865	1191213
1191251	EDA	scalable high voltage cmos technology for smart power and sensor applications	2008	-6.557375878389569	14.089690142414524	1191278
1191356	Arch	voltage scaling on c-elements: a speed, power and energy efficiency analysis	2013	-6.795532674207632	13.632250508041887	1191383
1192405	Arch	multiplexing methods for power watermarking	2010	-5.446808297534901	15.084470952313394	1192432
1192438	Arch	reducing the data switching activity of serialized datastreams	2006	-6.871739826843625	13.522923346528618	1192465
1193050	EDA	low threshold cmos circuits with low standby current	1998	-6.712305976863427	13.708572926118427	1193077
1193292	EDA	d-mram cache: enhancing energy efficiency with 3t-1mtj dram / mram hybrid memory	2013	-6.2942842202195886	14.290432642583315	1193319
1194007	Arch	power-aware global signaling strategies	2005	-6.078172830378582	13.516481894361368	1194034
1194391	EDA	dependability analysis of nano-scale finfet circuits	2006	-5.542560090658102	13.410586423596573	1194418
1196205	EDA	switching codes for delta-i noise reduction	1996	-6.884956568398862	13.258007266700487	1196232
1196765	Arch	a 1 gb 2 ghz 128 gb/s bandwidth embedded dram in 22 nm tri-gate cmos technology	2015	-5.8374975419444635	14.212659551020716	1196792
1197214	EDA	transistor reordering rules for power reduction in cmos gates	1995	-6.909758363735371	13.464694814257793	1197241
1197465	EDA	130nm low power asynchronous aes core	2017	-6.263316097502866	15.059383732383553	1197492
1198435	Arch	ultra low power nemfet based logic	2013	-6.64109083084495	13.779420509790599	1198462
1198717	EDA	variability-aware parametric yield enhancement via post-silicon tuning of hybrid redundant mac units	2015	-6.203250140710164	13.777251442821346	1198744
1199336	EDA	efficient power reduction techniques for time multiplexed address buses	2002	-6.835069281995543	13.7936636000106	1199363
1199426	EDA	unit-based functional iddt testing for aging degradation monitoring in a vliw processor	2015	-5.611661414420467	13.22414483938517	1199453
1199849	Arch	the glitch puf: a new delay-puf architecture exploiting glitch shapes	2010	-5.572878141020616	14.981926701848426	1199876
1200178	Arch	cyclic power-gating as an alternative to voltage and frequency scaling	2016	-6.240886423201605	13.7355262802896	1200205
1200957	Security	a compact and low power ro puf with high resilience to the em side-channel attack and the svm modelling attack of wireless sensor networks	2018	-5.769591432104808	15.048552673016749	1200984
1201292	EDA	performance analysis of low-power 1-bit cmos full adder cells	2002	-7.226039930321237	13.289089963236995	1201319
1201801	EDA	circuit techniques for low-power cmos gsi	1996	-5.846616985472092	13.755353609954225	1201828
1202938	EDA	ultralow-power design in near-threshold region	2010	-6.512398277734039	13.539842479040454	1202965
1203057	Arch	peaf: a power-efficient architecture for sram-based fpgas using reconfigurable hard logic design in dark silicon era	2017	-6.234475263314493	13.995849232599886	1203084
1203382	EDA	exploiting pdn noise to thwart correlation power analysis attacks in 3d ics	2018	-5.352747582319217	15.027111650769644	1203409
1203506	Arch	robustness-aware sleep transistor engineering for power-gated nanometer subthreshold circuits	2010	-6.078218230122528	13.809063704631514	1203533
1203577	EDA	estimating and optimizing btl aging effects: from physics to cad	2018	-5.925529294424863	13.393736358972607	1203604
1204439	EDA	chip-level performance maximization using asis (application-specific interconnect structure) wiring design concept for 45 nm cmos generation	2007	-6.116065805236581	13.372859964263482	1204466
1205480	EDA	universal logic modules based on double-gate carbon nanotube transistors	2011	-6.996705454522106	13.382982573928196	1205507
1206022	Security	power and fault analysis resistance in hardware through dynamic reconfiguration	2008	-5.421871404713434	14.967653275823324	1206049
1206116	EDA	employing the mixed fbb/rbb in the design of finfet logic gates	2015	-6.7844306704479775	13.698558967024114	1206143
1206516	Embedded	quaternary debiasing for physically unclonable functions	2018	-5.779855582349319	14.87458694059299	1206543
1207394	Visualization	a new 1t dram cell with enhanced floating body effect	2006	-6.154533196255718	13.914825078275273	1207421
1207704	Arch	a self-aware processor soc using energy monitors integrated into power converters for self-adaptation	2014	-5.7757602892362145	14.136231373034375	1207731
1209084	EDA	optimizing the operating voltage of tunnel fet-based sram arrays equipped with read/write assist circuitry	2016	-6.646141900487258	14.096322732102822	1209111
1209341	EDA	empire: empirical power/area/timing models for register files	2009	-5.847001764064291	13.636837524213721	1209368
1210695	EDA	extensible supply voltage control mechanism for low power array structure design	2005	-6.92102180109475	13.43082811227813	1210722
1211323	Arch	analysis of power-performance for ultra-thin-body geoi logic circuits	2011	-6.7127043563176825	13.885540514647484	1211350
1212021	EDA	a 0.13Âµm 64mb multi-layered conductive metal-oxide memory	2010	-5.660780481845106	13.837418381602681	1212048
1212232	EDA	placement-proximity-based voltage island grouping under performance requirement	2007	-5.61843253383997	14.008364710106814	1212259
1212400	EDA	dynamic write limited minimum operating voltage for nanoscale srams	2011	-6.179549770864452	13.848145621498366	1212427
1212432	Arch	hierarchical value cache encoding for off-chip data bus	2006	-6.576733124873378	13.878408553488658	1212459
1212434	EDA	optimizing leakage energy consumption in cache bitlines	2004	-5.716095763093282	13.957828580495407	1212461
1212572	EDA	low-power design technique with ambipolar double gate devices	2012	-6.618179769654986	13.772431050132573	1212599
1213393	Networks	a dynamic longest prefix matching content addressable memory for ip routing	2011	-6.9822933409916885	14.59127955578337	1213420
1213608	EDA	an independent-gate finfet sram cell for high data stability and enhanced integration density	2007	-6.609304614127723	14.163072792612315	1213635
1215127	EDA	low-power high-density stt mrams on a 3-d vertical silicon nanowire platform	2016	-6.383885147661693	14.007622471970961	1215154
1215297	Arch	rfga: cmos-nano hybrid fpga using rram components	2008	-6.378180269418807	13.737556202491	1215324
1216096	EDA	design of a low voltage class-ab cmos super buffer amplifier with sub threshold and leakage control	2014	-6.950105679589843	13.944469371752998	1216123
1216790	Arch	reliability enhancement of bi-stable pufs in 65nm bulk cmos	2012	-5.9868089470593056	14.421339665406336	1216817
1217577	EDA	a high-performance, low leakage, and stable sram row-based back-gate biasing scheme in finfet technology	2007	-6.513183064066896	13.960411262304781	1217604
1217862	EDA	modeling residual lifetime of an ic considering spatial and inter-temporal temperature variations	2016	-5.518810794830952	13.574502488909788	1217889
1218404	EDA	in situ error detection techniques in ultralow voltage pipelines: analysis and optimizations	2017	-5.849998324725983	13.809702922924574	1218431
1218602	EDA	ultra low-power and low-energy 32-bit datapath aes architecture for iot applications	2016	-6.704673296235717	14.991013876031461	1218629
1219816	EDA	integrating clock gating and power gating for combined dynamic and leakage power optimization in digital cmos circuits	2008	-5.712317365383072	13.234049120608228	1219843
1220201	EDA	low-power embedded sram macros with current-mode read/write operations	1998	-6.910556650807438	13.965995289781752	1220228
1221476	EDA	robust and efficient qca cell-based nanostructures of elementary reversible logic gates	2018	-6.309078203225584	13.495235290792884	1221503
1221520	EDA	power profile equalizer: a lightweight countermeasure against side-channel attack	2017	-6.0040224058967535	14.939684805025538	1221547
1222011	EDA	design and investigation of variability aware sense amplifier for low power, high speed sram	2017	-6.56083256923267	14.002503093954985	1222038
1222337	EDA	design and simulation of an ultra-low power high performance cmos logic: dmtgdi	2016	-7.096784576391741	13.855907083268953	1222364
1222665	EDA	a near-threshold 10t differential sram cell with high read and write margins for tri-gated finfet technology	2018	-6.8228463832401935	14.1749958648701	1222692
1222875	EDA	latch clustering for minimizing detection-to-boosting latency toward low-power resilient circuits	2016	-5.548067392280225	13.633662698869795	1222902
1223146	EDA	standby leakage power reduction technique for nanoscale cmos vlsi systems	2010	-6.81671883557055	13.802751876137235	1223173
1223281	EDA	design of a spintronic arithmetic and logic unit using magnetic tunnel junctions	2008	-6.811819496768225	13.271579833515688	1223308
1223789	Arch	trends in energy-efficiency and robustness using stochastic sensor network-on-a-chip	2008	-6.537646675416437	13.695212647202926	1223816
1224028	EDA	a cad approach for on-chip pdn with power and supply noise reduction for multi-voltage socs in pre-layout stage	2017	-6.7797105792739965	13.227986234741678	1224055
1224177	EDA	temperature-aware dynamic frequency and voltage scaling for reliability and yield enhancement	2009	-6.11262910364418	13.922483027378115	1224204
1224251	Arch	a 45 nm soi embedded dram macro for the powerâ¢ processor 32 mbyte on-chip l3 cache	2011	-6.499964588301761	14.180483706870445	1224278
1224278	EDA	a replacement strategy for canary flip-flops	2010	-5.639563130101923	13.48201934975902	1224305
1224932	Arch	reliable antifuse one-time-programmable scheme with charge pump for postpackage repair of dram	2015	-6.127967464543322	13.838594112673954	1224959
1225014	Arch	leveraging cpu electromagnetic emanations for voltage noise characterization	2018	-5.460137516553714	13.894868027642447	1225041
1225929	EDA	architecture and design analysis of a digital single-event transient/upset measurement chip	2012	-5.497125330771144	13.211231051715016	1225956
1226538	EDA	low-power cache design using 7t sram cell	2007	-6.63742041023319	13.989202037253687	1226565
1226682	EDA	field programmable gate array prototyping of end-around carry parallel prefix tree architectures	2010	-7.152201823070039	15.010606577217308	1226709
1228139	EDA	the effect of process variation on device temperature in finfet circuits	2007	-6.057894607587256	13.420698791771612	1228166
1228158	EDA	energyâperformance tunable logic	2009	-6.6946270535576975	13.859179083392828	1228185
1228381	EDA	a dual dielectric approach for performance aware gate tunneling reduction in combinational circuits	2005	-6.39966824853054	13.739694665399735	1228408
1228621	EDA	negative-resistance read and write schemes for stt-mram in 0.13Âµm cmos	2010	-6.642082337056085	14.122092082461176	1228648
1229035	EDA	design automation for adiabatic circuits	2019	-5.936054461879108	13.258305484898484	1229062
1229231	EDA	circuit design challenges in embedded memory and resistive ram (rram) for mobile soc and 3d-ic	2011	-5.755610416615569	13.92295536754543	1229258
1231085	EDA	a 28nm 6t sram memory compiler with a variation tolerant replica circuit	2012	-6.405121448704491	13.79176753553156	1231112
1231667	EDA	design flow and characterization methodology for dual mode logic	2015	-6.869931480918803	13.464320223188667	1231694
1231789	Arch	asynchronous transient resilient links for noc	2008	-6.9295185352057524	13.922053821095329	1231816
1232318	Arch	read disturb errors in mlc nand flash memory: characterization, mitigation, and recovery	2015	-5.7005386445258175	14.160602497385895	1232345
1232769	Arch	a second generation time-to-first-spike pixel with asynchronous self power-off	2006	-7.035973431902683	13.833611125168614	1232796
1233273	EDA	a look up table design with 3d bipolar rrams	2012	-6.801605241032113	13.756927576248733	1233300
1233281	EDA	mixed-vth (mvt) cmos circuit design for low power cell libraries	2007	-6.599951700306179	13.57729558838101	1233308
1233809	EDA	pure logic cmos based embedded non-volatile random access memory for low power rfid application	2008	-6.706551751880904	14.255333251125348	1233836
1233812	EDA	a 90 nm 48 x 48 lut-based fpga enhancing speed and yield utilizing within-die delay variations	2007	-7.050195429627429	13.648736724834722	1233839
1233834	EDA	robust bias temperature instability refresh design and methodology for memory cell recovery	2014	-5.91482878311561	13.79592065106445	1233861
1234283	EDA	analysis of digital dsp blocks using gdi technology	2010	-7.141672390737443	13.65861557275644	1234310
1235537	Arch	axserbus: a quality-configurable approximate serial bus for energy-efficient sensing	2017	-7.22985185539158	14.430625904973153	1235564
1237088	EDA	cross-layer soft error analysis and mitigation at nanoscale technologies	2016	-5.419938821291941	13.503863352567793	1237115
1237444	EDA	realization of basic gates using universal logic blocks in quantum dot cellular automata	2013	-5.71716370929738	13.415013742518187	1237471
1237494	EDA	charge recycling in power-gated cmos circuits	2008	-6.961068537703802	13.809347743548804	1237521
1237835	Arch	a high performance, scalable multiplexed keeper technique	2007	-6.874301378968113	13.757666176667481	1237862
1238178	EDA	dc-dc converter-aware power management for battery-operated embedded systems	2005	-6.075001647849806	14.032397041915186	1238205
1238842	EDA	design issues and considerations for low-cost 3-d tsv ic technology	2011	-6.019742476672446	13.407588110577441	1238869
1239122	EDA	subthreshold dual mode logic	2013	-6.915356448196273	13.440468943314563	1239149
1240085	EDA	low cost power failure protection for mlc nand flash storage systems with pram/dram hybrid buffer	2013	-5.742566977174037	14.09633771880873	1240112
1241708	EDA	standby power reduction and sram cell optimization for 65nm technology	2009	-6.547087178811562	13.819019314642446	1241735
1241827	Arch	dynamic vpass controlled program scheme and optimized erase vth control for high program inhibition in mlc nand flash memories	2010	-6.537651789527957	14.069926074721089	1241854
1241868	Arch	analysis of wave-pipelined domino logic circuit and clocking styles subject to parametric variations	2005	-7.048136384779777	13.430756824681795	1241895
1242614	EDA	self-super-cutoff power gating with state retention on a 0.3v 0.29fj/cycle/gate 32b risc core in 0.13Âµm cmos	2013	-6.828952027430586	14.119548443924609	1242641
1243285	EDA	adaptive sram memory for low power and high yield	2008	-6.2124658489924744	13.357697329168312	1243312
1243661	EDA	low power multi-level-cell resistive memory design with incomplete data mapping	2013	-5.744426632316898	14.329832756368596	1243688
1244705	EDA	hardware complexity of sha-1 and sha-256 based on area and time analysis	2012	-6.5305045029583875	14.994013199823925	1244732
1244943	EDA	design of cmos energy efficient single bit full adders	2011	-7.199773668396215	13.734710716483974	1244970
1245010	EDA	technology impacts on sub-90nm cmos circuit design and design methodologies	2006	-5.454060859406622	13.373233493462115	1245037
1245664	EDA	a crosstalk avoidance scheme based on re-layout of signal tsv	2015	-5.7702335622573	13.509652109187588	1245691
1245708	Metrics	novel 1t dram cell for low-voltage operation and long data retention time	2011	-6.7096205972539655	14.170138578020437	1245735
1245916	EDA	the mixed signal optimum energy point: voltage and parallelism	2008	-6.459137753234322	13.551373645278671	1245943
1246145	Arch	quasi-resonant clocking: a run-time control approach for true voltage-frequency-scalability	2014	-6.208277728554591	13.919190138791794	1246172
1246505	Arch	active mode subclock power gating	2014	-6.729487029616829	13.96968189068375	1246532
1246792	EDA	a non-volatile run-time fpga using thermally assisted switching mrams	2008	-6.049942549135543	13.94249930343333	1246819
1247046	Arch	minimizing ohmic loss in future processor ir events	2006	-6.431758208333032	13.905417158242335	1247073
1248322	Arch	soft error immune latch under seu related double-node charge collection	2015	-5.944980021471614	13.518974745687766	1248349
1248668	EDA	capacitance selection for digital floating-gate circuits operating in subthreshold	2006	-6.9329945549950125	13.842944773462039	1248695
1248669	EDA	analysis and mitigation of nbti-induced performance degradation for power-gated circuits	2011	-5.783431961125156	13.702836196217762	1248696
1249008	Arch	a low-leakage dynamic register file with unclocked wordline and sub-segmentation for improved bitline scalability	2012	-6.68726643924264	14.100342143744069	1249035
1249260	EDA	asynchronously assisted fpga for variability	2014	-5.454271779636754	13.552825482143094	1249287
1249425	Arch	system-level energy and performance projections for nanomagnet-based logic	2009	-5.885258237108981	13.299473588301776	1249452
1250115	EDA	design and analysis of a new loadless 4t sram cell in deep submicron cmos technologies	2009	-6.531223954605284	13.979256310738961	1250142
1250188	EDA	noise-aware power optimization for on-chip interconnect	2000	-6.6949213604369495	13.410811795576985	1250215
1251207	EDA	two-phase asynchronous wave-pipelines and their application to a 2d-dct	1999	-7.10296068833697	13.777285194983936	1251234
1252198	ECom	a distributed minority and majority voting based redundancy scheme	2015	-5.567426232870639	13.354539418923773	1252225
1252637	EDA	modeling trans-threshold correlations for reducing functional test time in ultra-low power systems	2017	-5.958611912019986	13.669168142213008	1252664
1253302	Metrics	adaptive-latency dram: reducing dram latency by exploiting timing margins	2018	-5.41377095825086	14.00715332450356	1253329
1253860	Arch	low-area tcam using a donât care reduction scheme	2018	-7.0243327493305525	14.768061056943214	1253887
1253994	EDA	device parameter variations of n-mosfets with dog-bone layouts in 65nm and 40nm technologies	2013	-6.324489391083947	13.439760840186176	1254021
1254923	EDA	clocking structures and power analysis for nanomagnet-based logic devices	2007	-5.7256178177698125	13.579230537501251	1254950
1255161	EDA	gate-level autonomous watchdog circuit for error robustness based on a 65nm self synchronous system	2011	-5.651792181796107	13.215729230712688	1255188
1255398	Arch	analysis of dual-vt sram cells with full-swing single-ended bit line sensing for on-chip cache	2002	-6.5797505550240905	13.834112198371955	1255425
1255914	EDA	a design methodology and device/circuit/architecture compatible simulation framework for low-power magnetic quantum cellular automata systems	2009	-6.474170017054207	13.640796936333807	1255941
1256257	EDA	temperature impact analysis and access reliability enhancement for 1t1mtj stt-ram	2016	-5.943612586892987	13.954116184818261	1256284
1256386	EDA	delay testing of partially depleted silicon-on-insulator (pd-soi) circuits	2006	-5.571145053566417	13.450466434788087	1256413
1256798	EDA	ultra-high density monolithic 3-d finfet sram with enhanced read stability	2016	-5.833322363705277	13.72192574438604	1256825
1257204	Embedded	sub-pj consumption and short latency time in rram arrays for high endurance applications	2018	-6.019443979816675	13.944031677890393	1257231
1257717	EDA	low-overhead circuit synthesis for temperature adaptation using dynamic voltage scheduling	2007	-5.7515330454025335	13.76615502790787	1257744
1258307	EDA	low power 14t hybrid full adder cell	2016	-7.1510247536752845	13.675143452933064	1258334
1258682	EDA	embedded otp fuse in cmos logic process	2005	-6.304797294065759	14.332228021081024	1258709
1258698	EDA	impact and design guideline of monolithic 3-d ic at the 7-nm technology node	2017	-5.50797998302941	13.430531016760517	1258725
1259662	Arch	design and analysis of thin-box fd/soi devices for low-power and stable sram in sub-50nm technologies	2007	-6.607162919336269	13.90596408562701	1259689
1261551	EDA	access time measurement of 64-kb josephson-cmos hybrid memories using sfq time-to-digital converter	2010	-6.7249699221556565	14.137199308012244	1261578
1261580	EDA	a power optimization method considering glitch reduction by gate sizing	1998	-6.801528881864668	13.274188899066017	1261607
1261611	Arch	normally-off computing for crystalline oxide semiconductor-based multicontext fpga capable of fine-grained power gating on programmable logic element with nonvolatile shadow register	2015	-6.446668877777684	14.143605397023634	1261638
1261662	EDA	a power-gating scheme for cal circuits using single-phase power-clock	2008	-6.9710717010563	14.018352404413347	1261689
1262288	EDA	sub-Î¼w standby power, <18 Î¼w/dmips@25mhz mcu with embedded atom-switch programmable logic and rom	2015	-6.7062801272916	14.163389027304182	1262315
1262391	Arch	a novel 4t asymmetric single-ended sram cell in sub-32 nm double gate technology	2008	-6.682739432545849	14.016981343549151	1262418
1262768	EDA	an enhancement of crosstalk avoidance code based on fibonacci numeral system for through silicon vias	2017	-6.579781314892043	13.410405857479038	1262795
1263322	EDA	a forward body-biased low-leakage sram cache: device, circuit and architecture considerations	2005	-6.487417706417919	14.100923188003724	1263349
1264680	EDA	tbct: time-borrowing and clock token based error correction and its application in microprocessor	2016	-5.7699261991788555	13.803489095051788	1264707
1265122	EDA	peak-to-average pumping efficiency improvement for charge pump in phase change memories	2016	-6.568112731962304	14.24238375561828	1265149
1265220	Arch	energy-efficient adaptive match-line controller for large-scale associative storage	2017	-7.0120396374449205	14.128169425915551	1265247
1265228	EDA	architecture of a power-gated wireless sensor node	2008	-5.699789142197053	14.199490220654097	1265255
1266625	EDA	design of the power6 microprocessor	2007	-5.352845285887277	13.985528903253536	1266652
1267244	EDA	evaluation of sub-0.2 v high-speed low-power circuits using hetero-channel mosfet and tunneling fet devices	2014	-6.659889491800055	13.89145884763566	1267271
1267272	EDA	multiple-v/sub dd/ multiple-v/sub th/ cmos (mvcmos) for low power applications	1999	-6.860101269045049	13.319709905921998	1267299
1267658	EDA	low power fpga design using hybrid cmos-nems approach	2007	-6.423558221431273	13.77722075173984	1267685
1267931	Security	evaluation of the masked logic style mdpl on a prototype chip	2007	-5.472268861633979	15.082196312742358	1267958
1268341	Arch	improving tolerance to variations in memristor-based applications using parallel memristors	2015	-6.197770480479008	13.531576132456784	1268368
1268355	Arch	rf-puf: iot security enhancement through authentication of wireless nodes using in-situ machine learning	2018	-5.6575236544295455	15.09840400340266	1268382
1268473	EDA	delay analysis and optimal biasing for high speed low power current mode logic circuits	2004	-7.005412467085626	13.63043024552845	1268500
1268517	EDA	a novel low power and high speed double edge explicit pulse triggered level converter flip-flop	2015	-7.1240838479467286	13.81252821524992	1268544
1269721	EDA	self-timed thermally-aware circuits	2006	-5.592495692801349	13.235284696015258	1269748
1269821	EDA	leakage biased pmos sleep switch dynamic circuits	2006	-6.867178932438171	14.07426285903198	1269848
1270029	EDA	design considerations for energy-efficient and variation-tolerant nonvolatile logic	2018	-6.716623128866156	13.996443199590152	1270056
1270404	EDA	a 130.7mm2 2-layer 32gb reram memory device in 24nm technology	2013	-5.717636632157074	13.816708732635195	1270431
1270747	EDA	a novel design for quantum-dot cellular automata cells and full adders	2012	-7.070533420534152	13.254528090735109	1270774
1270922	Arch	manipulating manufacturing variations for better silicon-based physically unclonable functions	2012	-5.3578669330895385	14.924889488742554	1270949
1271531	Arch	improving write operations in mlc phase change memory	2012	-6.361921403095933	14.389212754856956	1271558
1271693	EDA	leakage aware ser reduction technique for udsm logic circuits	2004	-5.828652905538628	13.469083376479777	1271720
1272330	EDA	a bist approach for counterfeit circuit detection based on nbti degradation	2015	-5.602757240910266	13.446578568834061	1272357
1272524	Arch	nv-tcam: alternative interests and practices in nvm designs	2014	-5.911639174771847	14.023375539413516	1272551
1272558	EDA	gated-clock design of linear-feedback shift registers	2008	-6.958659883352909	14.199231318405118	1272585
1272615	EDA	on-chip thermal modeling based on spice simulation	2009	-5.967950475370067	13.384141533732546	1272642
1272687	EDA	measurement and analysis of variability in 45nm strained-si cmos technology	2008	-6.336745251470064	13.511516394100985	1272714
1272958	EDA	reliability-enhancement and self-repair schemes for srams with static and dynamic faults	2010	-5.4899956448575615	13.834636968566535	1272985
1273689	EDA	squaring the fifo in gasp	2001	-6.969450568325683	13.62584141430534	1273716
1273699	Arch	novel switch block architecture using non-volatile functional pass-gate for multi-context fpgas	2005	-6.249172886973384	13.832242375604157	1273726
1274187	EDA	workload and temperature dependent evaluation of bti-induced lifetime degradation in digital circuits	2015	-6.1653249180675616	13.717085085723436	1274214
1274722	Arch	design and characterization of new content addressable memory cells	2018	-7.051230963115626	13.774731395847502	1274749
1274758	Arch	haft: a hybrid fpga with amorphous and fault-tolerant architecture	2008	-5.983040228093342	13.853561690110507	1274785
1275387	EDA	effect of nbti stress on dsp cores used in ce devices: threat model and performance estimation	2018	-5.639287004365336	13.912181128989994	1275414
1275437	Arch	threshold voltage variation effects on aging-related hard failure rates	2007	-5.854597289435192	13.407600706798346	1275464
1275574	EDA	analysis and optimization of nanometer cmos circuits for soft-error tolerance	2006	-6.141730421583822	13.329433455111127	1275601
1275922	Arch	circuit level design of a hardware hash unit for use in modern microprocessors	2017	-7.107987648630487	14.785214558809033	1275949
1276654	EDA	characterization of new static independent-gate-biased finfet latches and flip-flops under process variations	2008	-6.636852625371898	13.39698507449107	1276681
1277023	EDA	a polynomial based approach to wakeup time and energy estimation in power-gated logic clusters	2011	-6.664171017119018	13.227520064986198	1277050
1277878	EDA	an interconnect-aware delay model for dynamic voltage scaling in nm technologies	2009	-5.864289280495384	13.490684391954035	1277905
1279107	HPC	an 8 mb multi-layered cross-point reram macro with 443 mb/s write throughput	2013	-6.898383547551044	14.134699658266277	1279134
1279478	EDA	design procedure for multifinger mosfet two-stage ota with shallow trench isolation effect	2018	-6.365976670003022	13.428255589823966	1279505
1279937	EDA	complementary logic interface for high performan optical computing with olut	2014	-5.32606003256236	13.447059002422021	1279964
1280048	EDA	optimization of overdrive signoff in high-performance and low-power ics	2015	-6.406123273818516	13.325889612548297	1280075
1280137	EDA	reliability trends with advanced cmos scaling and the implications for design	2007	-5.882432810980703	13.559755698159625	1280164
1280346	EDA	a 0.6 v, 1.5 ghz 84 mb sram in 14 nm finfet cmos technology with capacitive charge-sharing write assist circuitry	2016	-6.724947192289267	14.094444444909403	1280373
1280537	EDA	computationally-redundant energy-efficient processing for y'all (creepy)	2016	-5.546288405932749	13.944614870287984	1280564
1282040	Security	on the effectiveness of the remanence decay side-channel to clone memory-based pufs	2013	-5.47175094906499	15.075225621867414	1282067
1282231	EDA	low power adiabatic logic based on finfets	2013	-6.67789600172877	13.974818609805697	1282258
1282882	EDA	countering early propagation and routing imbalance of dpl designs in a tree-based fpga	2015	-5.557962414711417	14.973373273473976	1282909
1283604	EDA	substrate pick-up impacting on esd performances of cascode nmos transistors	2011	-6.488178994101344	13.978264609939075	1283631
1284443	HPC	towards data reliable crossbar-based memristive memories	2013	-5.676275167378131	13.862523033106987	1284470
1285162	EDA	low leakage high speed carbon-nano tube field effect transistor based look up table	2008	-6.980126354473108	13.837343939910822	1285189
1286041	EDA	temperature-tracking sensing scheme with adaptive precharge and noise compensation scheme in pram	2015	-6.7682993902606725	14.114051082230539	1286068
1286385	EDA	robust finfet sram design based on dynamic back-gate voltage adjustment	2014	-6.622719321512313	14.053015520430375	1286412
1287204	EDA	dc mux puf: a highly reliable feed-back mux puf based on measuring duty cycle	2017	-6.076154990535235	14.767716324327381	1287231
1287714	Arch	improving yield and defect tolerance in multifunction subthreshold cmos gates	2006	-6.118317422728678	13.393581650078335	1287741
1287823	EDA	adaptive techniques for overcoming performance degradation due to aging in digital circuits	2009	-5.978113206190116	13.45707671051342	1287850
1288392	EDA	dpa resistance enhancement through a self-healing pll based power mask	2015	-5.482656562421771	15.118139075067926	1288419
1288426	EDA	fault-tolerant synthesis using non-uniform redundancy	2009	-5.905812265009872	13.435553998498893	1288453
1288583	EDA	sdmlp: on the use of complementary pass transistor logic for design of dpa resistant circuits	2012	-5.73220900426908	14.929149156440776	1288610
1288741	EDA	low power differential three transistors two memristors based rram cell	2015	-6.7690433468903635	13.72076633671266	1288768
1289416	Arch	impact of manufacturing process variations on performance and thermal characteristics of 3d ics: emerging challenges and new solutions	2013	-5.891128614920808	13.23253505974566	1289443
1289625	EDA	a sub-0.3 v area-efficient l-shaped 7t sram with read bitline swing expansion schemes based on boosted read-bitline, asymmetric-v$_{\rm th}$ read-port, and offset cell vdd biasing techniques	2013	-6.805702655103893	14.119734525753248	1289652
1289696	EDA	low power self-timed radix-2 division (poster session)	2000	-7.0708101718893985	13.694714748732595	1289723
1289959	EDA	at-speed capture global noise reduction & low-power memory test architecture	2017	-6.1640079472553495	13.483801879140318	1289986
1290465	EDA	effective hardware-based two-way loop cache for high performance low power processors	2000	-5.849838830044197	13.893642176575662	1290492
1291134	Arch	40-entry unified out-of-order scheduler and integer execution unit for the amd bulldozer x86â64 core	2011	-5.368971162796101	14.177901488983768	1291161
1291780	EDA	row-based fbb: a design-time optimization for post-silicon tunable circuits	2012	-6.130503897842409	13.793109113622144	1291807
1291804	EDA	reliability improvement of logic and clock paths in power-efficient designs	2014	-5.629181718546891	13.802365755957055	1291831
1292082	HPC	z2-fet used as 1-transistor high-speed dram	2012	-6.719100885551139	14.14117310059139	1292109
1292283	EDA	testing 90 nm microcontroller sram puf quality	2015	-5.61850631226588	14.833118848626563	1292310
1292982	EDA	Î¼rng: a 300â950mv 323gbps/w all-digital full-entropy true random number generator in 14nm finfet cmos	2015	-6.15890114830288	14.96675330193034	1293009
1293275	Arch	a floorplan-aware dynamic inductive noise controller for reliable processor design	2006	-5.453501643993117	13.94006327505641	1293302
1293676	EDA	novel area-efficient regenerator for driving long on-chip interconnects	2008	-6.655395967414454	13.554844243187807	1293703
1295557	EDA	current demand balancing: a technique for minimization of current surge in high performance clock-gated microprocessors	2005	-6.570714015679548	13.328116283928425	1295584
1295923	Arch	soft error rate estimation in deep sub-micron cmos	2007	-6.058538297994947	13.246548424974835	1295950
1296545	Arch	fundamental data retention limits in sram standby experimental results	2008	-6.062950246894597	13.983776732994967	1296572
1297295	EDA	energy-efficient reconfigurable sram: reducing read power through data statistics	2017	-6.282041091673922	13.84782430819108	1297322
1297546	ML	statistical analysis for memristor crossbar memories	2016	-5.814202020714196	13.752123826934149	1297573
1297548	EDA	an experimental evaluation and analysis of transient voltage fluctuations in fpgas	2018	-5.3380435929767645	13.490109973130954	1297575
1298268	EDA	variation-aware voltage level selection	2012	-6.367824616600138	13.393553932662725	1298295
1299200	EDA	ultra low energy binary decision diagram circuits using few electron transistors	2009	-6.761929755574259	13.63209622511401	1299227
1299388	EDA	dscanpuf: a delay-based physical unclonable function built into scan chain	2016	-5.587333124006566	14.971794327963677	1299415
1300114	Arch	hardening a memory cell for low power operation by gate leakage reduction	2012	-6.2707556825781845	13.779027820268679	1300141
1301066	EDA	an oscillation-based on-chip temperature-aware dynamic voltage and frequency scaling scheme in system-on-a-chip	2014	-5.9212803438107535	14.010699864544726	1301093
1301074	EDA	a bipolar 16k rom utilizing schottky diode cells	1977	-6.747687055812653	13.60160234028702	1301101
1302260	EDA	design and hardware implementation of a stt-mram based soc architecture for smart card chip	2018	-6.141501423438313	15.09324165136125	1302287
1302964	Arch	the 12-core power8â¢ processor with 7.6 tb/s io bandwidth, integrated voltage regulation, and resonant clocking	2015	-6.0119155112497715	14.25086800408945	1302991
1303322	EDA	true random number generation from bang-bang adpll jitter	2016	-6.174677704561264	15.033156078802547	1303349
1304520	EDA	a 47% access time reduction with a worst-case timing-generation scheme utilizing a statistical method for ultra low voltage srams	2012	-6.351779313685112	13.234811497010954	1304547
1304774	Arch	evaluating the benefits of relaxed beol pitch for deeply scaled ics	2017	-5.935426369220227	13.338740599736097	1304801
1305712	Arch	fast parallel crc & dbi calculation for high-speed memories: gddr5 and ddr4	2011	-6.701483338371182	14.056707689062359	1305739
1306383	Arch	high performance asynchronous asic back-end design flow using single-track full-buffer standard cells	2004	-7.056922901681613	13.873057216932189	1306410
1306723	EDA	a chaotic ring oscillator based random number generator	2014	-6.018838153927858	15.046521396236772	1306750
1306802	Arch	physical unclonable functions based on carbon nanotube fets	2017	-5.595830766347588	15.005809489730387	1306829
1306807	Arch	architecture and performance evaluation of 3d cmos-nem fpga	2011	-6.403736825228151	14.092251552102434	1306834
1309903	EDA	giant spin hall effect (gshe) logic design for low power application	2015	-6.307107150588519	13.924415727874994	1309930
1310196	EDA	energy and area efficient three-input xor/xnors with systematic cell design methodology	2016	-7.189171918727683	13.460608802209876	1310223
1312226	EDA	design constraint of fine grain supply voltage control lsi	2011	-5.980475571943901	14.041038404255744	1312253
1313724	EDA	sram cp: a charge recycling design schema for sram	2006	-6.779301851613256	14.114947212751545	1313751
1313927	EDA	nbti-aware design of integrated circuits: a hardware-based approach	2015	-5.635268070273072	13.289726402593505	1313954
1314194	EDA	a 6t-sram in 28nm fdsoi technology with vmin of 0.52v using assisted read and write operation	2015	-6.719985769858347	14.200006219607653	1314221
1314446	Arch	logic soft error study with 800-mhz ddr3 sdrams in 3x nm using proton and neutron beams	2015	-6.267293467373094	13.863324356358598	1314473
1314653	EDA	impacts of nbti/pbti on sram vmin and design techniques for sram vmin improvement	2011	-6.06651555959625	13.561502094719273	1314680
1315173	EDA	a novel thyristor-based silicon physical unclonable function	2016	-6.016883873738633	14.805887107589461	1315200
1315368	EDA	sram stability characterization using tunable ring oscillators in 45nm cmos	2010	-6.425415440766995	14.031850894571738	1315395
1315880	EDA	reliable physical unclonable functions using data retention voltage of sram cells	2015	-5.754568878939668	14.935037313341308	1315907
1316874	Theory	implementing a one-bit reversible full adder using quantum-dot cellular automata	2014	-6.9875215221303	13.548401121583176	1316901
1317091	EDA	investigation of nbti and pbti induced aging in different lut implementations	2011	-5.811304885360888	13.577385722176075	1317118
1317268	Arch	microarchitecture-level leakage reduction with data retention	2005	-6.273170102352872	13.929913092102776	1317295
1317587	Arch	small area and low power hybrid cmos-memristor based fifo for noc	2018	-7.139135886732705	13.862855699268945	1317614
1318730	EDA	a novel low-leakage 8t differential sram cell	2011	-6.792061107878466	14.08988992893792	1318757
1318883	EDA	no-handshake asynchronous survivor memory unit for a viterbi decoder	2007	-7.077206188269665	13.666061830637453	1318910
1319112	Arch	adaptive body bias control scheme for ultra low-power network-on-chip systems	2018	-6.19501277287234	14.016957754629516	1319139
1319587	Vision	a simulation-based black-box microcontroller model for eme prediction	2010	-5.525064906740396	14.310599556164284	1319614
1319801	EDA	tracking energy efficiency of near-threshold design using process variation control techniques	2014	-6.085663650425037	13.821528557196267	1319828
1319830	EDA	a novel, coupling driven, low power bus coding technique for minimizing capacitive crosstalk in vlsi interconnects	2006	-6.812957277514106	13.502691837372147	1319857
1320391	EDA	method for resolving simultaneous same-row access in dual-port 8t sram with asynchronous dual-clock operation	2013	-6.361718629181192	13.763260507841196	1320418
1320565	EDA	design of a flash-based circuit for multi-valued logic	2017	-6.908422373136407	13.839316187576687	1320592
1320932	EDA	optically differential reconfigurable gate array using an optical system with vcsels	2005	-5.322087833007906	13.716401298006476	1320959
1321281	EDA	sptpl: a new pulsed latch type flip-flop in high-performance system-on-a-chip (soc)	2007	-6.848244893263527	13.924360499851014	1321308
1322302	EDA	analytical delay model considering variability effects in subthreshold domain	2012	-6.023846283214705	13.678576840163933	1322329
1323106	EDA	reconfigurable low power architecture for fault tolerant pseudo-random number generation	2014	-7.211329804185898	14.046760050345524	1323133
1323171	EDA	addressing failure and aging degradation in mram/meram-on-fdsoi integration	2019	-5.553490830183057	13.761371344291348	1323198
1323900	EDA	odesy: a novel 3t-3mtj cell design with optimized area density, scalability and latency	2016	-6.003585208632133	14.156811527464313	1323927
1324210	EDA	joint sizing and adaptive independent gate control for finfet circuits operating in multiple voltage regimes using the logical effort method	2013	-6.542800343982491	13.448990089989126	1324237
1324865	EDA	non-volatile run-time field-programmable gate arrays structures using thermally assisted switching magnetic random access memories	2010	-6.129027379732458	13.94880489909626	1324892
1324903	Arch	a design of a non-volatile pmc-based (programmable metallization cell) register file	2016	-6.4783480879466895	14.119271211308314	1324930
1324980	EDA	secure scan architecture using clock and data recovery technique	2018	-5.329541015017256	14.927890665573685	1325007
1326332	Arch	an efficient voltage scaling algorithm for complex socs with few number of voltage modes	2004	-5.4470244263776655	14.071536382533186	1326359
1326557	EDA	a new low-power soft-error tolerant sram cell	2010	-6.148295244879901	13.756348238114793	1326584
1326943	EDA	analysis and optimization of sequential circuit element to combat single-event timing upsets	2010	-5.936757498158428	13.353872149327051	1326970
1327293	EDA	1mb 4t-2mtj nonvolatile stt-ram for embedded memories using 32b fine-grained power gating technique with 1.0ns/200ps wake-up/power-off times	2012	-6.484065422499103	14.1078037984451	1327320
1327927	EDA	leakage-suppressed clock-gating circuit with zigzag super cut-off cmos (zsccmos) for leakage-dominant sub-70-nm and sub-1-v-v/sub dd/ lsis	2006	-7.1277367140248975	13.82232892650975	1327954
1328330	EDA	first-ever high-performance, low-power 32-bit microcontrollers with embedded nanocrystal flash and enhanced eeprom memories	2012	-6.7342897130257855	14.247898475417173	1328357
1329506	EDA	tunnel fets for ultra-low voltage digital vlsi circuits: part iiâevaluation at circuit level and design perspectives	2014	-5.912135045696501	13.581123959863046	1329533
1330401	EDA	off-path leakage power aware routing for sram-based fpgas	2012	-6.455988195704754	13.629749617366604	1330428
1330536	EDA	spintronic logic gates for spintronic data using magnetic tunnel junctions	2010	-5.986350055217731	13.851554748247171	1330563
1330631	Arch	a 2ghz, 7w (max) 64b powertm microprocessor core	2007	-5.559168765173935	14.020419742188619	1330658
1330698	EDA	3d-icml: a 3d bipolar reram design with interleaved complementary memory layers	2011	-5.905695923992622	14.014302146524345	1330725
1330981	EDA	emerging memory technologies for reconfigurable routing in fpga architecture	2010	-6.346107836473918	13.705303793843164	1331008
1331288	EDA	power-gating sub-threshold source-coupled logic (pg-stscl) circuits for ultra-low-power applications	2018	-6.73951241392068	13.666306682560993	1331315
1331995	EDA	analysis of defects and variations in embedded spin transfer torque (stt) mram arrays	2016	-5.442009566861106	13.275820881752296	1332022
1332734	EDA	avs-aware power-gate sizing for maximum performance and power efficiency of power-constrained processors	2011	-6.070116920997549	13.786166387540911	1332761
1333909	EDA	robust ultra-low power non-volatile logic-in-memory circuits in fd-soi technology	2017	-6.423216230774973	14.034112005479633	1333936
1335115	Arch	a subthreshold dynamic read sram (drsram) based on dynamic stability criteria	2011	-6.7209259671412	14.123346320967391	1335142
1335217	EDA	fast identification of operating current for toggle mram by spiral search	2010	-6.027616888401685	13.64713443564807	1335244
1335421	EDA	variations-aware low-power design with voltage scaling	2005	-5.68191867765571	13.64198275676476	1335448
1335901	EDA	6-gb/s serial link transceiver for nocs	2015	-7.12992114455514	14.10407290792007	1335928
1336395	Arch	crossbar architecture based on 2r complementary resistive switching memory cell	2012	-6.154878478716212	14.000542302720175	1336422
1337253	EDA	easily verified ip watermarking	2014	-5.327115598969335	14.598605778542108	1337280
1337533	EDA	controlled placement and routing techniques to improve timing balance of wddl designs in mesh-based fpga	2010	-5.300890948626642	14.645080812027508	1337560
1337811	EDA	extending standard cell library for aging mitigation	2015	-6.072130145697093	13.773854777293973	1337838
1338302	EDA	embedded dram (edram) power-energy estimation for system-on-a-chip (soc) applications	2002	-5.988186721903302	13.577658850923841	1338329
1338550	EDA	evaluation of the bsim6 compact mosfet model's scalability in 40nm cmos technology	2012	-5.394834562989527	13.439743124877493	1338577
1339038	Arch	the bistable ring puf: a new architecture for strong physical unclonable functions	2011	-5.508371449375759	15.007231724155917	1339065
1339764	EDA	precharged sram cell for ultra low-power on-chip cache	2005	-6.726704724933	14.074708987891158	1339791
1340097	EDA	robust near-threshold inverter with improved performance for ultra-low power applications	2016	-7.077641791099283	13.817439631307249	1340124
1340181	Vision	statistical evaluation of a superconductive physical random number generator	2010	-5.829898764710858	15.111850394246991	1340208
1340332	Arch	âgreenâ micro-architecture and circuit co-design for ternary content addressable memory	2008	-6.8807522398253385	13.949177891062893	1340359
1342013	Arch	read stability and write ability tradeoff for 6t sram cells in double-gate cmos	2008	-6.6359156312629874	13.929022767405248	1342040
1342095	EDA	a novel high-performance and reliable multi-threshold cnfet full adder cell design	2017	-6.870965631547235	13.442325169504034	1342122
1342350	EDA	ldo-assisted voltage selector over 0.5-to-1v vdd range for fine grained dvs in fdsoi 28nm with 200ns/v controlled transition	2018	-6.941659143641671	14.171586290710824	1342377
1342894	Arch	investigating the effects of process variations and system workloads on reliability of stt-ram caches	2016	-5.381479293585593	13.797028723901025	1342921
1343437	Arch	energy- and area-efficient spinâorbit torque nonvolatile flip-flop for power gating architecture	2018	-5.803220255149898	14.145149990307615	1343464
1344030	EDA	managing standby and active mode leakage power in deep sub-micron design	2004	-5.832652129955262	13.721205707063493	1344057
1344228	EDA	coarse-grained online monitoring of bti aging by reusing power-gating infrastructure	2017	-5.6406107831616294	14.002102131618905	1344255
1346548	EDA	modeling of stt-mtj for low power embedded memory applications: a comparative review	2013	-5.501315621520785	13.4994544196666	1346575
1346634	EDA	applying asynchronous circuits in contactless smart cards	2000	-5.4292151935120545	14.419720207132373	1346661
1347011	Arch	joint impact of random variations and rtn on dynamic writeability in 28nm bulk and fdsoi sram	2014	-6.291069157658514	13.28304979021525	1347038
1347178	EDA	nbti-induced delay degradation analysis of fpga routing structures	2012	-6.422679633076103	13.453412880653275	1347205
1348436	EDA	magicâmemristor-aided logic	2014	-6.5886981447196415	13.332751186656154	1348463
1349318	EDA	low power, low latency, high throughput 16-bit csa adder using nonclocked pass-transistor logic	2009	-7.003571091206854	13.851750662094743	1349345
1349431	Arch	statistical analysis and comparison of 2t and 3t1d e-dram minimum energy operation	2016	-5.774972909307094	13.458239403912652	1349458
1349637	EDA	a low power sense amplifier flip-flop with balanced rise/fall delay	2006	-6.923929406887567	13.779529578736307	1349664
1350190	EDA	cache controller design on ultra low leakage embedded processors	2009	-5.789374331845069	13.958580426194557	1350217
1351156	Arch	a 14 nm soc platform technology featuring 2nd generation tri-gate transistors, 70 nm gate pitch, 52 nm metal pitch, and 0.0499 um2 sram cells, optimized for low power, high performance and high density soc products	2015	-6.383455516587032	14.069793098722933	1351183
1352405	Security	synchronous sampling and clock recovery of internal oscillators for side channel analysis and fault injection	2013	-5.961242080436484	15.094043925531215	1352432
1353130	Arch	study of tid effects on one row hammering using gamma in ddr4 sdrams	2018	-6.4903370647927865	14.033587930422886	1353157
1353297	Security	challenge engineering and design of analog push pull amplifier based physically unclonable function for hardware security	2015	-5.65707312734713	14.90690037486877	1353324
1353468	EDA	a study of sense-voltage margins in low-voltage-operating embedded dram macros	2005	-6.497133017251827	13.899359443502984	1353495
1354019	EDA	analyzing voltage bias and temperature induced aging effects in photonic interconnects for manycore computing	2017	-6.0390681794697265	13.956498911543806	1354046
1354107	Crypto	new hardware architecture for multiplication over gf(2m) and comparisons with normal and polynomial basis multipliers for elliptic curve cryptography	2008	-7.170315462100148	15.103684744245033	1354134
1354236	Arch	new power gating structure with low voltage fluctuations by bulk controller in transition mode	2007	-6.735049911319934	13.807834148813686	1354263
1354746	EDA	clockpuf: physical unclonable functions based on clock networks	2013	-5.51122739778535	15.06049710692078	1354773
1355285	EDA	temperature-aware voltage islands architecting in system-on-chip design	2005	-5.708299345624008	13.546475077378364	1355312
1355343	Arch	temporal pulse-clocked multi-bit flip-flop mitigating set and seu	2015	-5.859505758947455	13.590533108899484	1355370
1355421	EDA	a 600mhz half-bit level pipelined multiplier macrocell	1994	-7.039494202819557	13.809790552088575	1355448
1356128	EDA	energy efficient signaling in deep-submicron technology	2002	-6.593158361166574	13.66385718915996	1356155
1356473	EDA	adaptive voltage scaling in a dynamically reconfigurable fpga-based platform	2012	-6.025576569825279	13.88251929346645	1356500
1356885	EDA	design and analysis of carbon nanotube fet based quaternary full adders	2016	-6.958567718142519	13.66967775394686	1356912
1356998	EDA	stability analysis of hybrid cmos-rram based 4t-2r nvsram	2017	-6.413238763568926	13.734141028318966	1357025
1357400	EDA	low power and fault tolerant encoding methods for on-chip data transfer in practical applications	2005	-6.578310197510631	13.329914078676614	1357427
1357426	Arch	microarchitecture level power and thermal simulation considering temperature dependent leakage model	2003	-5.6623214257437215	13.6380908355899	1357453
1357787	EDA	a 16,000-gate-count optically reconfigurable gate array in a standard 0.35 /spl mu/m cmos technology	2005	-5.448115555155113	13.836870720444018	1357814
1357908	Theory	a 4 + 2t sram for searching and in-memory computing with 0.3-v vddmin	2018	-6.652722433942671	14.081778471633479	1357935
1357984	EDA	reliable puf-based local authentication with self-correction	2017	-5.636740470902652	14.995314427612808	1358011
1358078	Embedded	practical issues in implementing trngs in fpgas based on the ring oscillator sampling method	2008	-5.538998698031796	14.994139220539875	1358105
1358572	Arch	4.7 a 409gops/w adaptive and resilient domino register file in 22nm tri-gate cmos featuring in-situ timing margin and error detection for tolerance to within-die variation, voltage droop, temperature and aging	2015	-5.786732440064522	14.021075568350927	1358599
1360170	Arch	tunnel fet based low voltage static vs dynamic logic families for energy efficiency	2014	-6.664021369444753	13.836939822286858	1360197
1360786	Logic	variable strength keeper for high-speed and low-leakage carbon nanotube domino logic	2017	-6.727322890750148	13.883003525779507	1360813
1360824	EDA	limits of cmos technology and interest of nems relays for adiabatic logic applications	2015	-6.5837995496806165	13.741319600528685	1360851
1360964	EDA	cross-layer design and analysis of a low power, high density stt-mram for embedded systems	2017	-5.8008155626258215	14.090650750742858	1360991
1361072	Robotics	lifetime prediction of channel hot carrier degradation in pmosfets separating nbti component	2012	-6.20263053768785	13.223324357019546	1361099
1361793	EDA	a low power information redundant concurrent error detecting asynchronous processor	2007	-6.785818422711	13.647568730834275	1361820
1362325	EDA	demonstrate high roff/ron ratio and forming-free rram for rfpga application based on switching layer engineering	2017	-6.463491279464109	13.716103550743597	1362352
1362870	EDA	80-kb logic embedded high-k charge trap transistor-based multi-time-programmable memory with no added process complexity	2018	-6.500976694419645	14.057237831921785	1362897
1363073	Arch	nems-based functional unit power-gating: design, analysis, and optimization	2013	-6.282648659981143	14.134562451141337	1363100
1363440	EDA	a statistical stt-ram retention model for fast memory subsystem designs	2017	-5.585455677550935	13.78043796992996	1363467
1363442	EDA	0.3-1.5 v embedded sram core with write-replica circuit using asymmetrical memory cell and source-level-adjusted direct-sense-amplifier	2005	-6.816840322398571	14.166684744357307	1363469
1365076	EDA	system-level simulator for process variation influenced synchronous and asynchronous nocs	2017	-5.710991252856153	14.029021910929275	1365103
1365359	Security	drv-fingerprinting: using data retention voltage of sram cells for chip identification	2012	-5.453353434220105	15.003747890158651	1365386
1365818	Arch	technology scaling trends and accelerated testing for soft errors in commercial silicon devices	2003	-5.874709646147799	13.697054539381325	1365845
1366156	EDA	system design using wave-pipelining: a cmos vlsi vector unit	1995	-7.204453674574964	13.58332984513454	1366183
1366276	EDA	defect tolerance for cnfet-based srams	2016	-5.913471313476976	13.505799754691452	1366303
1366381	EDA	a range extending delay-recycled clock skew-compensation and/or duty-cycle-correction circuit	2012	-7.129897455512893	13.660013270961215	1366408
1366756	EDA	a robust physical unclonable function with enhanced challenge-response set	2012	-5.582040605808968	15.091288453705815	1366783
1366974	EDA	design and process variation analysis of cntfet-based ternary memory cells	2016	-6.667597604431736	13.690114232477756	1367001
1367217	Theory	double node upsets hardened latch circuits	2015	-6.2648115740875765	13.659592239727251	1367244
1367243	Arch	multipurpose dram architecture for optimal power, performance, and product flexibility	1995	-6.530848803890264	13.88976705766046	1367270
1367459	Arch	a hybrid memory cell using single-electron transfer	2011	-6.5632374282373735	13.90335426201299	1367486
1367736	EDA	soft error rates of hardened sequentials utilizing local redundancy	2008	-5.974923073885174	13.621042135670374	1367763
1368465	EDA	evaluation of energy-efficient latch circuits with hybrid tunneling fet and finfet devices for ultra-low-voltage applications	2015	-6.810895612749491	13.786613459791319	1368492
1368719	HCI	selective forward body bias for high speed and low power srams	2009	-5.980550563717202	14.207413265893981	1368746
1368808	EDA	imperfection-immune carbon nanotube digital vlsi	2009	-5.531721059351522	13.305418231146048	1368835
1369015	EDA	full-chip sub-threshold leakage power prediction model for sub-0.18 Âµm cmos	2002	-6.054321853619849	13.481547887807205	1369042
1369669	EDA	a 400mhz, 144kb cmos rom macro for an ibm s/390-class microprocessor	1997	-6.768688257259281	14.072672284147554	1369696
1369679	Arch	a low power 64 gb mlc nand-flash memory in 15 nm cmos technology	2016	-6.718282559538139	14.199081737011564	1369706
1370010	HPC	an 800-mhz mixed- $v_{\text{t}}$  4t ifgc embedded dram in 28-nm cmos bulk process for approximate storage applications	2018	-6.112828807602526	14.217578397775908	1370037
1371481	EDA	carbon nanotube nanorelays with pass-transistor for fpga routing devices	2009	-6.620202389563624	13.748293480770226	1371508
1371866	EDA	a controllable setup and propagation delay flip-flop design	2015	-6.78104719727758	13.86550373145457	1371893
1372316	EDA	supply voltage variation impact on anderson puf quality	2015	-5.740012046278412	14.810718686726622	1372343
1372524	EDA	self-healing design in deep scaled cmos technologies	2011	-5.428948835848786	13.357531829593995	1372551
1373290	EDA	nbti modeling in the framework of temperature variation	2010	-6.189922276726019	13.416493788929484	1373317
1374086	EDA	a/d conversion of the battery voltage in advanced cmos technologies	2012	-6.061984449643807	13.847511077060778	1374113
1374428	EDA	mitigating static power in current-sensed interconnects	2004	-6.474035469813446	13.917249520040402	1374455
1374482	EDA	minimum energy cmos design with dual subthreshold supply and multiple logic-level gates	2011	-6.966899584588162	13.34370858281259	1374509
1375193	Arch	harvesting wasted heat in a microprocessor using thermoelectric generators: modeling, analysis and measurement	2008	-5.4789607673906575	14.015385029962829	1375220
1375573	Arch	a multi-bit/cell puf using analog breakdown positions in cmos	2018	-6.26904632811556	14.241090534463835	1375600
1375932	EDA	enhanced power gating schemes for low leakage power and low ground bounce noise in design of ring oscillator	2015	-6.658689026112082	13.842837725237999	1375959
1375946	Security	a new model for estimating bit error probabilities of ring-oscillator pufs	2013	-5.622619717865597	15.116596810922994	1375973
1376189	AI	modeling read snm considering both soft oxide breakdown and negative bias temperature instability	2012	-6.256291635581755	13.653436207890177	1376216
1376524	EDA	energy-efficient write scheme for nonvolatile resistive crossbar arrays with selectors	2018	-6.4513511209991465	14.06127891952	1376551
1377939	EDA	dpl on stratix ii fpga: what to expect?	2009	-5.4770496221341345	15.075721664457395	1377966
1378414	EDA	a 65 nm 1 gb 2b/cell nor flash with 2.25 mb/s program throughput and 400 mb/s ddr interface	2007	-6.334833536664809	14.228468066435685	1378441
1378857	Arch	a 937.5 ns multi-context holographic configuration with a 30.75 Î¼s retention time	2008	-5.6630031724168655	13.894856019026046	1378884
1379028	EDA	hierarchical design of a low power standing wave oscillator based clock distribution network	2016	-7.0301747251226505	13.829003356801989	1379055
1379709	Arch	nvp: non-uniform voltage and pulse width settings for power efficient hybrid stt-ram	2014	-5.743305165127149	14.062966292797887	1379736
1380100	EDA	a fully-differential subthreshold sram cell with auto-compensation	2008	-6.713393717108367	14.035910177705762	1380127
1380413	EDA	review: advances in bti modeling for the design of reliable ics	2016	-5.414422007374584	13.267534861502455	1380440
1380427	EDA	reduction and ir-drop compensations techniques for reliable neuromorphic computing systems	2014	-5.845678629645671	14.052543758337569	1380454
1380655	Visualization	low-voltage 9t finfetsram cell for low-power applications	2015	-6.622536960590876	13.982175585217302	1380682
1380668	EDA	an industrial case study of low cost adaptive voltage scaling using delay test patterns	2018	-5.696296231318655	13.277841632519861	1380695
1380746	EDA	conversion driven design of binary to mixed radix circuits	2008	-5.6896133023725355	14.709754648828097	1380773
1381029	EDA	novel 7t sram cell for low power cache design	2005	-6.563693141523888	14.039433755112226	1381056
1381031	EDA	leakage power minimisation techniques for embedded processors	2013	-6.625786860722972	13.563589640221656	1381058
1381293	EDA	mosaic: a scheme of mapping non-volatile boolean logic on memristor crossbar	2016	-6.625167960251732	13.42119336813719	1381320
1381832	EDA	design methodology for highly reliable, high performance reram and 3-bit/cell mlc nand flash solid-state storage	2015	-6.824976127310207	14.229437167638721	1381859
1382152	EDA	memory-free low-cost designs of advanced encryption standard using common subexpression elimination for subfunctions in transformations	2006	-7.140505158689988	15.101824879716704	1382179
1383028	Metrics	layer-aware program-and-read schemes for 3d stackable vertical-gate be-sonos nand flash against cross-layer process variations	2015	-6.744486102298982	14.146183583812556	1383055
1383569	EDA	a shared-bitline sram cell architecture for 1-v ultra low-power word-bit configurable macrocells	1999	-6.90275781142084	14.100661311259946	1383596
1383862	EDA	a novel design and analysis of comparator with xnor gate for qca	2017	-6.977493418610663	13.674440299286545	1383889
1383959	EDA	an area efficient low-voltage 6-t sram cell using stacked silicon nanowires	2018	-6.243001010106	13.816633777471552	1383986
1384183	EDA	2nd generation embedded dram with 4x lower self refresh power in 22nm tri-gate cmos technology	2014	-6.624735203221973	14.042189360547779	1384210
1384853	EDA	a two-port sram using a single-port cell array with a self-timed write-after-read control scheme to save 47% area & 63% standby power	2017	-6.7998138430488435	14.080039860804005	1384880
1385204	EDA	measuring the gap between fpgas and asics	2006	-6.485114685841062	13.400236341605202	1385231
1385374	EDA	mlogic: ultra-low voltage non-volatile logic circuits using stt-mtj devices	2012	-6.228485221697996	13.768732234474212	1385401
1385879	Arch	soft-error resilient and margin-enhanced n-p reversed 6t sram bitcell	2014	-6.376843789263508	13.808088491529222	1385906
1386352	Mobile	computational fidelity in reversible quantum-dot cellular automata channel routing under thermal randomness	2018	-5.992863140704094	13.851709105655667	1386379
1386428	EDA	buried silicon-germanium pmosfets: experimental analysis in vlsi logic circuits under aggressive voltage scaling	2012	-6.0617353884943475	13.673241814041086	1386455
1386526	Arch	low power coupling-based encoding for on-chip buses	2004	-6.7751261563406535	13.600538470166681	1386553
1387802	EDA	reactivation of spares for off-chip memory repair after die stacking in a 3-d ic with tsvs	2013	-6.274552768639765	13.978089082041237	1387829
1387994	EDA	design exploration of a thermal management unit for dynamic control of temperature-induced clock skew	2007	-6.081941099190494	13.798293548693804	1388021
1388407	EDA	system on chip with 1.12mw-32gb/s ac-coupled 3d memory interface	2009	-6.089040631109611	14.541289297918912	1388434
1388471	Arch	a radiation hardened nano-power 8mb sram in 130nm cmos	2008	-6.555327102316665	14.085158807228794	1388498
1389021	EDA	arithmetic logic unit based on all-spin logic devices	2017	-6.963423088915992	13.482235843941536	1389048
1389540	EDA	analysis and mitigation of variability in subthreshold design	2005	-6.343208295283996	13.308647594554452	1389567
1389869	EDA	impact of pulse quenching effect on soft error vulnerabilities in combinational circuits based on standard cells	2013	-5.844298883751434	13.222579210320735	1389896
1390088	Theory	design of decimation-based sequence generators over extended fields	2013	-7.073555750029454	14.992254143859913	1390115
1390186	Arch	generic system-level modeling and optimization for beyond cmos device applications	2018	-6.222446243353209	13.421560729000234	1390213
1390766	Arch	rram based cell for hardware security applications	2016	-5.770281309110071	14.32715653416641	1390793
1391162	Mobile	a nor-type mlc rom with novel sensing scheme for embedded applications	2005	-7.175352226307558	14.015197391583069	1391189
1391313	EDA	clock-skew test module for exploring reliable clock-distribution under process and global voltage-temperature variations	2008	-6.123795182702343	13.2478314460658	1391340
1392660	Arch	a 45nm resilient and adaptive microprocessor core for dynamic variation tolerance	2010	-5.493899673395891	13.924957160560385	1392687
1392663	Visualization	fast-delay and low-power level shifter for low-voltage applications	2007	-7.152853154375436	13.874013885392857	1392690
1392694	Arch	reducing power side-channel information leakage of aes engines using fully integrated inductive voltage regulator	2018	-5.824417866769633	15.114339563715758	1392721
1392986	EDA	variation tolerant asynchronous fpga (abstract only)	2011	-5.991601353463022	13.46646523655818	1393013
1392997	EDA	comparative delay and energy of single edge-triggered & dual edge-triggered pulsed flip-flops for high-performance microprocessors	2001	-6.774967624049034	13.616006517517082	1393024
1393466	EDA	early detection of oxide breakdown through in situ degradation sensing	2010	-5.631250850641679	13.558204789376981	1393493
1393547	EDA	an 8kb sram macro in 65nm for ultra-low voltage applications operating from 1.2v to 0.5v	2015	-6.502542373880429	13.99405991158835	1393574
1393818	EDA	low-power split-path data-driven dynamic logic	2009	-7.085095762684117	13.655427210699552	1393845
1394015	Arch	a robust dual reference computing-in-memory implementation and design space exploration within stt-mram	2018	-5.86720838881367	14.110114101040454	1394042
1394712	EDA	design of cross-point metal-oxide reram emphasizing reliability and cost	2013	-6.378960181029845	13.740328071839953	1394739
1394933	Arch	a robust â40 to 120Â°c all-digital true random number generator in 40nm cmos	2015	-6.198943618014063	14.84036848932875	1394960
1396193	EDA	harnessing ferroelectrics for non-volatile memories and logic	2017	-6.182398835282428	14.043873688114454	1396220
1396782	EDA	a 123Î¼w standby power technique with em-tolerant 1.8v i/o nmos power switch in 28nm hkmg technology	2012	-6.875261915751605	13.990485869686312	1396809
1396973	Arch	high-performance, cost-effective 3d stacked wide-operand adders	2017	-6.412327734655335	13.552991149797574	1397000
1397243	EDA	asynchronous circuits as alternative for mitigation of long-duration transient faults in deep-submicron technologies	2010	-5.362980766609118	13.346785322618235	1397270
1397580	EDA	a quasi-delay-insensitive dual-rail adder working in subthreshold region	2009	-7.113814844557117	13.65049732537291	1397607
1397923	Arch	mitigating the impact of process variations on processor register files and execution units	2006	-5.606796717712295	13.662254088721738	1397950
1398010	EDA	a global interconnect link design for many-core microprocessors	2008	-5.735947005858773	13.957100975792393	1398037
1398662	EDA	power consumption analysis for mesh based fpga	2014	-6.9184850590483835	13.713397936695333	1398689
1399545	Arch	4.5 the xeonÂ® processor e5-2600 v3: a 22nm 18-core product family	2015	-5.836479111546037	14.1846513522416	1399572
1399889	EDA	extending the viability of power signature â based ip watermarking in the soc era	2016	-5.320867817391284	15.009393447606394	1399916
1400234	HPC	single-ended d flip-flop with implicit scan mux for high performance mobile ap	2016	-7.097222768726184	13.845324170131118	1400261
1400740	Crypto	secure testable s-box architecture for cryptographic hardware implementation	2010	-5.457229888494277	15.027483981669144	1400767
1400741	EDA	s-box-based random number generation for stochastic computing	2018	-5.990716622141117	15.004557147756225	1400768
1400872	EDA	high performance low overhead template-based cell-interleave pipeline (tcip) for asynchronous-logic qdi circuits	2016	-6.256041741280797	13.780790688989429	1400899
1400876	HCI	high speed and low power sensing schemes for stt-mram with ipmtjs	2018	-6.4472983446433245	13.926045787265279	1400903
1401613	EDA	low power, testable dual edge triggered flip-flops	1996	-6.632349447254801	13.296749765019447	1401640
1401991	EDA	fundamental redundancy versus power trade-off in standby sram	2007	-5.924370530998419	14.089506396132672	1402018
1402309	EDA	a 28 nm 50% power reduced 2t mask rom with 0.72 ns read access time using column source bias	2011	-6.8108028005092605	14.17718413828831	1402336
1402622	EDA	sram cell stability metric under transient voltage noise	2014	-6.176571719910267	13.536110515894954	1402649
1402653	EDA	reliability analysis for integrated circuit amplifiers used in neural measurement systems	2013	-6.1936452420414145	13.257656282012196	1402680
1403671	EDA	low-leakage asymmetric-cell sram	2003	-6.334691787225082	14.136925468343215	1403698
1404176	EDA	a path towards average-case silicon via asynchronous resilient bundled-data design	2015	-5.650220481199372	13.346268935568087	1404203
1404622	Arch	countering the effects of silicon aging on sram pufs	2014	-5.460431787090238	13.881615569125007	1404649
1404684	EDA	aging guardband reduction through selective flip-flop optimization	2015	-5.582274551754395	13.844299903982366	1404711
1404784	EDA	new sram design using body bias technique for low-power and high-speed applications	2014	-6.87072524608153	14.071645906688687	1404811
1404855	EDA	a novel polymorphic gate based circuit fingerprinting technique	2018	-5.670467594092572	14.768566623063819	1404882
1405368	EDA	a model for supply voltage and temperature variation effects on synchronizer performance	2015	-6.15965897413151	13.224597459606965	1405395
1405997	EDA	architecture considerations for stochastic computing accelerators	2018	-5.592638910302996	13.817364000467894	1406024
1406241	EDA	14.3 15fj/b static physically unclonable functions for secure chip identification with <2% native bit instability and 140Ã inter/intra puf hamming distance separation in 65nm	2015	-5.744561382040424	14.864617578307776	1406268
1406249	EDA	adaptive overclocking and error correction based on dynamic speculation window	2016	-5.963482949239851	13.743206134205641	1406276
1406378	Arch	improved charge shared scheme for low-energy match line sensing in ternary content addressable memory	2014	-6.812932660856023	13.978433240923733	1406405
1406785	EDA	implementation of stable pufs using gate oxide breakdown	2017	-5.999072107994883	14.736732679057964	1406812
1408692	Arch	small embeddable nbti sensors (sens) for tracking on-chip performance decay	2009	-5.824158920351175	13.567012205217786	1408719
1408904	EDA	a novel low-energy match line sensing scheme for ternary content addressable memory using charge sharing	2011	-6.893118545146325	13.993333524318595	1408931
1408962	EDA	exploring more efficient architectures for multiple dynamic supply voltage designs	2014	-6.524166566539412	13.484098758394534	1408989
1410299	Arch	fine grained multi-threshold cmos for enhanced leakage reduction	2006	-5.973569963740835	13.602222741689706	1410326
1410338	EDA	timing error tolerance in small core designs for soc applications	2016	-5.389047860656449	13.272781023181537	1410365
1410461	HPC	all-optical binary flip-flop with the help of terahertz optical asymmetric demultiplexer	2009	-5.510938501956743	13.42181397270693	1410488
1410515	EDA	multiple-valued logic-in-memory vlsi based on ferroelectric capacitor storage and charge addition	2002	-6.622625186629751	13.515468311854155	1410542
1410672	EDA	a 90 nm 16 mb embedded phase-change memory macro with write current smoothing and enhanced write bandwidth	2011	-6.253430017190398	13.836169906588388	1410699
1411306	EDA	bus-switch coding for reducing power dissipation in off-chip buses	2004	-6.609852374312839	13.251885427154756	1411333
1411509	EDA	exploiting characteristics of steep slope tunnel transistors towards energy efficient and reliable buffer designs for iot socs	2017	-5.93002687395631	13.715788124122383	1411536
1411712	Arch	ultra-low-power compact tfet flip-flop design for high-performance low-voltage applications	2016	-6.400437006006973	14.007359027616918	1411739
1411751	EDA	read disturbance issue and design techniques for nanoscale stt-mram	2016	-5.988195951713903	13.954722033718104	1411778
1412175	EDA	process/voltage/temperature-variation-aware design and comparative study of transition-detector-based error-detecting latches for timing-error-resilient pipelined systems	2017	-6.254129699065298	13.675780306293822	1412202
1412836	Arch	hardware optimizations and analysis for the wg-16 cipher with tower field arithmetic	2019	-7.144808954546296	14.937892216800664	1412863
1413537	Arch	a two-bit-per-cell content-addressable memory using single-electron transistors	2005	-6.9432632824572185	13.643329294391535	1413564
1413968	Arch	adaptive multi-pulse program scheme based on tunneling speed classification for next generation multi-bit/cell nand flash	2012	-6.513853144768982	14.101963037013714	1413995
1414073	EDA	low-leakage sram design with dual v/sub t/ transistors	2006	-6.402373759157856	13.769619766813026	1414100
1414103	EDA	improved dft for testing power switches	2011	-6.57071726065191	13.299250824942492	1414130
1414154	EDA	race-free mixed serial-parallel comparison for low power content addressable memory	2008	-7.195111964156951	13.635777799440735	1414181
1414448	EDA	estimation methods for static noise margins in cmos subthreshold logic circuits	2017	-6.308201655866327	13.527549464904478	1414475
1414870	EDA	challenges of using on-chip performance monitors for process and environmental variation compensation	2016	-5.4088297909211835	13.597069182635556	1414897
1416384	Arch	exploiting voltage regulators to enhance various power attack countermeasures	2018	-5.60274812445421	15.083457274012261	1416411
1416423	EDA	simultaneous optimization of memory configuration and code allocation for low power embedded systems	2008	-6.05953419256634	14.098578313729696	1416450
1416465	Arch	high-performance and high-yield 5 nm underlapped finfet sram design using p-type access transistors	2015	-6.728640316339048	14.124725727521955	1416492
1416797	EDA	interconnect modeling and optimization in deep sub-micron technologies	2002	-7.055224697427359	13.493976772364185	1416824
1417792	EDA	scratchpad memory optimizations for digital signal processing applications	2011	-5.838155803064341	14.210073908440346	1417819
1418291	EDA	defocus-aware leakage estimation and control	2005	-6.159491020755535	13.259142596595009	1418318
1419030	EDA	finfet-based flex-vth sram design for drastic standby-leakage-current reduction	2008	-6.474953373693126	13.902180076252227	1419057
1419603	EDA	cl-cpa: a hybrid carry-lookahead/carry-propagate adder for low-power or high-performance operation mode	2017	-7.102962477825904	13.905812512130623	1419630
1420426	EDA	comparative power analysis of an adaptive bus encoding method on the mbus structure	2017	-6.055835332346934	13.475249026852719	1420453
1421057	Networks	efficient cache replacement policy for minimising error rate in l2-stt-mram caches	2018	-5.455681572121234	13.865118790734035	1421084
1421068	EDA	low-power embedded processor design using branch direction	2009	-5.795893694265748	13.681781226035747	1421095
1421421	EDA	a bias-bounded digital true random number generator architecture	2017	-5.977469993698768	15.037953783653975	1421448
1422041	EDA	dopingless transistor based hybrid oscillator arbiter physical unclonable function	2017	-6.358308850925468	13.972957613491475	1422068
1423436	EDA	design of adiabatic dynamic differential logic for dpa-resistant secure integrated circuits	2015	-5.725962372866652	15.094744165161268	1423463
1424290	EDA	45nm high-k + metal gate strain-enhanced cmos transistors	2008	-6.332544369237336	13.877970299659331	1424317
1425404	Visualization	a 10t-4mtj nonvolatile ternary cam cell for reliable search operation and a compact area	2017	-6.873873494478228	14.138153894739276	1425431
1425428	EDA	aging-aware timing analysis and optimization considering path sensitization	2011	-5.873509141928	13.474331382410266	1425455
1427039	EDA	engery-efficient double-edge triggered flip-flop design	2006	-6.7680507689282985	13.885008628279238	1427066
1427944	EDA	on-chip process variation detection using slew-rate monitoring circuit	2008	-6.208455695554505	13.499654061844785	1427971
1428666	EDA	minimizing power dissipation of cellular phones	1997	-5.871597354361364	13.787727632229545	1428693
1429229	EDA	deep submicron effects on data converter building blocks	2008	-6.078936616390653	13.253705814530553	1429256
1432355	EDA	design of ultra low power cml muxs and latches with forward body bias	2007	-7.114203230617468	13.652100518739966	1432382
1433062	EDA	low-power programmable fpga routing circuitry	2009	-6.583967369840122	13.867278688780956	1433089
1433542	EDA	area efficient diode and on transistor inter-changeable power gating scheme with trim options for sram design in nano-complementary metal oxide semiconductor technology	2014	-6.789497197491135	14.132691811921664	1433569
1433687	EDA	design of a quaternary latch circuit using a binary cmos rs latch	2000	-6.919103922155771	13.800066885478532	1433714
1434006	Visualization	practical determination of individual element resistive states in selectorless rram arrays	2016	-5.805492349441675	13.240263683141556	1434033
1434706	EDA	a solar-powered 280mv-to-1.2v wide-operating-range ia-32 processor	2014	-5.375755686368182	14.041826187683395	1434733
1434708	EDA	a disturb decoupled column select 8t sram cell	2007	-6.64975216221217	13.980679729769086	1434735
1435071	EDA	an 8-level 3-bit cell programming technique in nor-type nano-scaled sonos memory devices	2014	-6.637325666521252	14.16239695252482	1435098
1435218	EDA	nano-electro-mechanical (nem) relays and their application to fpga routing	2012	-6.564398018506613	13.8108909889779	1435245
1435249	EDA	on-chip id generation for multi-node implantable devices using sa-puf	2017	-6.134619152009046	14.892703205853824	1435276
1436096	Arch	a delay-based puf design using multiplexers on fpga	2013	-5.673728349004071	14.895742823634059	1436123
1436306	EDA	low power high level synthesis by increasing data correlation	1997	-6.129030096136151	13.740219906558078	1436333
1436662	EDA	a 64Ã32bit 4-read 2-write low power and area efficient register file in 65nm cmos	2012	-6.816501605100986	14.156370088643685	1436689
1437097	EDA	study of workload impact on bti hci induced aging of digital circuits	2016	-5.5126813036851265	13.43475625205962	1437124
1438413	EDA	overhead requirements for stateful memristor logic	2019	-6.543807679959762	14.047550648438301	1438440
1438489	Arch	a framework to study time-dependent variability in circuits at sub-35nm technology nodes	2012	-5.869816586382294	13.345887770610995	1438516
1439110	EDA	low-cost technique for measuring clock duty cycle on fpgas	2018	-7.014693477998782	13.565069916484996	1439137
1441868	Arch	dynamic pass-transistor dot operators for efficient parallel-prefix adders	2004	-7.223085326110464	13.734639338875597	1441895
1441887	NLP	extreme energy efficiency by near threshold voltage operation	2016	-5.396563786335634	13.886341598121955	1441914
1442611	EDA	modeling the effect of technology trends on the soft error rate of combinational logic	2002	-5.839815195484129	13.450449818163776	1442638
1442669	Arch	3d vertical rram architecture and operation algorithms with effective ir-drop suppressing and anti-disturbance	2015	-6.7866153191966445	14.008578435654695	1442696
1442688	EDA	novel physical unclonable function with process and environmental variations	2010	-5.551328123320763	14.914901367789456	1442715
1442746	EDA	a cross-coupled redundant sense amplifier for radiation hardened srams	2017	-5.994632992669567	13.466345985037961	1442773
1442774	EDA	reconfigurable logic based on tunable periodic characteristics of single-electron transistor	2011	-6.8167535240942785	13.327003323366638	1442801
1443104	EDA	pass transistor with dual threshold voltage domino logic design using standby switch for reduced subthreshold leakage current	2013	-7.171027277167293	13.958698639147332	1443131
1443169	EDA	healing of dsp circuits under power bound using post-silicon operand bitwidth truncation	2012	-5.7019820500741485	13.555670048485222	1443196
1443208	EDA	temperature-aware nbti modeling techniques in digital circuits	2009	-6.1034038805311654	13.471959752037186	1443235
1443531	Arch	circuit design of a novel adaptable and reliable l1 data cache	2013	-6.2516428772895125	13.95806050280713	1443558
1443805	EDA	parametric failure modeling and yield analysis for stt-mram	2018	-5.558092358211342	13.621324690990141	1443832
1444019	EDA	process variation aware synthesis of application-specific mpsocs to maximize yield	2014	-5.4443639560093775	13.627013109117884	1444046
1445295	Robotics	impact of positive bias temperature instability (pbti) on 3t1d-dram cells	2012	-5.864184863699091	13.821576630007431	1445322
1445772	EDA	an extended transition energy cost model for buses in deep submicron technologies	2004	-6.663712045472102	13.3319114145528	1445799
1446098	EDA	energy efficient computation with asynchronous races	2016	-6.301677758051514	13.675650679760668	1446125
1446207	Arch	multiple peak resonant tunneling diode for multi-valued memory	1991	-6.5437744091966055	13.713792248263571	1446234
1447520	EDA	post-placement voltage island generation under performance requirement	2005	-5.734350499976097	13.949539192879634	1447547
1447987	EDA	early stage fpga interconnect leakage power estimation	2008	-5.492518931280529	13.350747967871337	1448014
1451905	Logic	iiasa's land-use change project examines land issues in china	2000	-6.899204960523589	13.55350038269459	1451932
1453021	EDA	hreram: a hybrid reconfigurable resistive random-access memory	2015	-5.7929443869342325	14.082955209999067	1453048
1453908	EDA	session 16 - embedded memory	2008	-6.650315116618816	14.341099276827054	1453935
1453946	EDA	system accuracy estimation of sram-based device authentication	2011	-5.390969552493213	15.076589536540055	1453973
1453966	EDA	a power-efficient 32b arm isa processor using timing-error detection and correction for transient-error tolerance and adaptation to pvt variation	2010	-5.49610840601285	13.670845973452794	1453993
1454064	EDA	subthreshold 8t sram sizing utilizing short-channel vt roll-off and inverse narrow-width effect	2016	-6.574583081854841	13.648417535746127	1454091
1454114	EDA	gain-cell embedded dram-based physical unclonable function	2018	-5.671756354351445	14.964679648171366	1454141
1454688	Arch	acro-puf: a low-power, reliable and aging-resilient current starved inverter-based ring oscillator physical unclonable function	2017	-5.799411620946173	14.721737243289681	1454715
1454831	EDA	a leakage compensation technique for dynamic latches and flip-flops in nano-scale cmos	2006	-6.204650779990537	13.416400334458945	1454858
1454955	Arch	fpga based on integration of carbon nanorelays and cmos devices	2009	-6.641996468619431	13.780829921095	1454982
1455095	Arch	a 64 mb sram in 32 nm high-k metal-gate soi technology with 0.7 v operation enabled by stability, write-ability and read-ability enhancements	2012	-6.538983831613918	13.897557611033552	1455122
1455341	EDA	performance-driven sram macro design with parameterized cell considering layout-dependent effects	2013	-6.2641014098503485	13.414993523885775	1455368
1455344	EDA	variation robust subthreshold sram design with ultra low power consumption	2013	-6.476880412530023	13.998861280363009	1455371
1455472	EDA	low power cmos off-chip drivers with slew-rate difference	1999	-6.797002551368316	13.933547961448731	1455499
1456242	EDA	an ultra-low power real time embedded system for map generation using ultrasound sensors	2009	-6.0103580452610075	13.748103082037137	1456269
1456456	Robotics	adaptive logical control of rf lna performances for efficient energy consumption	2010	-6.0773987937607625	13.52132321213306	1456483
1456608	EDA	high-speed dynamic logic styles for scaled-down cmos and mtcmos technologies	2000	-6.7079391282552425	13.584085382925633	1456635
1456686	EDA	a 1.0v 45nm nonvolatile magnetic latch design and its robustness analysis	2011	-6.316008577221601	13.917562596944707	1456713
1456736	EDA	power-up sequence control for mtcmos designs	2013	-6.609931196475435	13.563469213883062	1456763
1456839	HCI	a novel sensing algorithm for spin-transfer-torque magnetic ram (stt-mram) by utilizing dynamic reference	2012	-6.630934357719148	13.989033252517652	1456866
1457087	EDA	a 0.44v-1.1v 9-transistor transition-detector and half-path error detection technique for low power applications	2017	-6.148704703150648	13.741592187462714	1457114
1457152	Arch	new sram design using body bias technique for ultra low power applications	2010	-6.492567014183718	13.890525161484218	1457179
1457224	EDA	crosstalk avoidance and error-correction coding for coupled rlc interconnects	2009	-6.5720854279447325	13.483301381784393	1457251
1458419	EDA	schottky-barrier graphene nanoribbon field-effect transistors-based field-programmable gate array's configurable logic block and routing switch	2017	-5.365865122445154	13.318268220184464	1458446
1458576	Arch	fine-grain dvfs and avfs techniques for complex soc design: an overview of architectural solutions through technology nodes	2015	-5.343201595113884	13.8977135641029	1458603
1458579	EDA	low power interconnect design for fpgas with bidirectional wiring using nanocrystal floating gate devices (abstract only)	2011	-6.7243421427464805	13.735942431595161	1458606
1459146	Arch	towards âzero-energyâ using nemfet-based power management for 3d hybrid stacked ics	2011	-6.08552063489245	14.109705064540202	1459173
1459723	EDA	cycling-induced threshold-voltage instabilities in nanoscale nand flash memories: sensitivity to the array background pattern	2014	-6.142202027502951	13.7272296129259	1459750
1459885	EDA	global versus local weak-indication self-timed function blocks - a comparative analysis.	2016	-7.053710617310263	13.369432156357837	1459912
1461462	EDA	digital detection of oxide breakdown and life-time extension in submicron cmos technology	2008	-6.259593710761798	13.59684356849524	1461489
1461903	HPC	self-controlled high-performance precharge-free content-addressable memory	2017	-7.031913899843676	14.102075339495542	1461930
1461993	EDA	design of a novel ternary sram sense amplifier using cnfet	2017	-6.863757312404351	14.197787021477447	1462020
1462652	Arch	implementation of pseudo linear feedback shift register physical unclonable function on silicon	2016	-5.757635450882461	14.915040788069149	1462679
1462731	EDA	$in~situ$  and in-field technique for monitoring and decelerating nbti in 6t-sram register files	2018	-5.891599211442157	14.049890884030392	1462758
1462735	EDA	a multi-mode power gating structure for low-voltage deep-submicron cmos ics	2007	-6.5233102795803175	13.674493241329994	1462762
1462760	EDA	automated design of misaligned-carbon-nanotube-immune circuits	2007	-6.2860555540587155	13.550823287863535	1462787
1463422	EDA	an efficient nbti-aware wake-up strategy for power-gated designs	2018	-6.142160015939707	13.833136114455225	1463449
1463655	EDA	ultra low leakage structures for logic circuits using symmetric and asymmetric finfets	2012	-6.8809285599953975	13.81029474444177	1463682
1464962	Arch	a configurable architecture to limit wakeup current in dynamically-controlled power-gated fpgas	2012	-6.381779053499445	13.529273418411954	1464989
1465027	EDA	mtj based non-volatile flip-flop in deep submicron technology	2011	-6.640250820727394	14.078090833107188	1465054
1465543	EDA	leakage in nano-scale technologies: mechanisms, impact and design considerations	2004	-6.275508930530312	13.525973954177024	1465570
1467051	EDA	short-path padding method for timing error resilient circuits based on transmission gates insertion	2018	-5.808732700929244	13.372408193681373	1467078
1467815	Arch	novel mtj-based shift register for non-volatile logic applications	2013	-6.3938584429724745	14.040023705150798	1467842
1468666	EDA	modeling framework for cross-point resistive memory design emphasizing reliability and variability issues	2015	-5.976543629230129	13.797745094195824	1468693
1468701	EDA	programmable leakage test and binning for tsvs	2012	-6.1181748147241235	13.275616282017982	1468728
1469171	EDA	a 7t-sram with data-write technique by capacitive coupling	2015	-6.751671264157434	14.089956590372946	1469198
1469398	EDA	reducing power dissipation in serially connected mosfet circuits via transistor reordering	1994	-6.940707788446094	13.541041150270345	1469425
1470213	Arch	boosted sensing for enhanced read stability in stt-mrams	2016	-6.36687567163272	14.131338530219292	1470240
1470552	Arch	optimizing power and throughput for m-out-of-n encoded asynchronous circuits	2010	-6.849574735839592	13.380885372240934	1470579
1470662	EDA	hybrid-cell register files design for improving nbti reliability	2012	-6.133938905023572	13.98947105948846	1470689
1471404	EDA	design of adiabatic mtj-cmos hybrid circuits	2017	-6.617204597032293	13.842620537709301	1471431
1472762	EDA	designing dynamic carry skip adders: analysis and comparison	2014	-6.785917807588789	13.640127821775618	1472789
1473645	EDA	nanowire crossbar logic and standard cell-based integration	2009	-6.3922586963354995	13.65929394245061	1473672
1473828	EDA	the impact of pipelining on energy per operation in field-programmable gate arrays	2004	-6.546059342597501	13.850084241220696	1473855
1473859	EDA	scan based methodology for reliable state retention power gating designs	2010	-5.52438945418752	13.412574803406999	1473886
1474072	EDA	performance measurement and improvement of asymmetric three-tr. cell (atc) dram toward 0.3v memory array operation	2006	-6.704570957660871	14.116475347470065	1474099
1474142	EDA	mtcmos hierarchical sizing based on mutual exclusive discharge patterns	1998	-6.652097113645398	13.531068763532245	1474169
1474168	EDA	polysynchronous clocking: exploiting the skew tolerance of stochastic circuits	2017	-6.758077712319065	13.556583519600544	1474195
1475111	Embedded	a fully symmetrical sense amplifier for non-volatile memories	2004	-6.399124794572325	14.018115804056606	1475138
1475816	EDA	a shorted global clock design for multi-ghz 3d stacked chips	2012	-5.345003816874966	13.210367384306965	1475843
1475909	EDA	circuit optimization at 22nm technology node	2012	-6.65651891105241	13.515190083668607	1475936
1477090	OS	on dynamic precision scaling	2017	-5.416328413204403	13.772301197819345	1477117
1477813	EDA	an automatic post silicon clock tuning system for improving system performance based on tester measurements	2008	-5.893505047126085	13.275873379718313	1477840
1477974	EDA	resilient design in scaled cmos for energy efficiency	2010	-5.762868661420254	13.66691830722342	1478001
1478816	EDA	duty cycle shift under static/dynamic aging in 28nm hk-mg technology	2015	-5.943110710381071	13.644797872082885	1478843
1479005	Arch	novel low-power and highly reliable radiation hardened memory cell for 65 nm cmos technology	2014	-6.062622803596745	13.921495726467114	1479032
1479702	EDA	ultra-low power and high speed design and implementation of aes and sha1 hardware cores in 65 nanometer cmos technology	2009	-7.2297856565829886	14.187885883779366	1479729
1479719	EDA	aging benefits in nanometer cmos designs	2017	-5.986756678051514	13.587220440581467	1479746
1480036	EDA	fdsoi and bulk cmos sram cell resilience to radiation effects	2016	-6.076072483524876	13.682703596289773	1480063
1480408	EDA	a body-bias based current sense amplifier for high-speed low-power embedded srams	2014	-6.500772669596418	14.117680056420818	1480435
1480689	EDA	optimum nmos/pmos imbalance for energy efficient digital circuits	2017	-6.676911100664034	13.697076509450627	1480716
1480878	Arch	a yield improvement technique in severe process, voltage, and temperature variations and extreme voltage scaling	2014	-6.5482169238609185	13.916377243251775	1480905
1480948	Arch	design of a low-power mtj-based true random number generator using a multi-voltage/current converter	2018	-6.135871331357585	14.801656850036665	1480975
1481136	Mobile	incremental bitline voltage sensing scheme with half-adaptive threshold reference scheme in mlc pram	2017	-6.761672751609809	14.173120128174947	1481163
1482376	EDA	a built-in self-test scheme for 3d rams	2012	-6.02248506358856	13.556788989326757	1482403
1482442	Embedded	using low pass filters in mitigation techniques against single-event transients in 45nm technology lsis	2008	-6.555380861264122	13.729391615001528	1482469
1482489	Arch	a novel design for ultra-low power pulse-triggered d-flip-flop with optimized leakage power	2018	-6.966852514834518	13.744476097586372	1482516
1482677	EDA	an investigation into the security of self-timed circuits	2003	-5.47755052697674	15.080513135105365	1482704
1482682	Mobile	data-cell-variation-tolerant dual-mode sensing scheme for deep submicrometer stt-ram	2018	-6.3653718642877735	14.056790758015135	1482709
1482851	EDA	analysis of the impact of spatial and temporal variations on the stability of sram arrays and the mitigation technique using independent-gate devices	2014	-6.120526706825823	13.509657984214824	1482878
1483693	EDA	a design of subthreshold sram cell based on rsce and rnce	2015	-6.703711127862562	14.067412602757466	1483720
1484682	EDA	spa - a synthesisable amulet core for smartcard pplications	2002	-5.529329661541303	14.999176504019944	1484709
1486193	Arch	an on-chip resonant-gate-drive switched-capacitor converter for near-threshold computing achieving 70.2% efficiency at 0.92a/mm2 current density and 0.4v output	2018	-6.226707668265924	14.20759611746178	1486220
1487289	EDA	maximizing energy efficiency in ntc by variation-aware microprocessor pipeline optimization	2016	-5.49627208638988	13.846381736931527	1487316
1487384	EDA	creating digital fingerprints on commercial field programmable gate arrays	2008	-5.467863095975987	14.929289770637945	1487411
1487595	EDA	low-cost low-power droop-voltage-aware delay-fault-prevention designs for dvs caches	2015	-5.988529271309845	13.98969619144557	1487622
1487863	EDA	register file circuits and post-deployment framework to monitor aging effects in field	2016	-5.611949124647981	13.700087064513447	1487890
1488941	EDA	designing high-speed, low-power full adder cells based on carbon nanotube technology	2014	-7.01583735425281	13.615978420326384	1488968
1489169	EDA	study of ic aging on ring oscillator physical unclonable functions	2014	-5.744663932322156	13.666872988584693	1489196
1489181	Theory	energy efficient neoteric design of a 3-input majority gate with its implementation and physical proof in quantum dot cellular automata	2018	-7.115292812654777	13.250487746762765	1489208
1489757	EDA	carbon nanotube circuits: living with imperfections and variations	2010	-5.611715200604722	13.330603144749546	1489784
1490031	EDA	voltage-mode quaternary fpgas: an evaluation of interconnections	2010	-6.987405387363727	13.257670188786713	1490058
1490386	EDA	decoder-driven switching matrices in multicontext fpgas: area reduction and their effect on routability	1999	-6.716166959266702	13.376109974035835	1490413
1491025	EDA	a bit-by-bit re-writable eflash in a generic 65 nm logic process for moderate-density nonvolatile memory applications	2014	-6.379531520913122	14.123940145890419	1491052
1491128	EDA	power-performance study of block-level monolithic 3d-ics considering inter-tier performance variations	2014	-6.111108081172262	13.220996894036153	1491155
1491467	EDA	dynamic reconfigurable bus encoding scheme for reducing the energy consumption of deep sub-micron instruction bus	2004	-6.814186457935448	13.486367056227405	1491494
1491686	Arch	a multi-level static memory cell	2003	-6.732648687513278	13.346995342913933	1491713
1492197	Arch	a 0.5-v fd-soi twin-cell dram with offset-free dynamic-vt sense amplifiers	2006	-6.683201144266236	14.046198489912474	1492224
1493470	Arch	characterizing and evaluating voltage noise in multi-core near-threshold processors	2013	-5.412674482178423	13.93542161720215	1493497
1493666	Arch	magnetoresistance implications for complementary magnetic tunnel junction logic (cmat)	2015	-5.6837104675224195	13.338423536297718	1493693
1494074	EDA	area comparison between 6t and 8t sram cells in dual-vdd scheme and dvs scheme	2007	-6.6333559435432425	13.766402967413091	1494101
1494407	EDA	a 4.6ghz 162mb sram design in 22nm tri-gate cmos technology with integrated active vmin-enhancing assist circuitry	2012	-6.6937695781759325	13.978375685351914	1494434
1494524	EDA	power, area, and performance optimization of standard cell memory arrays through controlled placement	2016	-6.548818222829478	13.779188807383775	1494551
1495304	Arch	temperature effects on energy optimization in sub-threshold circuit design	2009	-6.1950907342905275	13.633276444672736	1495331
1495411	Robotics	analysis of a control mechanism for a variable speed processor	1996	-6.745522836539473	13.841949663720536	1495438
1495540	EDA	dynamic power management by combination of dual static supply voltages	2007	-5.880327841819187	13.93107374098009	1495567
1495612	EDA	chip level thermal profile estimation using on-chip temperature sensors	2008	-5.298242630610526	13.804857459063255	1495639
1495915	EDA	phase-adjustable error detection flip-flops with 2-stage hold driven optimization and slack based grouping scheme for dynamic voltage scaling	2008	-6.7825561383259805	13.745646585030508	1495942
1496027	EDA	hybrid gdi-ncl for area/power reduction	2016	-7.20930925882762	13.765281612953187	1496054
1496148	EDA	thermal modelling of 3d multicore systems in a flip-chip package	2010	-5.747848295662936	13.329240761797182	1496175
1497701	EDA	a novel design for memristor-based multiplexer via not-material implication	2018	-6.8461200303613925	13.495053660051221	1497728
1497942	EDA	a 27% active-power-reduced 40-nm cmos multimedia soc with adaptive voltage scaling using distributed universal delay lines	2011	-6.750693119310695	14.015568351142065	1497969
1498246	EDA	fpga puf based on programmable lut delays	2013	-5.7497520426330055	15.07239116472667	1498273
1500762	Visualization	approximate srams with dynamic energy-quality management	2016	-5.954420908684857	14.066198038629413	1500789
1501371	EDA	variation aware performance analysis of gain cell embedded drams	2010	-6.533762104850393	14.006956402518703	1501398
1501805	EDA	a new xor structure based on resonant-tunneling high electron mobility transistor	2009	-7.220327607291683	13.278904175976267	1501832
1501922	EDA	minimal-power, delay-balanced smart repeaters for interconnects in the nanometer regime	2006	-6.869728594805797	13.692177056124525	1501949
1503099	EDA	charge sharing fault detection for cmos domino logic circuits	1999	-6.516639829133808	13.385370077710027	1503126
1503718	EDA	a four-transistor level converter for dual-voltage low-power design	2014	-6.923828929021788	13.664873811431706	1503745
1504393	EDA	analysis and design of energy efficient time domain signal processing	2016	-6.096506315413588	13.425926527439715	1504420
1504904	EDA	two novel ultra high speed carbon nanotube full-adder cells	2009	-6.9157279123508175	13.60193405307015	1504931
1505745	EDA	cost-oriented design of a 14-bit current steering dac macrocell	2003	-6.4693906520797	13.52824038348268	1505772
1505934	EDA	variation-aware subthreshold logic circuit design	2013	-5.995048140469342	13.231698045712696	1505961
1506186	EDA	noise-tolerant dynamic circuit design	1999	-6.812754870495198	13.918920631932249	1506213
1507161	Arch	np-dynamic skybridge: a fine-grained 3d ic technology with np-dynamic logic	2017	-5.771786746961082	13.790688923477648	1507188
1507173	EDA	a novel relative frequency based ring oscillator physical unclonable function	2014	-5.810973234368725	15.046858784483991	1507200
1508441	EDA	a 82nw chaotic-map true random number generator based on sub-ranging sar adc	2016	-6.192003157370013	14.910442385064778	1508468
1509125	EDA	a robust and reconfigurable multi-mode power gating architecture	2011	-6.446871433757907	13.907951502540055	1509152
1509835	EDA	a study of asynchronous design methodology for robust cmos-nano hybrid system design	2009	-6.32487995595355	13.55557243879266	1509862
1510438	EDA	cell ratio bounds for reliable sram operation	2006	-6.302787068948798	13.270811122829555	1510465
1510459	EDA	a scan-chain based state retention methodology for iot processors operating on intermittent energy	2017	-6.033190018488575	14.301275707213042	1510486
1510795	Arch	12.9 a flying-domain dc-dc converter powering a cortex-m0 processor with 90.8% efficiency	2016	-6.485212389660433	14.179406958894925	1510822
1511211	Security	invasive puf analysis	2013	-5.354714261907785	15.06599594472503	1511238
1511470	EDA	high-speed/low-power mixed full adder chains: analysis and comparison versus technology	2007	-6.452969441770442	13.438480496373652	1511497
1511558	EDA	cmos-memristive self-cascode current mirror	2018	-6.465019675847987	13.394584375599505	1511585
1512506	EDA	a low-power level-converting double-edge-triggered flip-flop design	2013	-6.978509065205332	13.79930179351896	1512533
1513135	EDA	an improved logical effort model and framework applied to optimal sizing of circuits operating in multiple supply voltage regimes	2014	-6.702751237209895	13.476642079249151	1513162
1513743	EDA	architecture and synthesis for multi-cycle on-chip communication	2003	-6.10227956868703	13.481990426382675	1513770
1513958	EDA	low power latch based design with smart retiming	2018	-6.816902185353572	13.696761417764721	1513985
1513981	EDA	measurement results of within-die variations on a 90nm lut array for speed and yield enhancement of reconfigurable devices	2006	-6.109888085171697	13.298850058197349	1514008
1514226	EDA	energy efficient surfing	2005	-6.913580182054512	13.43004378783836	1514253
1515730	Embedded	soft error immune latch design for 20 nm bulk cmos	2015	-6.307343932481872	13.803302964935039	1515757
1516625	Arch	fast low-cost implementation of single-clock-cycle binary comparator	2008	-7.213940873096821	13.879386246911569	1516652
1516779	EDA	a methodology for robust, energy efficient design of spin-torque-transfer ram arrays at scaled technologies	2009	-5.8321079784646255	13.979447651898587	1516806
1517207	EDA	an architecture for learning stream distributions with application to rng testing	2017	-5.645768223931907	15.086455716741753	1517234
1517623	EDA	design of majority logic based approximate arithmetic circuits	2017	-7.029861241065746	13.38012646474777	1517650
1517689	EDA	integrated circuit and system design. power and timing modeling, optimization and simulation: 18th international workshop, patmos 2008, lisbon, portugal, september 10-12, 2008. revised selected papers	2009	-6.6149394614915	13.248381417850721	1517716
1517695	Arch	a low-energy low-voltage asynchronous 8051 microcontroller core	2006	-6.7742909973559575	14.091649520353998	1517722
1517954	EDA	a novel clock distribution and dynamic de-skewing methodology	2004	-6.765702823740638	13.494065144546607	1517981
1518436	EDA	statistical simulations for exploring defect tolerance and power consumption for 4 subthreshold 1-bit addition circuits	2007	-6.211787215527522	13.474723097823846	1518463
1518609	Arch	fine-grained island style architecture for molecular electronic devices	2006	-6.17486384091349	13.501819747951226	1518636
1518952	EDA	low power in-memory computing based on dual-mode sot-mram	2017	-5.953085809733512	14.33369477234657	1518979
1519742	EDA	embedded memory design using memristor: retention time versus write energy	2013	-6.343371041229861	14.20819147700294	1519769
1520355	EDA	selective light vth hopping (slith): bridging the gap between runtime dynamic and leakage	2009	-6.2484602557331845	13.971160882212198	1520382
1521568	EDA	analysis of data remanence in a 90nm fpga	2007	-5.344901248059268	14.00122756972605	1521595
1521654	EDA	deadline-aware joint optimization of sleep transistor and supply voltage for finfet based embedded systems	2017	-5.843352753767116	13.911179984442914	1521681
1523306	EDA	inversion schemes for sublithographic programmable logic arrays	2009	-7.223556579292787	13.466665150285802	1523333
1524538	EDA	a novel high-speed and energy efficient 10-transistor full adder design	2007	-7.2000307417337455	13.929573261472752	1524565
1524867	EDA	low-power clocked-pseudo-nmos flip-flop for level conversion in dual supply systems	2009	-7.164328094473287	13.721461510676312	1524894
1524930	EDA	transistor sizing of logic gates to maximize input delay variability	2006	-7.205175407167427	13.266592929714971	1524957
1524977	EDA	effects of process and environmental variations on timing characteristics of clocked registers	2006	-5.897263590955176	13.221432504789377	1525004
1525146	EDA	a statistical critical path monitor in 14nm cmos	2016	-6.412928979582348	13.357719945433598	1525173
1525284	EDA	analog parallelism in ring-based vcos	2008	-6.726572074886764	13.64046978239101	1525311
1525761	EDA	variation-tolerant and low-power source-synchronous multicycle on-chip interconnect scheme	2007	-6.847215994028852	13.781289839090775	1525788
1525785	Arch	enabling architectural innovations using non-volatile memory	2011	-5.391977205708701	14.047187601602323	1525812
1526049	EDA	a contention-free domino logic for scaled-down cmos technologies with ultra low threshold voltages	2000	-6.766858167870039	13.586073748861242	1526076
1526484	EDA	monolithically integrated 1 tft-1rram non-volatile memory cells fabricated on pi flexible substrate	2018	-6.0904412894502755	13.918561719936392	1526511
1527377	EDA	application-specific sram design using output prediction to reduce bit-line switching activity and statistically gated sense amplifiers for up to 1.9$\times$  lower energy/access	2014	-6.343265315574152	13.84730406732605	1527404
1528159	EDA	resonant clock design for a power-efficient high-volume x86â64 microprocessor	2012	-5.86699490390597	14.085818103241087	1528186
1528199	EDA	embedded memory and arm cortex-m0 core using 60-nm c-axis aligned crystalline indium-gallium-zinc oxide fet integrated with 65-nm si cmos	2016	-6.661144376335612	14.14475806588049	1528226
1528668	EDA	built-in proactive tuning system for circuit aging resilience	2008	-5.5126871571949945	13.858670580904265	1528695
1528793	Arch	combinational access tunnel fet sram for ultra-low power applications	2018	-6.688603573179407	13.828804013618829	1528820
1529671	Visualization	fine-grain voltage tuned cache architecture for yield management under process variations	2012	-5.7946019457761215	13.873810077678382	1529698
1529761	Arch	improving multi-core performance using mixed-cell cache architecture	2013	-5.3320019450331415	14.107896727460206	1529788
1530341	EDA	static aging analysis using 3-dimensional delay library	2016	-5.672172667035262	13.255910076808215	1530368
1530351	EDA	a zero-overhead ic identification technique using clock sweeping and path delay analysis	2012	-5.427576182695208	13.326814402062077	1530378
1530841	EDA	area efficient bus encoding technique for minimizing simultaneous switching noise (ssn)	2007	-7.015268712619799	13.36423890184777	1530868
1530849	EDA	temporal discharge current driven clustering for improved leakage power reduction in row-based power-gating	2008	-6.691732003113705	13.231926649062286	1530876
1531384	EDA	datapath delay distributions for data/instruction against pvt variations in 90nm cmos	2007	-6.928679235111411	13.735587478374484	1531411
1531636	EDA	energy minimum operation with self synchronous gate-level autonomous power gating and voltage scaling	2012	-6.718147396645584	13.932230033639545	1531663
1531836	Mobile	reference-scheme study and novel reference scheme for deep submicrometer stt-ram	2014	-6.389309874090912	13.987974433538685	1531863
1532244	Arch	tfet-based cellular neural network architectures	2013	-5.644973467372495	13.695164847009401	1532271
1533047	Arch	probabilistic system-on-a-chip architectures	2007	-5.540596723037677	13.764988532442851	1533074
1534231	EDA	exploiting accelerated aging effect for on-line configurability and hardware tracking	2017	-5.750594270221358	13.369512223665573	1534258
1534579	Embedded	read path degradation analysis in sram	2016	-6.014683801092344	13.878259365760364	1534606
1534994	EDA	ultralow-voltage power gating structure using low threshold voltage	2009	-6.844209355435545	13.771217577306535	1535021
1535076	EDA	mitigation of sense amplifier degradation using input switching	2017	-5.9033389144337205	13.835515916361278	1535103
1536637	EDA	technology-driven limits on runtime power management algorithms for multiprocessor systems-on-chip	2012	-5.694074229937337	13.874938549704629	1536664
1537150	EDA	perspectives of racetrack memory for large-capacity on-chip memory: from device to system	2016	-5.8783722892270935	14.19343435689264	1537177
1537500	EDA	a low power approach to system level pipelined interconnect design	2004	-6.635946922107051	13.987298828180618	1537527
1538801	EDA	noise-induced dynamic variability in nano-scale cmos sram cells	2016	-6.181051555318732	13.27242466761637	1538828
1538976	EDA	modeling the impact of process variation on critical charge distribution	2006	-6.17753152607632	13.238764761477116	1539003
1539122	Arch	partial access mode: new method for reducing power consumption of dynamic random access memory	2014	-6.511114700803682	14.29882568045483	1539149
1539159	EDA	future large-scale memristive device crossbar arrays: limits imposed by sneak-path currents on read operations	2015	-6.2255353044149535	14.011534946933839	1539186
1540050	Arch	a weighted sensing scheme for reram-based cross-point memory array	2014	-6.455293888008058	14.083492416728197	1540077
1541615	Arch	area-efficient embedded resistive ram (reram) macros using logic-process vertical-parasitic-bjt (vpbjt) switches and read-disturb-free temperature-aware current-mode read scheme	2014	-6.671725554548115	14.119493086270491	1541642
1542019	EDA	an energy-aware active smart card	2005	-5.431194441925767	13.93291992293518	1542046
1542711	Arch	reducing the effective coupling capacitance in buses using threshold voltage adjustment techniques	2006	-7.007505849422056	13.593661345633109	1542738
1543051	EDA	a 6.05-mb/mm2 16-nm finfet double pumping 1w1r 2-port sram with 313 ps read access time	2016	-6.784391803032383	14.182665693900619	1543078
1543751	Arch	soteria: exploiting process variations to enhance hardware security with photonic noc architectures	2018	-5.581818845539034	14.349245663872736	1543778
1543803	EDA	asynchronous early output section-carry based carry lookahead adder with alias carry logic	2017	-7.1842735625521135	13.460120768820696	1543830
1544383	Security	lightweight (reverse) fuzzy extractor with multiple referenced puf responses	2018	-5.631972879158473	14.993398326599502	1544410
1544930	Arch	virtually-aged sampling dmr: unifying circuit failure prediction and circuit failure detection	2013	-5.314871764451861	13.500894607767231	1544957
1545285	EDA	hybrid tfet-mosfet circuit: a solution to design soft-error resilient ultra-low power digital circuit	2017	-6.485365286797637	13.520873182611355	1545312
1545451	Arch	timing error correction techniques for voltage-scalable on-chip memories	2005	-5.487505353699691	13.936646046687743	1545478
1545457	Arch	inclusion of a montgomery multiplier unit into an embedded processor's datapath to speed-up elliptic curve cryptography	2007	-7.0111828007635655	15.083538304482026	1545484
1545743	EDA	an efficient nbti sensor and compensation circuit for stable and reliable sram cells	2018	-6.552234334618996	13.987963263862136	1545770
1546469	EDA	device and architecture cooptimization for fpga power reduction	2005	-6.192728988253464	13.70347351437377	1546496
1546727	EDA	review: analog design methodologies for reliability in nanoscale cmos circuits	2017	-5.315554342836687	13.328881020404756	1546754
1547231	EDA	11.1 a 512gb 3b/cell flash memory on 64-word-line-layer bics technology	2017	-6.281962960163297	14.094015202213814	1547258
1547514	Arch	mtj-based asynchronous circuits for re-initialization free computing against power failures	2017	-6.325965523502092	14.142012740755348	1547541
1547516	EDA	design on multi-bit adder using sense amplifier-based pass transistor logic for near-threshold voltage operation	2015	-7.036501456392817	13.829443836918196	1547543
1547842	Arch	on-chip integration of thermoelectric energy harvesting in 3d ics	2015	-6.854490413061862	14.23555194420566	1547869
1548450	Arch	comparative analysis of clock distribution networks for tsv-based 3d ic designs	2014	-6.120045775418718	13.759750206732367	1548477
1548497	EDA	spatial and temporal granularity limits of body biasing in utbb-fdsoi	2015	-6.312864388543862	13.767750798917382	1548524
1549815	EDA	resistive bloom filters: from approximate membership to approximate computing with bounded errors	2016	-5.668712672897882	13.541200203841946	1549842
1550153	EDA	a 690mv 4.4gbps/pin all-digital lpddr4 phy in 10nm finfet technology	2016	-7.011008586994982	14.12768570665128	1550180
1551048	EDA	standard cmos voltage-mode qlut using a clock boosting technique	2013	-7.158023929223491	13.624217940048732	1551075
1552578	EDA	finding the energy efficient curve: gate sizing for minimum power under delay constraints	2011	-6.400694890609742	13.467997657886064	1552605
1553114	EDA	power-efficient power-management logic	2014	-5.738826383928116	14.173425528843849	1553141
1553510	EDA	a highly sensitive and ultra low-power forward body biasing circuit to overcome severe process, voltage and temperature variations and extreme voltage scaling	2015	-6.4784355741647826	13.938358242427645	1553537
1553671	Arch	a tunable cache for approximate computing	2014	-6.312762814344376	13.651532629633953	1553698
1554295	Arch	memristive voltage divider: a bipolar reram-based unit for non-volatile flip-flops	2017	-6.382568675096322	14.202159552301055	1554322
1554936	EDA	gate oxide leakage and delay tradeoffs for dual-t/sub ox/ circuits	2005	-6.649305656346649	13.302656599987714	1554963
1555049	EDA	novel sram bias control circuits for a low power l1 data cache	2012	-6.6357284538584205	14.022789118305065	1555076
1555068	Arch	design methodology for fine-grained leakage control in mtcmos	2003	-6.5935367948902455	13.7415843069414	1555095
1555628	EDA	a bus encoding scheme to reduce power consuming signal transitions	2004	-6.935884154624051	13.33512895531535	1555655
1555655	EDA	a 3t1r nonvolatile tcam using mlc reram for frequent-off instant-on filters in iot and big-data processing	2017	-6.771085633797372	14.098333756833195	1555682
1555919	EDA	low-power low-leakage fpga design using zigzag power gating, dual-vth/vdd and micro-vdd-hopping	2006	-6.90670881630628	14.016293619777858	1555946
1556209	Arch	mram-based logic array for large-scale non-volatile logic-in-memory applications	2013	-6.062122330851798	13.514092171536605	1556236
1556847	Arch	a sudden power-outage resilient nonvolatile microprocessor for immediate system recovery	2015	-6.051471938864169	14.181984494164045	1556874
1557368	EDA	ferroelectric transistor based non-volatile flip-flop	2016	-6.371952274447197	14.163186667352916	1557395
1557387	EDA	time-based read circuit for multi-bit memristor memories	2018	-6.601571894745259	13.938711345420902	1557414
1557642	Arch	an area-efficient microprocessor-based soc with an instruction-cache transformable to an ambient temperature sensor and a physically unclonable function	2018	-6.002100412268297	14.052101258763466	1557669
1557745	EDA	bti-gater: an aging-resilient clock gating methodology	2014	-6.538718398586417	13.741561824235607	1557772
1558120	Arch	an alternative logic approach to implement high-speed low-power full adder cells	2005	-7.214984252402657	13.623664529370622	1558147
1558454	EDA	physical synthesis of bus matrix for high bandwidth low power on-chip communications	2010	-5.768101517362669	13.511703990456052	1558481
1559213	EDA	power and area reduction using carbon nanotube bundle interconnect in global clock tree distribution network	2009	-6.353305470727456	13.391021373841145	1559240
1559246	Arch	low-power programmable-logic cell arrays using nonvolatile complementary atom switch	2014	-6.894283306921985	13.746968658659306	1559273
1559438	EDA	a silicon testing strategy for pulse-width failures	2012	-5.986134962786196	13.244797597212093	1559465
1559773	Arch	a new algorithm for improved vdd assignment in low power dual vdd systems	2004	-6.875435895506969	13.393150845028947	1559800
1560364	Crypto	nbti mitigation by giving random scan-in vectors during standby mode	2011	-5.830630311206769	13.271481441885285	1560391
1560750	EDA	physical unclonable functions for device authentication and secret key generation	2007	-5.417792356360722	15.030629009916954	1560777
1560941	EDA	a process variation compensating technique with an on-die leakage current sensor for nanometer scale dynamic circuits	2006	-6.3777395541415665	13.634311209451136	1560968
1561779	EDA	nano-electro-mechanical relays for fpga routing: experimental demonstration and a design technique	2012	-6.792151139856376	13.86447067237672	1561806
1561999	Arch	a 500 fw/bit 14 fj/bit-access 4kb standard-cell based sub-vt memory in 65nm cmos	2012	-6.811833244737437	14.248286278981643	1562026
1562420	EDA	aro-puf: an aging-resistant ring oscillator puf design	2014	-5.733486329221206	14.797886125935097	1562447
1562837	EDA	ultra compact non-volatile flip-flop for low power digital circuits based on hybrid cmos/magnetic technology	2011	-5.653005362369188	13.547224283059082	1562864
1563108	EDA	mitigating thermal effects on clock skew with dynamically adaptive drivers	2007	-6.1212724773169835	13.665448753093449	1563135
1563273	Arch	design of threshold logic gates using emerging devices	2015	-7.1587961650602665	13.375000180816699	1563300
1563361	EDA	high-performance dynamic circuit techniques with improved noise immunity for address decoders	2012	-6.897361146240304	14.10032264417813	1563388
1563784	EDA	finfet sram - device and circuit design considerations	2004	-6.491853132992705	13.72653531951056	1563811
1564362	EDA	dynamic voltage scaling for seu-tolerance in low-power memories	2012	-6.163212354590317	13.694364238845019	1564389
1564393	EDA	scare: an sram-based countermeasure against ic recycling	2018	-5.411126974540934	14.622792628896672	1564420
1565396	EDA	three steps to the thermal noise death of moore's law	2010	-7.068723412118168	13.536130396948804	1565423
1566082	EDA	a fifo data switch design experiment	1998	-7.092995630617115	13.503561413423537	1566109
1566902	HCI	effectiveness of reverse body bias for leakage control in scaled dual vt cmos ics	2001	-6.5180422998913405	13.774521314288533	1566929
1566932	EDA	non-volatile non-shadow flip-flop using spin orbit torque for efficient normally-off computing	2016	-5.981684090424173	14.173087424704194	1566959
1567680	Arch	adaptive-latency dram: optimizing dram timing for the common-case	2015	-5.458469482082554	13.959971809873705	1567707
1567689	EDA	increasing the energy efficiency of pipelined circuits via slack redistribution	2005	-6.6474221406727505	13.673781508967785	1567716
1568671	Arch	understanding the impact of diode parameters on sneak current in 1diode 1reram crossbar architectures	2013	-6.5085676178979694	13.928613315895722	1568698
1569470	EDA	automated design architecture for 1-d cellular automata using quantum cellular automata	2015	-6.90070107859046	13.311109378668368	1569497
1570299	Security	detecting recycled commodity socs: exploiting aging-induced sram puf unreliability.	2017	-5.5938205480758985	14.983486035300572	1570326
1570525	EDA	a low-voltage high-performance differential static logic (lvdsl) family	1999	-7.20223245379995	13.938502939375667	1570552
1570553	Arch	impacts of nbti and pbti on power-gated sram with high-k metal-gate devices	2009	-6.138298212667293	13.801660379172533	1570580
1570656	Security	secure adiabatic logic: a low-energy dpa-resistant logic style	2008	-5.7885691648792195	14.99183241439921	1570683
1573170	EDA	functions classification approach to generate reconfigurable fine-grain logic based on ambipolar independent double gate fet (am-idgfet)	2013	-6.835810219284652	13.351839279740947	1573197
1573288	EDA	hybrid-type cam design for both power and performance efficiency	2008	-6.9234856634486555	14.138935344058304	1573315
1573309	EDA	fpga device and architecture evaluation considering process variations	2005	-6.2188634046068385	13.27982445146485	1573336
1573532	Mobile	a low-power radiation-hardened flip-flop with stacked transistors in a 65 nm fdsoi process	2018	-6.455813560048793	13.99884024579258	1573559
1573813	EDA	starsync: an extendable standard-cell mesochronous synchronizer	2014	-6.160313136040556	13.667505201976821	1573840
1574016	EDA	power aware post-manufacture tuning of analog nanocircuits	2011	-6.2736327209525715	13.465737977520922	1574043
1574110	EDA	core based architecture to speed up optimal ate pairing on fpga platform	2012	-6.9861833844089904	15.02440765823704	1574137
1574546	EDA	optimizing stochastic circuits for accuracy-energy tradeoffs	2015	-6.826631380177046	13.752882099939573	1574573
1575759	EDA	energy efficiency comparison of asynchronous and synchronous circuits operating in the sub-threshold regime	2008	-6.557835110200028	13.632881609002963	1575786
1576373	EDA	a new look-up table-based multiplier/squarer design for cryptosystems over gf(2m)	2008	-7.229545344987327	15.0738467522007	1576400
1576453	EDA	optimization of on-chip switched-capacitor dc-dc converters for high-performance applications	2012	-5.72009406718376	13.881719520239596	1576480
1576633	EDA	improving the quality of a physical unclonable function using configurable ring oscillators	2009	-5.610899209690029	14.951638306416696	1576660
1576859	EDA	statistical timing analysis considering device and interconnect variability for beol requirements in the 5-nm node and beyond	2017	-6.052625142001934	13.264794981458484	1576886
1577178	Logic	soft error analysis and mitigation in circuits involving c-elements	2015	-5.47448044294658	13.215857288641255	1577205
1577672	EDA	performing bitwise logic operations in cache using spintronics-based magnetic tunnel junctions	2011	-6.5087950706340765	13.439205143446115	1577699
1578914	EDA	design challenges in sub-100 nm high performance microprocessors	2004	-5.329511329912163	13.308629644947805	1578941
1578928	EDA	high-speed low-power on-chip global interconnects using low-swing self-timed regenerators	2016	-7.1423532002842816	13.742471142947053	1578955
1579549	EDA	energy efficient computation with self-adaptive single-ended body bias	2010	-6.222273958597459	13.974527872894027	1579576
1580280	EDA	how to cope with slow transistors in the top-tier of monolithic 3d ics: design studies and cad solutions	2016	-6.105712118616487	13.276374119182872	1580307
1581249	EDA	a high-performance asynchronous fpga: test results	2005	-6.97592697130937	13.7353246526563	1581276
1581592	Arch	towards sram leakage power minimization by aggressive standby voltage scaling â experiments on 40nm test chips	2017	-5.30765899017032	14.0776481958025	1581619
1581981	EDA	optical look up table	2013	-6.68648116486782	13.481325019997024	1582008
1582295	EDA	a low clock load conditional flip-flop	2004	-6.660606866368093	13.670781733899915	1582322
1582462	Arch	nrepo: normal basis recomputing with permuted operands	2014	-5.455276287296083	15.010922329963787	1582489
1582681	EDA	towards provably-secure analog and mixed-signal locking against overproduction	2018	-5.305029969453873	14.942002205465185	1582708
1582821	EDA	1.4gsearch/s 2-mb/mm2 tcam using two-phase-pre-charge ml sensing and power-grid pre-conditioning to reduce ldi/dt power-supply noise by 50%	2018	-6.786668792362312	14.040957471785612	1582848
1583137	Arch	the applications of nvm technology in hardware security	2016	-5.3158346411026685	14.57427108080285	1583164
1584019	EDA	half-select free and bit-line sharing 9t sram for reliable supply voltage scaling	2017	-6.872533985180537	14.17791579691596	1584046
1586438	HPC	selective match-line energizer content addressable memory(smle -cam)	2014	-7.061739335912874	14.112254752612216	1586465
1586817	EDA	slackprobe: a flexible and efficient in situ timing slack monitoring methodology	2014	-5.4592679154459605	13.455909181118338	1586844
1587114	EDA	nonvolatile memory design based on ferroelectric fets	2016	-6.523236725747869	14.073360036533964	1587141
1589515	EDA	cam puzzle: a power model and function-based circuit segment method of content addressable memory	2010	-6.900014425263156	13.62601489200566	1589542
1589612	EDA	design considerations for memristive crossbar physical unclonable functions	2017	-5.416720263078664	14.95006672429522	1589639
1589694	EDA	a high performance, low area overhead carry lookahead adder	2004	-6.933662181370642	13.379296381382568	1589721
1589831	Theory	an accurate probabilistic reliability model for silicon pufs	2013	-5.404914991204191	14.971985248959522	1589858
1590125	EDA	robustness comparison of dg finfets with symmetric, asymmetric, tied and independent gate options with circuit co-design for ultra low power subthreshold logic	2010	-6.833059996188696	13.818885129309356	1590152
1590329	EDA	variability mitigation using correction function technique	2013	-5.6177620395248375	13.447848485838401	1590356
1591027	EDA	exploiting ferroelectric fets for low-power non-volatile logic-in-memory circuits	2016	-5.9713483904939855	14.029120017209046	1591054
1592757	EDA	an investigation of the potential of mos transistor memories	1966	-6.080630230426342	13.466450687768473	1592784
1594772	EDA	power, performance and area prediction of 3d ics during early stage design exploration in 45nm	2011	-6.1394290625150925	13.225841036942734	1594799
1595101	EDA	asynchronous-logic qdi quad-rail sense-amplifier half-buffer approach for noc router design	2018	-6.838480742663312	13.812750485071614	1595128
1595198	EDA	analysis of system-level reliability factors and implications on real-time monitoring methods for oxide breakdown device failures	2008	-5.711737044733128	13.243639486003639	1595225
1595553	Arch	a study on nbti-induced delay degradation considering stress frequency dependence	2018	-6.188088350328603	13.303865623085386	1595580
1597101	EDA	noise-aware split-path domino logic and its clock delaying scheme	2007	-6.99072330808658	13.812492642787484	1597128
1597373	HPC	approximate memristive in-memory computing	2017	-5.540636889496215	13.786940424687947	1597400
1597575	EDA	a negative-resistance sense amplifier for low-voltage operating stt-mram	2015	-6.784155006066482	14.149477756987448	1597602
1597655	Arch	leakage power analysis and reduction for nanoscale circuits	2006	-6.134313173085602	13.398245732611706	1597682
1597957	EDA	system-level assessment and area evaluation of spin wave logic circuits	2014	-5.308360102260355	13.551580900550265	1597984
1598237	Arch	an independent dual gate soi finfet soft-error resilient memory cell	2014	-6.3080144593562295	13.814770280679927	1598264
1599678	Arch	leakage- and variability-conscious circuit designs for the 0.5-v nanoscale cmos era	2009	-5.8580067235969375	13.878783501932983	1599705
1600642	Logic	dual-rail transition logic: a logic style for counteracting power analysis attacks	2009	-5.6725627774560206	15.040748595456929	1600669
1603688	Arch	postsilicon voltage guard-band reduction in a 22 nm graphics execution core using adaptive voltage scaling and dynamic power gating	2017	-6.6148600199424425	14.09798397347584	1603715
1603826	EDA	design methodology for thin-film transistor based pseudo-cmos logic array with multi-layer interconnect architecture	2017	-5.6760130898894205	13.35620227752137	1603853
1604220	EDA	a very compact hardware implementation of the misty1 block cipher	2008	-6.981284892067651	14.935441186167312	1604247
1605610	EDA	multiple-cell-upset tolerant 6t sram using nmos-centered cell layout	2013	-6.634719472353842	14.063385127751136	1605637
1605754	EDA	a study on buffer distribution for rram-based fpga routing structures	2015	-6.400899396139264	13.814448587249545	1605781
1607129	HPC	a 2t1c embedded dram macro with no boosted supplies featuring a 7t sram based repair and a cell storage monitor	2012	-6.796722353198208	14.239560397758664	1607156
1607160	EDA	a 256-kb 9t near-threshold sram with 1k cells per bitline and enhanced write and read operations	2015	-6.7629660136840455	14.179590111916315	1607187
1607163	Arch	embedded eeprom speed optimization using system power supply resources	2004	-6.767477178735003	14.039456615686134	1607190
1607200	EDA	complexity-theoretic obstacles to achieving energy savings with near-threshold computing	2014	-5.850327612349626	13.73713649083222	1607227
1607779	Arch	design of low-leakage multi-port sram for register file in graphics processing unit	2014	-6.81131475141539	14.048636076936646	1607806
1608148	EDA	a new fault injection method for evaluation of combining seu and set effects on circuit reliability	2014	-5.92378597587504	13.224130175410785	1608175
1608403	EDA	mtj-based implication logic gates and circuit architecture for large-scale spintronic stateful logic systems	2012	-6.156730686776262	13.556518411078086	1608430
1609487	EDA	a ultra-low-power fpga based on monolithically integrated rrams	2015	-6.246687172791921	13.79424274341424	1609514
1610223	EDA	alternatives in designing level-restoring buffers for interconnection networks in field-programmable gate arrays	2007	-6.941764636573446	13.624813730473681	1610250
1610287	Arch	an analytical approach for memristive nanoarchitectures	2012	-5.887389474701849	13.705287134574695	1610314
1610478	Arch	tunneling field effect transistors for enhancing energy efficiency and hardware security of iot platforms: challenges and opportunities	2018	-5.6421823065824475	13.975478783108256	1610505
1610491	EDA	a low dynamic power and low leakage power 90-nm cmos square-root circuit	2006	-7.0738240558562095	13.736445556803027	1610518
1610687	Arch	multi-parameter power minimization of synthesized datapaths	2004	-5.953308024037104	13.610466272056993	1610714
1610817	EDA	high performance low power dual edge triggered static d flip-flop	2013	-6.829952712463316	13.710330573600242	1610844
1611004	EDA	a low-power subthreshold-to-superthreshold level-shifter for sub-0.5v embedded resistive ram (reram) macro in ultra low-voltage chips	2014	-6.7352093138273705	14.12609251099998	1611031
1611077	Arch	normal and reverse temperature dependence in variation-tolerant nanoscale systems with high-k dielectrics and metal gates	2008	-6.0742767076014825	13.574804527959301	1611104
1611782	EDA	memory performance prediction for high-performance microprocessors at deep submicrometer technologies	2006	-6.273635306257359	13.395120508081567	1611809
1612075	EDA	reduced voltage scaling in clock distribution networks	2009	-6.875233566000974	13.979813320358224	1612102
1612264	EDA	a cross-layer design exploration of charge-recycled power-delivery in many-layer 3d-ic	2015	-5.764920516847073	13.544368469824365	1612291
1612611	EDA	analysis and modeling of internal state variables for dynamic effects of nonvolatile memory devices	2012	-5.880059758702978	13.504949829959754	1612638
1612841	Arch	a memory controller that reduces latency of cached sdram	2005	-6.433549335962992	14.0520641929691	1612868
1612991	EDA	a scalable modeling technique to estimate dynamic thermal design power of datapath intensive designs	2007	-5.4525168374296085	13.466882085163073	1613018
1613675	Arch	adjustable supply voltages and refresh cycle for process variations, temperature changes, and device degradation adaptation in 1t1c embedded dram	2011	-5.9801940981571216	13.927465736651785	1613702
1614456	EDA	optimal design of macrocells for low power and high speed	1996	-5.787476687293488	13.631276072067509	1614483
1614485	EDA	comparative analysis of nbti effects on low power and high performance flip-flops	2008	-5.780240915538343	13.549941832063682	1614512
1615289	EDA	thermal-aware testing of network-on-chip using multiple-frequency clocking	2006	-5.951184357188343	13.306605405942545	1615316
1615804	EDA	leakage current reduction using subthreshold source-coupled logic	2009	-6.6427706721285364	13.610336585420846	1615831
1616425	EDA	physical design aware comparison of flip-flops for high-speed energy-efficient vlsi circuits	2010	-6.641209980533183	13.251521141834438	1616452
1616854	EDA	a channel-sharable built-in self-test scheme for multi-channel drams	2018	-6.210795793158533	14.084688971597615	1616881
1618945	EDA	soi technology for the ghz era	2002	-5.384754835008372	13.985708253049006	1618972
1619484	Arch	adaptive design for nanometer technology	2009	-5.652623338315352	13.586917215107222	1619511
1619612	EDA	a single-cycle-access 128-entry fully associative tlb for multi-core multi-threaded server-on-a-chip	2007	-6.200720299089483	14.032941976225882	1619639
1619738	EDA	rethinking memory redundancy: optimal bit cell repair for maximum-information storage	2011	-6.279354270550058	14.012077306538837	1619765
1620078	Arch	large memristor crossbars for analog computing	2018	-6.068181613794155	13.54458176534169	1620105
1620781	EDA	variation-aware adaptive voltage scaling system	2007	-6.3043605317221125	13.762440559308006	1620808
1621715	EDA	weighted area technique for electromechanically enabled logic computation with cantilever-based nems switches	2012	-6.964951778850603	13.487636291163962	1621742
1622368	Logic	regulation of uniformly k-limited t0l systems	1994	-7.178471009645338	13.328399378151893	1622395
1623754	EDA	a 4-kb low-power sram design with negative word-line scheme	2007	-6.793228720429582	14.119107616731956	1623781
1623992	EDA	an ultra-low-power 9t sram cell based on threshold voltage techniques	2016	-6.617017502128371	14.013177824181474	1624019
1624971	EDA	modeling and design of a nanoscale memory cell for hardening to a single event with multiple node upset	2011	-6.237632930664039	13.824704051155539	1624998
1625797	Arch	a novel design of a dual functionality read-write driver for sram	2016	-6.367358401474206	14.12764662520534	1625824
1627019	EDA	a novel design of low power double edge-triggered flip-flop	2012	-7.053597114320702	13.62644333045934	1627046
1627313	EDA	layout-driven robustness analysis for misaligned carbon nanotubes in cntfet-based standard cells	2012	-5.8071256940506295	13.314797661672436	1627340
1627633	EDA	design techniques to improve the device write margin for mram-based cache memory	2011	-5.678822107942161	14.10233557710813	1627660
1628006	Arch	logic architecture and vdd selection for reducing the impact of intra-die random vt variations on timing	2010	-6.52531343277048	13.80119859451899	1628033
1628184	EDA	ultra-low power circuits using graphene p-n junctions and adiabatic computing	2015	-6.575684072761419	13.659530251032214	1628211
1628282	Arch	a three-level toggle-avoid bus signaling scheme	2005	-6.844982819170479	13.256164255950994	1628309
1628716	Arch	from transistors to nems: highly efficient power-gating of cmos circuits	2012	-6.4978075069788215	14.056874500800642	1628743
1628772	EDA	logical effort based design exploration of 64-bit adders using a mixed dynamic-cmos/threshold-logic approach	2004	-7.228280875313	13.33042578096151	1628799
1629155	EDA	mobile communications: demands on vlsi technology, design and cad	1996	-6.279156054452912	13.531415509729035	1629182
1629208	Arch	impact of the rt-level architecture on the power performance of tunnel transistor circuits	2018	-6.318616030923494	13.723222002456794	1629235
1629214	Arch	exploring emerging cnfet for efficient last level cache design	2019	-6.029073769290923	14.147247776122446	1629241
1629653	Arch	a ferroelectric nonvolatile processor with 46 $\mu $ s system-level wake-up time and 14 $\mu $ s sleep time for energy harvesting applications	2017	-5.939983942989911	14.086318073064106	1629680
1629942	EDA	efficient computation of discharge current upper bounds for clustered sleep transistor sizing	2007	-6.2489657348862	13.307487779650753	1629969
1630179	EDA	improving the security of dual-rail circuits	2004	-6.200148740885607	14.589704414144519	1630206
1630387	EDA	integrated modeling of self-heating of confined geometry (finfet, nwfet, and nshfet) transistors and its implications for the reliability of sub-20 nm modern integrated circuits	2018	-5.475542494361759	13.233393876590883	1630414
1630692	EDA	accurate power and latency analysis of a through-silicon via(tsv)	2018	-5.64469246054318	13.689997246888636	1630719
1630775	EDA	write assist scheme to enhance sram cell reliability using voltage sensing technique	2016	-6.138908000170604	13.695658149658355	1630802
1630976	EDA	low-power and high-speed dram readout scheme	2013	-6.75242203118296	14.26072665788382	1631003
1631271	EDA	experimental study on body-biasing layout style-- negligible area overhead enables sufficient speed controllability --	2008	-6.617150044895737	13.323951950362401	1631298
1631409	Arch	design automation methodology of a critical path monitor for adaptive voltage controls	2018	-6.3930530109872095	13.853016703752436	1631436
1631649	Arch	variable-latency adder (vl-adder): new arithmetic circuit design practice to overcome nbti	2007	-5.945789184711013	13.328654032699482	1631676
1631894	EDA	impacts of nbti/pbti on timing control circuits and degradation tolerant design in nanoscale cmos sram	2011	-6.112625011546888	13.790986614229448	1631921
1632303	EDA	a novel methodology to reduce leakage power in cmos complementary circuits	2006	-6.612626232178459	13.836133756012835	1632330
1632546	EDA	lisochin: an nbti degradation monitoring sensor for reliable cmos circuits	2017	-5.9902966667601545	13.578644116724528	1632573
1632595	EDA	standard cell library based layout characterization and power analysis for 10nm gate-all-around (gaa) transistors	2016	-6.403203802837376	13.400647898765836	1632622
1633306	Arch	skewed repeater bus: a low-power scheme for on-chip buses	2008	-6.757461182209765	13.866423554719136	1633333
1633405	OS	comprehensive comparison of 3d-tsv integrated solid-state drives (ssds) with storage class memory and nand flash memory	2015	-6.359910030608794	14.384423221057974	1633432
1633913	Mobile	corner-aware dynamic gate voltage scheme to achieve high read yield in stt-ram	2016	-6.293605465416615	13.898514099393473	1633940
1633927	EDA	power-gating aware floorplanning	2007	-6.285432040932134	13.265952706120501	1633954
1634647	Arch	a nearest neighbor architecture to overcome dephasing	2013	-7.194277422107887	13.246326750604698	1634674
1635868	Arch	pipeline design in spintronic circuits	2014	-6.977916858623731	14.059934428282473	1635895
1636215	EDA	transient model with interchangeability for dual-gate ambipolar cntfet logic design	2017	-6.570996124034036	13.592814810958338	1636242
1636271	EDA	grok-lab: generating real on-chip knowledge for intra-cluster delays using timing extraction	2014	-6.322167894288856	13.541467419359007	1636298
1636426	EDA	error-resilient sequential cells with successive time borrowing for stochastic computing	2016	-6.5438696477483305	13.572416884669476	1636453
1636707	EDA	low-power circuit analysis and design based on heterojunction tunneling transistors (hetts)	2013	-6.6217777469484025	13.703419291418037	1636734
1638063	EDA	energy efficiency optimization for digital applications in 28nm utbb fdsoi technology	2015	-5.895913219793291	13.824412108588524	1638090
1638998	Arch	an stt-mram based strong puf	2016	-5.475189941105869	15.107133549656949	1639025
1639857	EDA	4t carry look ahead adder design using mifg	2010	-7.219541900450936	13.562685140689547	1639884
1640004	Arch	high speed array of oscillator-based truly binary random number generators	2004	-5.9673112000547865	15.114361794385292	1640031
1640171	Arch	glitch-conscious low-power design of arithmetic circuits	2004	-6.775610492099682	13.277503985142252	1640198
1640306	EDA	an integrated modeling paradigm of circuit reliability for 65nm cmos technology	2007	-5.911442004318954	13.350304993285327	1640333
1641101	EDA	design space exploration of thermal-aware many-core systems	2013	-5.918106829036102	13.280465023989644	1641128
1641484	EDA	compact mems modeling to design full adder in capacitive adiabatic logic	2018	-7.1172595381267305	13.690942614741413	1641511
1643991	EDA	read disturbance reduction technique for offset-canceling dual-stage sensing circuits in deep submicrometer stt-ram	2016	-6.614048838363089	14.00488066752289	1644018
1644248	EDA	a new asymmetric 6t sram cell with a write assist technique in 65nm cmos technology	2014	-6.755743933554119	14.13018181912787	1644275
1644475	EDA	phase calibrated ring oscillator puf design and implementation on fpgas	2017	-5.5310986692106665	15.039324506736119	1644502
1645049	EDA	managing variability for ultimate energy efficiency	2011	-5.579949654619927	13.565075674853134	1645076
1645071	EDA	multi-level analysis of non-functional properties	2014	-5.414687839356643	13.208200858729727	1645098
1645821	EDA	reducing interconnect delay uncertainty via hybrid polarity repeater insertion	2008	-7.0092642518634065	13.29083966419343	1645848
1646460	EDA	modelling delay degradation due to nbti in fpga look-up tables	2016	-5.780156050402424	13.669188126591617	1646487
1646906	EDA	leakage controlled read stable static random access memories	2008	-6.221615231568268	13.830242600616193	1646933
1647402	EDA	design of an embedded fully-depleted soi sram	2001	-6.429672255356207	14.045630563418488	1647429
1647412	EDA	on the combined impact of soft and medium gate oxide breakdown and process variability on the parametric figures of sram components	2006	-5.8846999708088665	13.489997006564842	1647439
1647550	EDA	circuit-aware device design methodology for nanometer technologies: a case study for low power sram design	2006	-6.53070705850257	13.471744747578068	1647577
1647966	EDA	a body-biasing of readout circuit for stt-ram with improved thermal reliability	2015	-5.924030012864506	13.900536833439384	1647993
1648416	EDA	improving puf security with regression-based distiller	2013	-5.495381267914773	14.91144246970764	1648443
1649252	Arch	a fast and energy-efficient stack	2004	-6.8014230021109245	13.875290348514516	1649279
1649601	EDA	a 120mm2 16gb 4-mlc nand flash memory with 43nm cmos technology	2008	-5.890807483228125	14.118068460648004	1649628
1649893	EDA	low-power, high-speed transceivers for network-on-chip communication	2009	-7.010777524107486	14.058363936208856	1649920
1650280	EDA	retractile clock-powered logic	1999	-6.782664319524965	13.607073814014669	1650307
1650344	EDA	lsi implementation of a low-power 4Ã4-bit array two-phase clocked adiabatic static cmos logic multiplier	2012	-7.055139003276725	14.393569033908406	1650371
1650558	HPC	voltage driven nondestructive self-reference sensing scheme of spin-transfer torque memory	2012	-6.38650735513566	14.076867435854375	1650585
1650738	Arch	a 64mbit mesochronous hybrid wave pipelined multibank dram macro	2000	-6.146090787506743	13.938729750445109	1650765
1651317	Vision	an area-efficient, low-vdd, highly reliable multi-cell antifuse system fully operative in drams	2011	-6.250694178250028	13.929974649076524	1651344
1651939	EDA	finfet sram design challenges	2014	-6.5890509693815815	13.833779423064685	1651966
1652558	EDA	a novel nondestructive read/write circuit for memristor-based memory arrays	2015	-6.329757154728192	13.946820589670669	1652585
1653397	EDA	pattern based runtime voltage emergency prediction: an instruction-aware block sparse compressed sensing approach	2017	-5.725075249572095	13.304920494319616	1653424
1653872	EDA	synthesis of dual-mode circuits through library design, gate sizing, and clock-tree optimization	2016	-6.911578997587696	13.47018644612483	1653899
1654071	EDA	energy efficient reconfigurable threshold logic circuit with spintronic devices	2017	-7.050919862832228	13.823509833809116	1654098
1654109	EDA	in-order pulsed charge recycling in off-chip data buses	2008	-6.832395050369447	14.038813867700734	1654136
1654704	Embedded	an ultra-low power asynchronous-logic in-situ self-adaptive vdd system for wireless sensor networks	2013	-5.540955084892849	13.98106302043559	1654731
1654983	EDA	a single ended 6t sram cell design for ultra-low-voltage applications	2008	-6.71555079706116	13.876246505890537	1655010
1655335	EDA	low-leakage and low-power implementation of high-speed logic gates	2009	-7.094869321498928	13.798960478262213	1655362
1655646	EDA	performance optimization in finfet-based circuit using tilos-like gate sizing	2016	-6.518260145753488	13.452627018494251	1655673
1655818	EDA	modeling of failure probability and statistical design of spin-torque transfer magnetic random access memory (stt mram) array for yield enhancement	2008	-5.5754549387921335	13.419904364191904	1655845
1656014	EDA	a body biasing method for charge recovery circuits: improving the energy efficiency and dpa-immunity	2010	-6.595182639178308	14.140202275448429	1656041
1656016	Arch	tapered-vth cmos buffer design for improved energy efficiency in deep nanometer technology	2011	-6.6008474616192245	13.927229346823252	1656043
1656110	Embedded	a 128gb 3b/cell nand flash design using 20nm planar-cell technology	2013	-6.299365864084889	13.847245224536724	1656137
1656114	EDA	system-level power optimization	2004	-6.878992936007337	13.508234902979352	1656141
1656861	EDA	a low-power and area-efficient 64-bit digital comparator	2016	-7.127348093868536	14.158886525269455	1656888
1657598	EDA	a sub-1v dual-threshold domino circuit using product-of-sum logic	2001	-7.049653915262983	13.949803786776426	1657625
1657800	EDA	output remapping technique for soft-error rate reduction in critical paths	2008	-5.518140470593257	13.677823583441276	1657827
1659207	Arch	failure analysis and test solutions for low-power srams	2011	-5.907121565663434	13.61474881404125	1659234
1659736	Arch	enabling resilient voltage-controlled meram using write assist techniques	2018	-6.038527582212662	13.70134494625078	1659763
1659978	EDA	comparative area and parasitics analysis in finfet and heterojunction vertical tfet standard cells	2016	-6.562089989554894	13.834663357915973	1660005
1660939	EDA	process variation tolerant sram array for ultra low voltage applications	2008	-6.651470200389106	14.080190261971007	1660966
1661299	EDA	all-carbon spin logic sensor for rram arrays	2018	-6.487103889940584	13.809055005303755	1661326
1661747	EDA	frequency-independent warning detection sequential for dynamic voltage and frequency scaling in asics	2014	-6.371251184039532	13.605946104653444	1661774
1661843	EDA	isc: reconfigurable scan-cell architecture for low power testing	2005	-6.722706073889487	13.262209152108813	1661870
1662132	EDA	non-volatile memory circuits for fims and tas writing techniques on magnetic tunnelling junctions	2012	-6.128885856845633	13.93134555648519	1662159
1662241	EDA	device/circuit/architecture co-design of reliable stt-mram	2015	-5.805090985358398	14.024952404023395	1662268
1663014	Arch	power-delivery network in 3d ics: monolithic 3d vs. skybridge 3d cmos	2017	-5.621188563834568	13.545164915422363	1663041
1663043	Mobile	three-dimensional 128 gb mlc vertical nand flash memory with 24-wl stacked layers and 50 mb/s high-speed programming	2015	-6.457476445597157	14.196446285168758	1663070
1663137	EDA	dynamic cmos-rectifying memristor multiplier architecture for power reduction	2016	-7.170085100162075	13.615349060604967	1663164
1663846	EDA	low power techniques applied to a 80c51 microcontroller for high temperature applications	2005	-5.979398526177473	13.689575913524802	1663873
1663902	EDA	performance comparison of 5 subthreshold cmos flip-flops under process-, voltage-, and temperature variations, based on netlists from layout	2014	-6.887417162587787	13.826214469029605	1663929
1664098	EDA	leakage power characteristics of dynamic circuits in nanometer cmos technologies	2006	-6.418421887128506	13.69534941981302	1664125
1665189	EDA	a 0.13 Âµm 8 mb logic-based cux siy o reram with self-adaptive operation for yield enhancement and power reduction	2013	-6.705958343424815	14.174435591470456	1665216
1666569	Networks	voltage-controlled nano-addressing for nanosystem communication	2010	-6.4603333834958665	13.791450556018415	1666596
1666771	EDA	achieving ultralow standby power with an efficient sccmos bias generator	2013	-6.762821265969769	14.08220058384816	1666798
1666789	EDA	cache array architecture optimization at deep submicron technologies	2004	-6.246226996862237	13.28365375262256	1666816
1667021	Arch	design solutions for the bulldozer 32nm soi 2-core processor module in an 8-core cpu	2011	-5.4113245313654135	14.075844750065887	1667048
1667100	EDA	a novel fast, low-power and high-performance xor-xnor cell	2016	-7.1643538326826395	13.91532305403792	1667127
1667243	EDA	digital embedded memory scheme using voltage scaling and body bias separation for low-power system	2017	-5.9905593167442275	13.443600515639188	1667270
1667419	EDA	xor gate based low-cost configurable ro puf	2017	-5.777093065869258	15.076463270252587	1667446
1667423	Arch	time-based sensing for reference-less and robust read in stt-mram memories	2018	-6.722558871402821	14.19800203161752	1667450
1667818	EDA	a 333mhz random cycle dram using the floating body cell	2005	-6.64744943805008	13.938533633044527	1667845
1668059	EDA	application and product-volume-specific customization of beol metal pitch	2018	-5.355960323309302	13.320396930197745	1668086
1668282	EDA	a hazard-free delay-insensitive 4-phase on-chip link using mvcm signaling	2009	-7.134933678261768	13.583109086854988	1668309
1668813	Arch	bist-assisted tuning scheme for minimizing io-channel power of tsv-based 3d drams	2014	-6.3100437821986075	13.923164725998982	1668840
1668932	HCI	energy study for 28 nm fully depleted silicon-on-insulator devices	2016	-5.799690273928679	13.567559935048076	1668959
1668944	EDA	a workload based lookup table for minimal power operation under supply and body bias control	2009	-6.601717846508732	13.776575790248437	1668971
1669266	EDA	design guidelines for high-speed transmission-gate latches: analysis and comparison	2008	-6.954021231344121	13.641927100407223	1669293
1669688	EDA	yield estimation and statistical design of memristor cross-point memory systems	2016	-5.800405151889528	13.726863348172062	1669715
1669980	EDA	managing reliability of integrated circuits: lifetime metering and design for healing	2016	-5.744937681865514	13.562671715304804	1670007
1670379	Arch	temporal and frequency characteristic analysis of margin-related failures caused by an intermittent nano-scale fracture of the solder ball in a bga package device	2017	-6.055226032047892	13.61715200733645	1670406
1670697	Arch	a low-power clock gating cell optimized for low-voltage operation in a 45-nm technology	2010	-6.7179109578905924	13.705697540303072	1670724
1670791	EDA	design of a new sense amplifier flip-flop with improved power-delay-product	2005	-7.092670181178972	13.687463094838936	1670818
1671224	EDA	student research poster: compiling boolean circuits to non-deterministic branching programs to be implemented by light switching circuits	2016	-6.185982579675688	13.25998350800448	1671251
1671279	EDA	spa - a secure amulet core for smartcard applications	2003	-5.550645915733863	15.02594765478544	1671306
1671286	EDA	synthesis of single/dual-rail mixed ptl/static logic for low-power applications	2004	-7.099810171686469	13.399439596842294	1671313
1672485	EDA	a disturb-free subthreshold 9t sram cell with improved performance and variation tolerance	2013	-6.752436580346745	14.141243466520926	1672512
1672559	HPC	order is power: selective packet interleaving for energy efficient networks-on-chip	2010	-7.024984687779424	13.68656286350261	1672586
1673019	Arch	leakage power evaluation of finfet-based fpga cluster under threshold voltage variation	2016	-6.581419215199372	13.641270348905337	1673046
1674012	EDA	mttf-balanced pipeline design	2013	-5.721434690272349	13.741422208396594	1674039
1674018	EDA	novel adaptive keeper lbl technique for low power and high performance register files	2011	-6.821245648080878	14.111027571065163	1674045
1674771	EDA	clock-delayed domino for dynamic circuit design	2000	-7.1501129758860325	13.217466556262815	1674798
1675087	EDA	eliminating speed penalty in ecc protected memories	2011	-5.6645892706882846	13.972672826383695	1675114
1675550	EDA	a sub-threshold fpga with low-swing dual-vdd interconnect in 90nm cmos	2010	-6.496037548701363	13.816707142628177	1675577
1675746	EDA	analysis and design of delay lines for dynamic voltage scaling applications	2016	-6.363363669108767	13.281858232713168	1675773
1675917	Arch	using clock-vdd to test and diagnose the power-switch in power-gating circuit	2007	-6.666558156451188	13.750938687830928	1675944
1676847	Arch	abstract: characterizing eeprom for usage as a ubiquitous puf source	2017	-5.507759504732666	14.987480680100994	1676874
1677006	EDA	a post-deployment ic trust evaluation architecture	2013	-5.305963248970389	14.9427486912265	1677033
1677904	EDA	design of a 1.7-ghz low-power delay-fault-testable 32-b alu in 180-nm cmos technology	2005	-6.7919262567479635	13.666696054314974	1677931
1681064	EDA	optimal body bias selection for leakage improvement and process compensation over different technology generations	2003	-6.5334459978196415	13.691288951457924	1681091
1681160	EDA	low leakage mask vertical control tcam for network router	2016	-6.745418964658578	13.925579089166865	1681187
1681705	EDA	a 4.6 ghz 162 mb sram design in 22 nm tri-gate cmos technology with integrated read and write assist circuitry	2013	-6.742477326897882	14.121668536810784	1681732
1682351	EDA	transistor sizing strategy for simultaneous energy-delay optimization in cmos buffers	2017	-6.773849458210062	13.450547038022385	1682378
1682493	Arch	a 128kb high density portless sram using hierarchical bitlines and thyristor sense amplifiers	2011	-6.961096103022334	14.132176308527171	1682520
1683610	EDA	low overhead warning flip-flop based on charge sharing for timing slack monitoring	2018	-6.167170983731537	13.9375116457323	1683637
1683734	EDA	design and benchmarking of ferroelectric fet based tcam	2017	-5.778426078495947	14.048849107961054	1683761
1685577	Crypto	low-swing current mode logic (lscml): a new logic style for secure and robust smart cards against power analysis attacks	2006	-6.185840025546592	14.881955521538494	1685604
1685585	EDA	a 65 nm standard cell library for ultra low-power applications	2015	-6.856526281375352	13.80909354538194	1685612
1685847	EDA	diameter optimization of nano-scale sinwt based sram cell	2015	-6.690167733808206	13.65103910794103	1685874
1686055	EDA	single event upset immune latch circuit design using c-element	2011	-5.997679156957026	13.659065238218096	1686082
1686073	EDA	implementing a 2-gbs 1024-bit Â½-rate low-density parity-check code decoder in three-dimensional integrated circuits	2007	-5.643379227808316	14.071712182983156	1686100
1686861	EDA	magnetic tunnel junctions for future memory and logic-in-memory applications	2014	-6.12003350326492	13.937230213222639	1686888
1688604	Arch	a high-density ternary content-addressable memory using single-electron transistors	2006	-6.669511786630863	13.693033754162554	1688631
1689050	EDA	multi-vth level conversion circuits for multi-vdd systems	2007	-6.996065118764856	13.72431706047868	1689077
1689061	EDA	asymmetric sizing: an effective design approach for sram cells against bti aging	2017	-5.878097565235239	13.580993804256913	1689088
1689176	EDA	efficient design of oscillator based physical unclonable functions on flash fpgas	2017	-5.3893185963886845	15.033569030576427	1689203
1689845	EDA	a gate sizing and transistor fingering strategy for subthreshold cmos circuits	2012	-7.0256461824821415	13.857538637402149	1689872
1689852	EDA	collaborative sensing of on-chip wire temperatures using interconnect based ring oscillators	2008	-5.953701056401008	13.6270035521831	1689879
1689971	EDA	a selective replacement method for timing-error-predicting flip-flops	2011	-5.366877475528463	13.784152228702665	1689998
1691524	EDA	clock distribution in clock domains with dual-edge-triggered flip-flops to improve energy-efficiency	2010	-6.808155048204595	13.353472152336993	1691551
1691902	EDA	statistical aging under dynamic voltage scaling: a logarithmic model approach	2012	-5.8194241296892155	13.432366727471091	1691929
1692290	Security	low-overhead implementation of a soft decision helper data algorithm for sram pufs	2009	-5.685475505181218	14.995256882934552	1692317
1692486	EDA	encoding-based minimization of inductive cross-talk for off-chip data transmission	2005	-7.013101260452251	13.36344169830996	1692513
1692496	Arch	variability analysis for sub-100nm pd/soi sense-amplifier	2008	-6.247463320538029	13.28270458167346	1692523
1692552	EDA	leakage power minimization of nanoscale cmos circuits via non-critical path transistor sizing	2006	-6.6433225148071315	13.331567997101775	1692579
1692677	Arch	a power efficient cache structure for embedded processors based on the dual cache structure	2000	-5.4485627222472	14.069189634112528	1692704
1692713	EDA	a doe-ilp assisted conjugate-gradient based power and stability optimization in high-k nano-cmos sram	2010	-6.491324569480583	13.29790566771543	1692740
1693245	EDA	dynamic voltage and frequency management for a low-power embedded microprocessor	2004	-7.174563202533749	14.430990704970872	1693272
1693932	Arch	effect of static power dissipation in burn-in environment on yield of vlsi	2002	-6.023994677853676	13.469558502560186	1693959
1694452	Arch	soi for asynchronous dynamic circuits	2001	-6.817489213461966	14.129176323121595	1694479
1695747	EDA	a novel efficient reversible full adder-subtractor in qca nanotechnology	2016	-6.309024123349843	13.638851079261801	1695774
1696715	EDA	a novel design of high-speed divide-by-3/4 counter for a dual-modulus prescaler	2006	-7.011073477807285	13.777156828339914	1696742
1697481	EDA	charge recycling for power reduction in fpga interconnect	2013	-6.6643461638461785	13.353454854295864	1697508
1698005	EDA	cooperative cache system: a low power cache system for embedded processors	2007	-5.441125670020679	14.042739605255573	1698032
1700364	Arch	a double-edge implicit-pulsed level convert flip-flop	2004	-6.736836289702612	13.683550291370592	1700391
1700617	EDA	design of temperature-aware low-voltage 8t sram in soi technology for high-temperature operation (25 %câ300 %c)	2017	-6.812361135649008	14.207721667531944	1700644
1700700	EDA	on the reliability of ultra low voltage circuits built from minority-3 gates	2011	-6.626165547358101	13.311379817179544	1700727
1700794	EDA	a 7t/14t dependable sram and its array structure to avoid half selection	2009	-6.581385391378218	14.111117377733748	1700821
1700935	EDA	physical synthesis onto a sea-of-tiles with double-gate silicon nanowire transistors	2012	-6.58674487362809	13.326741249496902	1700962
1701095	EDA	gate sizing and replication to minimize the effects of virtual ground parasitic resistances in mtcmos designs	2006	-6.701705197791406	13.705598789986231	1701122
1701527	EDA	a changing-reference parasitic-matching sensing circuit for 3-d vertical rram	2018	-6.3935379622782085	14.01637137677311	1701554
1702057	EDA	static noise margin analysis of sub-threshold sram cells in deep sub-micron technology	2005	-6.45092165137456	13.542268111622054	1702084
1702391	EDA	power aware and delay efficient hybrid cmos full-adder for ultra deep submicron technology	2013	-7.018966727495124	13.792126537324613	1702418
1702395	EDA	low power multipliers using enhenced row bypassing schemes	2007	-7.025011815324746	13.823882454307125	1702422
1702912	Arch	memristors-based ternary content addressable memory (mtcam)	2014	-6.922141192554427	14.012840745706885	1702939
1702976	Arch	low-voltage embedded rams - current status and future trends	2004	-5.81337841205825	13.819651011413102	1703003
1703053	Arch	improved asynchronous-logic dual-rail sense amplifier-based pass transistor logic with high speed and low power operation	2011	-7.164651146075869	13.745417056071027	1703080
1705536	EDA	aging-temperature-and-propagation induced pulse-broadening aware soft error rate estimation for nano-scale cmos	2018	-6.101697493509968	13.263016880632488	1705563
1705682	EDA	leakage-proof domino circuit design for deep sub-100 nm technologies	2004	-6.8153928591793465	14.018321117372837	1705709
1705995	EDA	modeling and circuit synthesis for independently controlled double gate finfet devices	2007	-6.477064961057893	13.544456109066243	1706022
1706441	EDA	design paradigm for robust spin-torque transfer magnetic ram (stt mram) from circuit/architecture perspective	2009	-5.36692013957108	13.943799316394205	1706468
1706595	EDA	distributed data-retention power gating techniques for column and row co-controlled embedded sram	2005	-6.924833943982817	13.844657365528775	1706622
1707154	Arch	a 1 ghz hardware loop-accelerator with razor-based dynamic adaptation for energy-efficient operation	2014	-5.6527987844734415	13.920569483666627	1707181
1707523	Theory	on the entropy of oscillator-based true random number generators under ionizing radiation	2018	-5.5961596131992355	15.089894907992285	1707550
1707619	Arch	dynamic standby prediction for leakage tolerant microprocessor functional units	2006	-6.2962122050153395	13.759700200525739	1707646
1708423	EDA	nbti-aware power gating design	2011	-6.451406233784223	13.82795229069769	1708450
1708818	EDA	the implementation of low-power cam with fully adiabatic driving for large node capacitances	2009	-7.01778451040743	14.005210076842248	1708845
1710042	EDA	a novel adaptive design methodology for minimum leakage power considering pvt variations on nanoscale vlsi systems	2009	-6.766164032682985	13.678434625339214	1710069
1711122	EDA	ultra low power circuits design based on iii-v group heterojunction tunnel field effect transistor	2015	-6.6278997171277485	13.788533516303925	1711149
1711312	Arch	advanced encryption system with dynamic pipeline reconfiguration for minimum energy operation	2015	-7.040036581697597	13.995787722287181	1711339
1711631	EDA	implementation of time-aware sensing technique for multilevel phase change memory cell	2016	-6.2092165725331565	14.01338901433091	1711658
1711707	Arch	ram-based micro-architecture for a high-throughput interconnection network	2015	-7.069804912806097	13.51802106140852	1711734
1712166	EDA	adaptive tuning of photonic devices in a photonic noc through dynamic workload allocation	2017	-5.881173311863723	13.819639758498235	1712193
1712885	Theory	implementation of low-voltage static ram with enhanced data stability and circuit speed	2009	-6.758402058903687	14.183245500857911	1712912
1713838	EDA	offset-canceling current-sampling sense amplifier for resistive nonvolatile memory in 65 nm cmos	2017	-6.758292581214732	14.162300558204224	1713865
1714825	Security	efficient attack on non-linear current mirror puf with genetic algorithm	2016	-5.511614027577349	15.110920532106114	1714852
1714877	EDA	circuit and architectural co-design for reliable adder cells with steep slope tunnel transistors for energy efficient computing	2016	-6.558746793613602	13.809405311983427	1714904
1715626	Arch	leakage-conscious architecture-level power estimation for partitioned and power-gated sram arrays	2007	-6.009242985477566	13.69220534479893	1715653
1716755	EDA	implementation of a decoupling based power analysis attack countermeasure	2016	-5.882055367484106	15.047543575663715	1716782
1717268	EDA	defect mapping and adaptive configuration of nanoelectronic circuits based on a cnt crossbar nano-architecture	2009	-5.670182168822054	13.2110925200856	1717295
1718020	Security	cryptographic hardware and embedded systems â ches 2014	2014	-5.400467618671094	15.051878228557124	1718047
1718241	EDA	single-ended schmitt-trigger-based robust low-power sram cell	2016	-6.595005644133215	13.973814208415654	1718268
1718364	EDA	process technology and design parameter impact on sram bit-cell sleep effectiveness	2010	-6.3379616652919495	13.856210574402521	1718391
1719666	EDA	a shift register for depletion-mode oxide tfts with very low power consumption	2013	-6.832425441245822	14.101747067342995	1719693
1719768	EDA	a thin-film, a-igzo, 128b sram and lprom matrix with integrated periphery on flexible foil	2017	-6.8228930869749655	14.255802130755693	1719795
1720690	EDA	pulse generation for on-chip data transmission	2009	-6.485541724272463	13.476115472293124	1720717
1720854	EDA	online monitoring of nbti and hcd in beta-multiplier circuits	2016	-5.902936381457878	13.438128343141608	1720881
1720968	Arch	60% cycle time acceleration, 55% energy reduction, 32kbit sram by auto-selective boost (asb) scheme for slow memory cells in random variations	2012	-6.703316598265891	14.095470542141749	1720995
1721104	EDA	fpga power reduction using configurable dual-vdd	2004	-6.468350357531235	13.629862230899727	1721131
1721356	EDA	circuit techniques for dynamic variation tolerance	2009	-5.5210938931053795	13.709593046731715	1721383
1722866	Visualization	radiation-hard field-programmable gate arrays configuration technique using silicon on sapphire	2014	-5.731418133075046	13.771801906341086	1722893
1722937	Arch	low-power heterogeneous graphene nanoribbon-cmos multistate volatile memory circuit	2015	-5.971477803059863	14.055853227964985	1722964
1723522	EDA	low power motion estimator architecture with leakage power reduction in deep sub-micron soc	2004	-6.796272494426299	13.95926308083627	1723549
1723926	Security	exploiting dram latency variations for generating true random numbers	2018	-5.4448094918454135	14.985555566935231	1723953
1724457	HCI	comparative study and analysis of short channel effects for 180nm and 45nm transistors	2012	-5.822736778729353	13.653875330738986	1724484
1725052	EDA	250mvâ950mv 1.1tbps/w double-affine mapped sbox based composite-field sms4 encrypt/decrypt accelerator in 14nm tri-gate cmos	2016	-7.082653743662321	14.415375574365234	1725079
1725320	HPC	road to high-performance 3d ics: performance optimization methodologies for monolithic 3d ics	2018	-5.536634737858133	13.603385117503436	1725347
1725568	Arch	analysis of super cut-off transistors for ultralow power digital logic circuits	2006	-6.865096585724996	13.559535855678186	1725595
1726078	EDA	a systematic study of gate dielectric tddb in finfet technology	2018	-6.108818435720531	13.419086062751468	1726105
1726866	Arch	using configurable bit-width voters to mask multiple errors in integrated circuits	2015	-5.671160369761866	14.893316856911884	1726893
1727173	Arch	high-speed, interlaced write and read-only operation of a plated-wire memory system	1968	-6.381752186293659	14.132543666984185	1727200
1727264	Arch	droop mitigating last level cache architecture for sttram	2017	-6.38735880511186	14.281534036543428	1727291
1728287	EDA	temporal redundancy based encoding technique for peak power and delay reduction of on-chip buses	2006	-6.7813653647544925	13.47577309926849	1728314
1728976	EDA	monolithically stackable hybrid fpga	2010	-6.137011348857339	13.486794016936992	1729003
1729241	EDA	designing guardbands for instantaneous aging effects	2016	-5.7443344370124505	13.47162858179692	1729268
1729248	EDA	a new paradigm for low-power, variation-tolerant circuit synthesis using critical path isolation	2006	-6.120000289094597	13.507372779687671	1729275
1729260	EDA	an 8mb multi-layered cross-point reram macro with 443mb/s write throughput	2012	-6.870127233968004	14.118985883480168	1729287
1729664	EDA	in-situ transistor reliability measurements through nanoprobing	2018	-5.850918857290665	13.244484787195068	1729691
1731897	EDA	a 0.13/spl mu/m 2.125mb 23.5ns embedded flash with 2gb/s read throughput for automotive microcontrollers	2007	-6.189845010037455	13.972507358920451	1731924
1732309	Arch	analysis and optimization of thermal effect on stt-ram based 3-d stacked cache design	2012	-6.123053304851598	14.273823796455295	1732336
1733653	Mobile	a 128-bit chip identification generating scheme exploiting load transistors' variation in sram bitcells	2012	-5.741931408623038	14.799295924259877	1733680
1734352	EDA	effect of regularity-enhanced layout on variability and circuit performance of standard cells	2010	-6.364979546383673	13.48235713971628	1734379
1734364	Arch	variation-tolerance of a 65-nm error-hardened dual-modular-redundancy flip-flop measured by shift-register-based monitor structures	2011	-6.042295132051558	13.333421128354633	1734391
1735668	Arch	sub-threshold custom standard cell library validation	2014	-6.34047816440816	13.77543416462666	1735695
1735707	EDA	reversible fault-tolerant logic	2005	-5.314870293536822	13.69514724234378	1735734
1735829	EDA	combined analysis of supply voltage and body-bias voltage for energy management	2018	-6.049300405628602	13.486093583463493	1735856
1735906	EDA	on the design of low power 1-bit full adder cell	2009	-7.183349661355831	13.799870984314115	1735933
1736367	EDA	performance-driven crosstalk elimination at postcompiler levelâthe case of low-crosstalk op-code assignment	2007	-5.895428370477497	14.03685617342903	1736394
1736845	EDA	robust activating timing for sram sa with replica cell voltage boosted circuit	2016	-6.6981091300291595	13.953649305573785	1736872
1736856	EDA	variability compensation for full-swing against low-swing on-chip communication	2011	-5.747585334620816	13.30372498039745	1736883
1737345	EDA	17.5 a 3t1r nonvolatile tcam using mlc reram with sub-1ns search time	2015	-6.85588907075415	14.223881570729494	1737372
1737637	EDA	two-phase clocking and a new latch design for low-power portable applications	2005	-6.807304540071424	13.703408696805214	1737664
1738548	Arch	leakage power characterization considering process variations	2006	-6.203566571173991	13.254420332099054	1738575
1738639	Arch	a 409 gops/w adaptive and resilient domino register file in 22 nm tri-gate cmos featuring in-situ timing margin and error detection for tolerance to within-die variation, voltage droop, temperature and aging	2016	-5.91011578358662	14.060437556344654	1738666
1738708	EDA	a 6-bit drift-resilient readout scheme for multi-level phase-change memory	2014	-6.485502696377183	14.146355114486784	1738735
1739386	Arch	an 8-core mips-compatible processor in 32/28 nm bulk cmos	2014	-5.777814614656358	14.021754181454325	1739413
1739580	Arch	heatwatch: improving 3d nand flash memory device reliability by exploiting self-recovery and temperature awareness	2018	-5.4764254571436535	14.395038920644277	1739607
1739856	EDA	radiation hardening design for spin-orbit torque magnetic random access memory	2018	-6.188650686559368	13.872147454462125	1739883
1739949	EDA	hybrid dual-threshold design techniques for high-performance processors with low-power features	1997	-6.49413923324383	13.803108564109245	1739976
1740018	Arch	a 130 mv sram with expanded write and read margins for subthreshold applications	2011	-6.663383389132192	14.117063420420251	1740045
1740024	Robotics	delay uncertainty in single- and multi-wall carbon nanotube interconnects	2012	-6.576488436053031	13.668129871264709	1740051
1740308	EDA	impacts of external magnetic field and high temperature disturbance on mram reliability based on fpga test platform	2015	-6.0092746036789055	13.930665718068134	1740335
1740788	EDA	hardware trojans in 3-d ics due to nbti effects and countermeasure	2017	-5.486149691827348	13.52044567648466	1740815
1740923	EDA	ultra-low power electronics with si/ge tunnel fet	2014	-5.961756316079082	13.778055300266635	1740950
1741627	EDA	an energy-efficient quaternary serial adder for nanoelectronics	2018	-7.055074687076191	13.653983000122981	1741654
1742569	Arch	0.6 v operation, 16 % faster set/reset reram boost converter with adaptive buffer voltage for reram and nand flash hybrid solid-state drives	2017	-6.815086054871108	14.211037702009866	1742596
1742888	Arch	a 1.2v 6.4ghz 181ps 64-bit cd domino adder with dll measurement technique	2011	-7.099120884257925	13.50758748145188	1742915
1742990	EDA	a 45nm cmos 0.35v-optimized standard cell library for ultra-low power applications	2009	-6.6468360349675395	13.968432906227367	1743017
1743009	EDA	16kb hybrid tfet/cmos reconfigurable cam/sram array based on 9t-tfet bitcell	2016	-6.712069409020398	14.056228868973848	1743036
1743107	Mobile	sleepwalker: a 25-mhz 0.4-v sub- $\hbox{mm}^{2}$ 7- $\mu\hbox{w/mhz}$ microcontroller in 65-nm lp/gp cmos for low-carbon wireless sensor nodes	2013	-6.232821675679919	14.09229767515095	1743134
1743477	EDA	shifted leakage power characteristics of dynamic circuits due to gate oxide tunneling	2005	-6.783415965438879	13.963600730866885	1743504
1743679	EDA	low-energy gals noc with fifo - monitoring dynamic voltage scaling	2011	-6.4239073394383075	14.017782503050359	1743706
1744249	Arch	a highly robust double node upset tolerant latch	2016	-5.426739006970471	13.695468553321724	1744276
1744864	EDA	exploiting dynamic timing margins in microprocessors for frequency-over-scaling with instruction-based clock adjustment	2015	-5.8519112513084295	13.724420789453767	1744891
1745679	EDA	latch offset cancellation sense amplifier for deep submicrometer stt-ram	2015	-6.670001501678955	14.079610340635394	1745706
1745702	Arch	architecture of reconfigurable-logic cell array with atom switch: cluster size & routing fabrics (abstract only)	2015	-6.584197007235874	14.073107858224509	1745729
1745834	EDA	reliability analysis of cmos inverter subjected to ac & dc nbti stresses	2014	-6.1142087599852815	13.580111635362982	1745861
1746517	EDA	current optimized coset coding for efficient rram programming	2018	-6.698222942564588	13.844504307404387	1746544
1747242	EDA	tmr-based logic-in-memory circuit for low-power vlsi	2005	-7.148184007480912	13.466311346572269	1747269
1748316	EDA	efficient fpgas using nanoelectromechanical relays	2010	-6.736541589192124	13.853391472800574	1748343
1748768	EDA	automatic place-and-route of emerging led-driven wires within a monolithically-integrated cmosâiii-v process	2017	-5.668862853653343	13.743893680483005	1748795
1748904	EDA	implementation of a low-power fpga based on synchronous/asynchronous hybrid architecture	2011	-7.063657477291504	13.668248514832733	1748931
1749670	EDA	duty cycle aware application design using fpgas	2004	-6.050776060318304	13.99567716089899	1749697
1750102	EDA	nand/nor gate polymorphism in low temperature environment	2012	-5.861528311466298	13.236230820841989	1750129
1750328	Arch	a power management unit with continuous co-locking of clock frequency and supply voltage for dynamic voltage and frequency scaling	2007	-6.080673557617441	14.091190990529444	1750355
1750761	Arch	a look-ahead active body-biasing scheme for soi-sram with dynamic vddm control	2009	-6.28928800679506	14.017773112281649	1750788
1750813	Arch	spintronic threshold logic array (stla) - a compact, low leakage, non-volatile gate array architecture	2012	-6.877655582175213	13.520665567668061	1750840
1751708	Arch	a 90 nm low-power successive approximation register for a/d conversions	2011	-6.979264840664017	13.63255607690772	1751735
1753669	EDA	cs-cmos: a low-noise logic family for mixed signal socs	2011	-7.176054721197928	13.69546644834646	1753696
1754100	EDA	novel vth hopping techniques for aggressive runtime leakage control	2010	-6.037540131378871	13.869494033597768	1754127
1754388	EDA	ambipolar independent double gate fet logic	2012	-6.90944575514521	13.367585961245222	1754415
1754445	EDA	a configurable 2-in-1 sram compiler with constant-negative-level write driver for low vmin in 16nm fin-fet cmos	2014	-6.574446859487775	14.079194127714956	1754472
1754724	EDA	quantification of figures of merit of 7t and 8t sram cells in subthreshold region and their comparison with the conventional 6t sram cell	2016	-6.227398379887946	13.42859496637702	1754751
1754929	EDA	roles of the gate length and width of the transistors in increasing the single event upset resistance of sram cells	2017	-6.606593294628521	13.703272273639865	1754956
1755041	EDA	statistical timing and power optimization of architecture and device for fpgas	2012	-6.250302712952247	13.33196822965497	1755068
1755051	EDA	timing error tolerance in nanometer ics	2010	-5.798150876050139	13.336692960316148	1755078
1755989	Arch	an enhanced topology for reliability of a high performance 3.3v i/o buffer in a single-well bulk cmos 1.8v-oxide low voltage process	2009	-6.6079707772094505	13.974952025235222	1756016
1756901	EDA	a new hybrid fpga with nanoscale clusters and cmos routing	2006	-6.093274999609855	13.520688461954085	1756928
1757665	EDA	comparative analysis of process variation impact on flip-flop power-performance	2007	-6.168615733506362	13.401539587137638	1757692
1757972	Arch	an all-digital edge racing true random number generator robust against pvt variations	2016	-6.1143299323002935	14.842790702254872	1757999
1758551	EDA	timing attack on nems relay based design of aes	2015	-5.4541903983738615	15.088148942130971	1758578
1759775	EDA	optimal termination of on-chip transmission-lines for high-speed signaling	2007	-6.591059254916545	13.225862626061337	1759802
1760067	EDA	evaluation of latch-based physical random number generator implementation on 40 nm asics	2016	-5.9386142376034226	15.034921823063094	1760094
1760105	EDA	leakage and aging optimization using transmission gate-based technique	2013	-6.210547362663242	13.688907619581745	1760132
1760142	EDA	a design method for 1-out-of-4 encoded low-power self-timed circuits using standard cell libraries	2008	-6.922245315250295	13.315268750415273	1760169
1760222	Robotics	low write energy stt-mram cell using 2t- hybrid tunnel fets exploiting the steep slope and ambipolar characteristics	2017	-6.3127135711522095	14.009114624445756	1760249
1760558	EDA	an experimental study of integrated dmos transistors with increased energy capability	2013	-6.181300508335168	13.916366193542723	1760585
1760892	Mobile	towards high-sensitive built-in current sensors enabling detection of radiation-induced soft errors	2017	-5.811913321959278	13.58161402929226	1760919
1761416	EDA	area efficient delay-insensitive and differential current sensing on-chip interconnect	2008	-7.041749908196253	13.951048414601527	1761443
1761417	EDA	comparative analysis of timing yield improvement under process variations of flip-flops circuits	2009	-6.2959882113924905	13.557774553350566	1761444
1762096	EDA	tunable sensors for process-aware voltage scaling	2012	-5.9936249332235185	13.350972507882044	1762123
1762203	EDA	low cost circuit level implementation of present-80 s-box	2017	-7.0491639306997325	14.808684600211961	1762230
1762828	EDA	a magnetic tunnel junction based zero standby leakage current retention flip-flop	2012	-6.06498829659274	13.964102894387866	1762855
1762978	EDA	a low power memory cell design for seu protection against radiation effects	2012	-6.083319604074356	13.921822288810695	1763005
1763356	EDA	preliminary performance analysis of flex power fpga, a power reconfigurable device with fine granularity	2004	-6.152409331662427	13.447616460087069	1763383
1763448	EDA	design and control methodology for fine grain power gating based on energy characterization and code profiling of microprocessors	2014	-5.942786220480069	13.977936817532171	1763475
1763652	EDA	design of latches and flip-flops using emerging tunneling devices	2016	-6.717320953893921	13.36232978465475	1763679
1764225	EDA	frequency driven repeater insertion for deep submicron	2004	-6.885746525487856	13.547118463561823	1764252
1764399	Arch	process variation aware cache leakage management	2006	-5.734050775793342	13.691209129829195	1764426
1764990	EDA	low-power single-phase clocked redundant-transition-free flip-flop design with conditional charging scheme	2017	-6.91545517396382	13.73428010427342	1765017
1765311	EDA	a 16gb 18gb/s/pin gddr6 dram with per-bit trainable single-ended dfe and pll-less clocking	2018	-6.847347565135085	14.090522549830869	1765338
1765313	ML	side-channel assisted modeling attacks on feed-forward arbiter pufs using silicon data	2015	-5.4244932485464	15.078184558949006	1765340
1765467	EDA	an offset-tolerant current-sampling-based sense amplifier for sub-100na-cell-current nonvolatile memory	2011	-6.547561788909737	14.223456334388418	1765494
1765640	Arch	design of an efficient power delivery network in an soc to enable dynamic power management	2007	-6.1147659297538315	13.833044080770007	1765667
1765967	Arch	tunable replica bits for dynamic variation tolerance in 8t sram arrays	2011	-6.3849482111941285	13.96079335765898	1765994
1766508	EDA	novel magnetic burn-in for retention and magnetic tolerance testing of sttram	2018	-6.120445771215682	13.804300680457091	1766535
1766988	EDA	randomized multitopology logic against differential power analysis	2015	-5.580146910034096	15.109430532034272	1767015
1768842	Arch	comprehensive reliability and aging analysis on srams within microprocessor systems	2015	-5.687588145603215	13.805274034386557	1768869
1769065	EDA	frequency and yield optimization using power gates in power-constrained designs	2009	-6.393929182607473	13.474231292864845	1769092
1769224	EDA	scan-puf: a low overhead physically unclonable function from scan chain power-up states	2013	-5.6221371417418435	15.040894668230571	1769251
1769787	EDA	die-to-die parasitic extraction targeting face-to-face bonded 3d ics	2015	-5.674868262293365	13.296077351660278	1769814
1770055	EDA	utilizing multi-bit connections to improve the area efficiency of unidirectional routing resources for routing multi-bit signals on fpgas	2012	-6.668172370909213	13.4885280241847	1770082
1770361	EDA	experimental validation of a two-phase clock scheme for fine-grained pipelined circuits based on monostable to bistable logic elements	2014	-6.958570594955448	13.50651532002084	1770388
1772874	Arch	platform-dependent, leakage-aware control of the driving current of embedded thermoelectric coolers	2013	-5.462244682686741	13.970949895583141	1772901
1773294	EDA	enabling simultaneously bi-directional tsv signaling for energy and area efficient 3d-ics	2016	-6.652310886560548	13.792089627539086	1773321
1773334	EDA	effectiveness of adaptive supply voltage and body bias as post-silicon variability compensation techniques for full-swing and low-swing on-chip communication channels	2009	-5.576521417336931	13.309963530636372	1773361
1774629	Arch	fast asynchronous shift register for bit-serial communication	2006	-7.2240472835823075	13.703333922741132	1774656
1775694	EDA	mixed multi-threshold differential cascode voltage switch (mt-dcvs) circuit styles and strategies for low power vlsi design	2001	-6.868031752328325	13.4795570808522	1775721
1776676	EDA	ultra low power magnetic flip-flop based on checkpointing/power gating and self-enable mechanisms	2014	-5.999273134410497	14.040213488345563	1776703
1776776	Arch	multi-step word-line control technology in hierarchical cell architecture for scaled-down high-density srams	2010	-6.807848970851091	14.13602832003016	1776803
1777080	EDA	unified p4 (power-performance-process-parasitic) fast optimization of a nano-cmos vco	2009	-6.686276491374708	13.381322116785435	1777107
1778101	EDA	a leakage current suppression technique for cascade sram array in 55 nm cmos technology	2014	-6.719670655147843	14.027132077022458	1778128
1778359	EDA	thermal distribution calculations for block level placement in embedded systems	2004	-5.605832383333281	13.368907000379533	1778386
1778603	Arch	asni: attenuated signature noise injection for low-overhead power side-channel attack immunity	2018	-5.658957697071093	15.119768935024915	1778630
1778679	Arch	novel 3d horizontal rram architecture with isolation cell structure for sneak current depression	2016	-6.3196650983773015	14.0976035461204	1778706
1779134	Arch	sub-crosspoint rram decoding for improved area efficiency	2014	-6.509224311676387	14.065605246279983	1779161
1779357	EDA	low power pre-comparison scheme for nor-type 10t content addressable memory	2006	-7.1004169350432615	14.032052092051506	1779384
1779706	EDA	a comparative study on the implementation of reversible binary coded decimal (bcd) adder performance on field programmable gate array (fpga)	2014	-6.8584194705552735	15.064091139379167	1779733
1780494	EDA	analysis of mixed puf-trng circuit based on sr-latches in fd-soi technology	2018	-6.1335462156676375	14.111433707004867	1780521
1781985	EDA	set and noise fault tolerant circuit design techniques: application to 7 nm finfet	2014	-5.682760596485717	13.269550083515714	1782012
1782870	EDA	17.1 a 10nm finfet 128mb sram with assist adjustment system for power, performance, and area optimization	2016	-6.53404270618138	14.056553052119543	1782897
1782985	EDA	nbti-aware design of integrated circuits: a hardware-based approach for increasing circuits' life time	2016	-5.712254368330108	13.314531013687711	1783012
1784594	Arch	on the potentials of finfets for asynchronous circuit design	2011	-6.712970642683201	13.419591940876195	1784621
1784634	EDA	varot: methodology for variation-tolerant dsp hardware design using post-silicon truncation of operand width	2011	-5.6737300869501714	13.5445491908489	1784661
1784650	EDA	a single-ended disturb-free 9t subthreshold sram with cross-point data-aware write word-line structure, negative bit-line, and adaptive read operation timing tracing	2012	-6.89050050935613	14.201540408359527	1784677
1786211	Arch	a 32 nm 0.58-fj/bit/search 1-ghz ternary content addressable memory compiler using silicon-aware early-predict late-correct sensing with embedded deep-trench capacitor noise mitigation	2013	-6.481576526624751	14.114083854071975	1786238
1786354	EDA	design of a family of sleep transistor cells for a clustered power-gating flow in 65nm technology	2007	-6.396683846693407	13.290916970208931	1786381
1787079	EDA	implementation of low power adder design and analysis based on power reduction technique	2008	-6.949258163042946	13.44865905107832	1787106
1787227	EDA	hardware-efficient common-feedback markov-random-field probabilistic-based noise-tolerant vlsi circuits	2014	-7.171669862127709	13.722919453813054	1787254
1788556	EDA	sram write-ability improvement with transient negative bit-line voltage	2011	-6.417858990775093	13.812588223309955	1788583
1789513	EDA	clustered voltage scaling design technique for low-power hashing unit	2017	-6.624604089832599	13.653082269637721	1789540
1789522	Security	on the effects of clock and power supply tampering on two microcontroller platforms	2014	-5.396664367528485	15.078926426643926	1789549
1789742	EDA	intermediate beol process influence on power and performance for 3dvlsi	2015	-6.339028603998796	13.532294704059849	1789769
1789990	Arch	node voltage dependent subthreshold leakage current characteristics of dynamic circuits	2004	-6.840432096946596	13.94512202114907	1790017
1790317	Arch	cal: exploring cost, accuracy, and latency in approximate and speculative adder design	2017	-6.329257523213277	13.446579281079618	1790344
1790812	Arch	low power dual matchline ternary content addressable memory	2004	-6.849064576017477	13.934149371115833	1790839
1791186	EDA	a low-power bus design using joint repeater insertion and coding	2005	-6.922652747362273	13.570440764722314	1791213
1791298	EDA	an 833mhz pseudo-two-port embedded dram for graphics applications	2008	-6.360055358670022	14.06154972979626	1791325
1791411	EDA	a control scheme for a 65nm 32Ã32b 4-read 2-write register file	2011	-6.796503753393747	13.982250896804716	1791438
1793417	Arch	nanoscale cmos circuit leakage power reduction by double-gate device	2004	-6.418916694439384	13.719282058373391	1793444
1794087	Arch	dynamic reference voltage sensing scheme for read margin improvement in stt-mrams	2018	-6.511284591311907	14.06532221423478	1794114
1794601	EDA	a 90 nm lut array for speed and yield enhancement by utilizing within-die delay variations	2007	-6.1491725247642375	13.20375601389059	1794628
1794998	Arch	bti analysis of sram write driver	2015	-6.3185228746295525	13.882970595582117	1795025
1795285	EDA	reliable low-overhead arbiter-based physical unclonable functions for resource-constrained iot devices	2017	-5.764031754293097	14.881905939362602	1795312
1795431	Arch	error detection and correction in microprocessor core and memory due to fast dynamic voltage droops	2011	-5.824283485593648	13.865055206058829	1795458
1796004	EDA	3d simulation and analysis of the radiation tolerance of voltage scaled digital circuit	2009	-6.079274947183565	13.466594075326553	1796031
1796015	HPC	design of an energy-efficient 2t-2mtj nonvolatile tcam based on a parallel-serial-combined search scheme	2014	-6.919460020486922	14.075497523789199	1796042
1796624	EDA	delay-balanced smart repeaters for on-chip global signaling	2007	-6.972353102260214	13.765409383400314	1796651
1797377	EDA	power-efficient fast write and hidden refresh of reram using an adc-based sense amplifier	2013	-6.626980769352324	14.094252164463894	1797404
1797523	EDA	a robust authentication methodology using physically unclonable functions in dram arrays	2015	-5.587674921101061	14.896556231466448	1797550
1797892	Arch	a low power phase-change random access memory using a data-comparison write scheme	2007	-6.422420097236937	13.578368205845928	1797919
1797902	EDA	full-swing local bitline sram architecture based on the 22-nm finfet technology for low-voltage operation	2016	-6.868984933620258	14.194898611024547	1797929
1798700	EDA	submicron bicmos technologies for supercomputer and high speed system implementation	1990	-6.433177307410087	14.118411457925776	1798727
1798882	EDA	clock-aware placement for fpgas	2007	-6.262171113138133	13.73697476842209	1798909
1799205	EDA	manufacturability of low power cmos technology solutions	1996	-5.383236876722329	13.459854494957463	1799232
1799568	Arch	level shifter design for voltage stacking	2017	-6.234246016714024	13.8347211969654	1799595
1799702	EDA	a novel column-decoupled 8t cell for low-power differential and domino-based sram design	2011	-6.7737387774351445	14.111952736970839	1799729
1800568	EDA	using adaptive circuits to mitigate process variations in a microprocessor design	2006	-5.317777372820104	13.36101666415879	1800595
1800905	EDA	high read stability and low leakage sram cell based on data/bitline decoupling	2006	-6.18605409236413	14.000223631058494	1800932
1801157	EDA	14.2 a physically unclonable function with ber <10â8 for robust chip authentication using oscillator collapse in 40nm cmos	2015	-5.465232112133528	15.07149996955666	1801184
1801349	EDA	a low power 6t-sram using negative bit-line for variability tolerance beyond 22nm node	2013	-6.271262060195148	13.663534296839744	1801376
1801768	EDA	power gating technique using finfet for minimization of sub-threshold leakage current	2014	-6.6425925353857185	13.756617211886935	1801795
1802891	Visualization	design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing	2010	-6.157017650414582	13.418852665701936	1802918
1803794	Arch	accuracy-performance tradeoffs on an fpga through overclocking	2013	-5.490459754628302	13.884539920868347	1803821
1804623	Arch	static energy reduction techniques for microprocessor caches	2001	-6.3341106362912365	14.17105154520753	1804650
1805457	EDA	fast simulation of hybrid cmos and stt-mtj circuits with identified internal state variables	2012	-5.924594678241423	13.481642078396945	1805484
1806018	Arch	var-tx: a variability-aware sram model for predicting the optimum architecture to achieve minimum access-time for yield enhancement in nano-scaled cmos	2012	-6.4577044353485045	13.22948520264731	1806045
1806086	Robotics	ultra low power-high stability, positive feedback controlled (pfc) 10t sram cell for look up table (lut) design	2018	-6.914768716822243	14.070606460139613	1806113
1806556	EDA	a novel variation-tolerant keeper architecture for high-performance low-power wide fan-in dynamic or gates	2010	-6.399476160474348	13.943197480540904	1806583
1807379	EDA	a timing-driven algorithm for leakage reduction in mtcmos fpgas	2007	-6.462050050009456	13.576752933030301	1807406
1809473	EDA	asynchronous current mode serial communication	2010	-7.16253116269992	13.781703211944876	1809500
1810194	HPC	practical nonvolatile multilevel-cell phase change memory	2013	-5.817490863466345	14.361058397457835	1810221
1811005	EDA	an asynchronous dual-rail multiplier based on energy-efficient stfb templates	2007	-7.212714137158786	13.815149539497412	1811032
1811759	Arch	a 280 mv-to-1.1 v 256b reconfigurable simd vector permutation engine with 2-dimensional shuffle in 22 nm tri-gate cmos	2013	-6.78797498149186	14.229860055823087	1811786
1812114	EDA	reducing power consumption with relaxed quasi delay-insensitive circuits	2009	-6.938868058853521	13.522285263690105	1812141
1812608	Arch	analyzing potential power reduction with adaptive voltage positioning optimized for multicore processors	2009	-5.941792701973659	14.093816015194607	1812635
1812946	Arch	a 12.4Î¼m2 133.4Î¼w 4.56mv/Â°c resolution digital on-chip thermal sensing circuit in 45nm cmos utilizing sub-threshold operation	2011	-5.934547519652623	13.870056714358215	1812973
1814329	EDA	a 170gb/s 16mb embedded dram with data-bus charge-recycling	2008	-5.631370392220718	14.048324091166227	1814356
1814939	Arch	6t cmos srams reliability monitoring through stability measurements	2017	-6.140265951096652	13.701482645778027	1814966
1815528	EDA	implementation of subthreshold adiabatic logic for ultralow-power application	2015	-7.159730398190888	13.724102091123127	1815555
1816470	EDA	design of a radiation hardened latch for low-power circuits	2014	-6.0145408473298785	13.63546040797414	1816497
1816549	EDA	threshold defined camouflaged gates in 65nm technology for reverse engineering protection	2018	-5.3625664439822405	14.873269358895946	1816576
1817072	EDA	lowpower design of multipliers using a full-adder isolation technique	2005	-6.6253108137572845	13.45876405393379	1817099
1817324	EDA	an adaptive fpga architecture with process variation compensation and reduced leakage	2006	-6.264401784850185	13.616122110121728	1817351
1817525	EDA	adaptive circuit design using independently biased back-gated double-gate mosfets	2012	-6.291551547069738	13.85403585812721	1817552
1817889	EDA	cogre: a novel compact logic cell architecture for area minimization	2012	-7.183254813356599	13.717692056798509	1817916
1817995	EDA	low-voltage limitations and challenges of memory-rich nano-scale cmos lsis	2007	-5.847815438534268	13.653398598320734	1818022
1818146	Visualization	low-cost dynamic compensation scheme for local clocks of next generation high performance microprocessors	2011	-5.356404247928324	13.499349511467356	1818173
1819456	EDA	independent n-well and p-well biasing for minimum leakage energy operation	2018	-6.7988074245377454	13.74227620180922	1819483
1819816	Arch	threshold voltage extraction using static nbti aging	2018	-6.0932825399787465	13.206250601907636	1819843
1819926	EDA	verification of power-management specification at early stages of power-constrained systems design	2017	-6.337215813272184	13.639029325734718	1819953
1820156	EDA	a low power and compact physical unclonable function based on the cascode current mirrors	2016	-5.998069840204996	14.84281810833481	1820183
1820850	EDA	bism: built-in self map for hybrid crossbar nano-architectures	2009	-5.349007928013918	13.256413748014252	1820877
1821368	Vision	clocking misalignment tolerance of pipelined magnetic qca architectures	2012	-6.143497543354165	13.422472751622847	1821395
1821858	EDA	a 0.3 pj/access 8t data-aware sram utilizing column-based data encoding for ultra-low power applications	2016	-6.898216855185177	14.181961097660189	1821885
1822990	EDA	a 90-nm low-power fpga for battery-powered applications	2006	-5.34976428531965	14.052501452874182	1823017
1823007	EDA	area-efficient programmable arbiter for inter-layer communications in 3-d network-on-chip	2012	-7.026855525513617	14.030430894472964	1823034
1823015	EDA	lifetime reliability aware design flow techniques for dual-vdd based platform fpgas	2009	-5.7858533699898125	13.647331729640396	1823042
1823124	EDA	high-speed, high-bandwidth dram memory bus with crosstalk transfer logic (xtl) interface	2001	-6.307805360338932	14.188732932858882	1823151
1823376	EDA	a 10 nm finfet 128 mb sram with assist adjustment system for power, performance, and area optimization	2017	-6.836340445083227	14.167028337016337	1823403
1823432	EDA	leakage reduction in fpga routing multiplexers	2009	-6.172319700339527	13.659952625076981	1823459
1823975	EDA	a 0.27v 30mhz 17.7nj/transform 1024-pt complex fft core with super-pipelining	2011	-6.102592933066008	13.983222618411867	1824002
1825001	EDA	high-speed low-power finfet based domino logic	2009	-6.759586421795444	14.01678378295228	1825028
1825273	EDA	low power high speed misty1 cryptography approaches	2018	-7.145933609390093	14.655876993280359	1825300
1825355	EDA	tabs: temperature-aware layout-driven behavioral synthesis	2010	-6.180975694746669	13.248678091674837	1825382
1825676	EDA	efficient wakeup scheduling considering both resource usage and timing budget for power gating designs	2012	-5.951560682513504	14.113681825038904	1825703
1825812	Arch	comparative analysis of robustness of spin transfer torque based look up tables under process variations	2016	-6.44263047633986	13.973107917810022	1825839
1825931	EDA	novel operation scheme and technological optimization for 1t bulk capacitor-less dram	2013	-6.510375387956202	14.059399947934153	1825958
1825963	EDA	low power consuming 1 kb (32 Ã 32) memory array using compact 7t sram cell	2017	-5.876418377176839	13.743300590796506	1825990
1826195	Crypto	a practical sms-based mutual authentication protocol for secure online banking	2009	-6.801347127372281	13.862467987450795	1826222
1827025	EDA	towards nano-computing blocks using room temperature double-gate single electron transistors	2014	-6.483640649787886	13.382511648296745	1827052
1827167	EDA	dynor: a 32-bit microprocessor in 28 nm fd-soi with cycle-by-cycle dynamic clock adjustment	2016	-5.845553043867402	13.904493890830867	1827194
1827260	AI	dual-rail random switching logic: a countermeasure to reduce side channel leakage	2006	-5.533841123019478	15.11564977708966	1827287
1827471	EDA	reconfigurable threshold logic gates using optoelectronic capacitors	2017	-6.8904954465598784	13.389869763792728	1827498
1828101	EDA	interconnect accelerating techniques for sub-100-nm gigascale systems	2004	-7.1007799470518185	13.590838238538634	1828128
1828175	OS	energy-efficient double-edge triggered flip-flop	2010	-6.65027597716	13.841307260572252	1828202
1828461	EDA	detecting nbti induced failures in sram core-cells	2010	-5.968659164350076	13.24958022935736	1828488
1828499	EDA	on the design of two single event tolerant slave latches for scan delay testing	2012	-5.991033570789799	13.364527986728374	1828526
1828998	Arch	a sram cell array with adaptive leakage reduction scheme for data retention in 28nm high-k metal-gate cmos	2012	-6.5773602320125715	14.052655045474324	1829025
1829178	EDA	static and dynamic stability improvement strategies for 6t cmos low-power srams	2010	-6.406635862332815	13.5045631193125	1829205
1829569	EDA	low-overhead state-retaining elements for low-leakage mtcmos design	2005	-6.755404959361133	13.692052001854705	1829596
1829956	Arch	adaptive circuit techniques to minimize variation impacts on microprocessor performance and power	2005	-6.515468778966329	13.730536825512885	1829983
1830779	EDA	the g4-fet: a universal and programmable logic gate	2005	-6.521400062431767	13.330751863193381	1830806
1831175	EDA	fpga-rr: an enhanced fpga architecture with rram-based reconfigurable interconnects (abstract only)	2012	-6.149510058692496	13.740884543120927	1831202
1832276	EDA	energy efficient reversible building blocks resistant to power analysis attacks	2014	-6.734392468625632	14.14664470721241	1832303
1833386	EDA	information theoretic approach to address delay and reliability in long on-chip interconnects	2006	-6.087455752683612	13.499479003233724	1833413
1834000	EDA	r3puf: a highly reliable memristive device based reconfigurable puf	2017	-5.684695613252714	14.978866649273636	1834027
1834534	Security	a combined design-time/test-time study of the vulnerability of sub-threshold devices to low voltage fault attacks	2014	-5.554179360608163	15.00437847309444	1834561
1834857	EDA	memristor based adders	2014	-6.4737037192242495	13.225705124509835	1834884
1835145	EDA	robust sense amplifier design under random dopant fluctuations in nano-scale cmos technologies	2006	-6.471028902536486	13.54233123980942	1835172
1835359	EDA	technology-driven limits on dvfs controllability of multiple voltage-frequency island designs: a system-level perspective	2009	-5.768995914510062	13.772882214588547	1835386
1835465	EDA	on aging-aware signoff for circuits with adaptive voltage scaling	2014	-6.018973876548832	13.554489456298995	1835492
1836122	EDA	automatic register transfer level cad tool design for advanced clock gating and low power schemes	2012	-6.631863401490153	13.613075584367676	1836149
1836159	Arch	experimental measurement of a novel power gating structure with intermediate power saving mode	2004	-6.539331509577355	13.80291230234014	1836186
1836625	EDA	dynamic thermal clock skew compensation using tunable delay buffers	2008	-6.415085576967407	13.483513113052494	1836652
1837426	EDA	low energy asynchronous adders	2004	-7.092406086172384	13.571522740733053	1837453
1838555	Arch	effect of body biasing on embedded sram failure	2010	-6.22740667986303	13.798950770462856	1838582
1838876	EDA	logic non-volatile memory - the nvm solutions from ememory	2014	-6.367619948218553	13.933450432754187	1838903
1839169	EDA	leakage reduction at the architectural level and its application to 16 bit multiplier architectures	2004	-6.411597856350883	13.61047270780101	1839196
1839371	Arch	modeling and analysis of power supply noise tolerance with fine-grained gals adaptive clocks	2016	-6.063758900403865	13.588269697320795	1839398
1839686	EDA	a novel architecture to identify the microprocessor chips by implanting timing-fault execution unit	2013	-5.393337581270228	14.890076054450455	1839713
1840702	EDA	case study of a low power mtcmos based arm926 soc : design, analysis and test challenges	2007	-6.295542800419391	13.687364645758958	1840729
1840853	EDA	improved dynamic current mode logic for low power applications	2008	-6.795405699236183	13.796137839532928	1840880
1841302	Arch	1gsearch/sec ternary content addressable memory compiler with silicon-aware early-predict late-correct single-ended sensing	2012	-6.32906164868354	14.094967417447975	1841329
1842002	EDA	logic style comparison for ultra low power operation in 65nm technology	2007	-7.1431812532533145	13.677557408723604	1842029
1842081	Arch	integrating dynamic voltage/frequency scaling and adaptive body biasing using test-time voltage selection	2009	-5.847381319348178	13.88406948053669	1842108
1842199	EDA	irredundant address bus encoding for low power	2001	-6.779708053392805	13.480244035426578	1842226
1843187	EDA	on the optimal threshold voltage computation of on-chip noise sensors	2016	-5.672061593339696	13.594017557847007	1843214
1843989	Arch	transient and fine-grained voltage adaptation for variation resilience in vlsi interconnects	2011	-5.81783344867446	13.992700623353036	1844016
1845574	EDA	serial t0: approximate bus encoding for energy-efficient transmission of sensor signals	2016	-6.965842281758749	14.038831154188948	1845601
1845799	Arch	interconnect-power dissipation in a microprocessor	2004	-6.4466708774578425	13.556575241786813	1845826
1845846	EDA	analysis and simulation of a low leakage conventional sram memory cell at deep sub-micron level	2010	-6.235255053998686	13.909712477808824	1845873
1845977	EDA	dynamically optimizing fpga applications by monitoring temperature and workloads	2007	-5.524658575025317	14.222751580963374	1846004
1846144	EDA	complete nanowire crossbar framework optimized for the multi-spacer patterning technique	2009	-5.366371408644845	13.4316583949157	1846171
1846276	EDA	low-power high-speed current mode logic using tunnel-fets	2014	-6.862554027873171	13.99216272568655	1846303
1846307	Arch	high speed single-ended pseudo differential current sense amplifier for sram cell	2008	-6.79440977815416	14.087268209826679	1846334
1847936	EDA	evaluation of stability, performance of ultra-low voltage mosfet, tfet, and mixed tfet-mosfet sram cell with write-assist circuits	2014	-6.6423021837437775	13.806622110044868	1847963
1848928	EDA	stress aware layout optimization	2008	-6.489505311118252	13.755247984643038	1848955
1848999	EDA	circuit failure prediction enables robust system design resilient to aging and wearout	2007	-5.590913914583707	13.483421222460956	1849026
1849491	EDA	low power shift registers for megabits cmos image sensors	2011	-7.008211827928894	13.873396261361131	1849518
1849582	Arch	analysis of double edge triggered clocked storage elements	2012	-7.141190806953587	13.781902587428204	1849609
1849681	EDA	dpffs: c2mos direct path flip-flops for process-resilient ultradynamic voltage scaling	2016	-6.736764900734411	13.603697329156894	1849708
1849896	Theory	soft error study in double gated finfet-based sram cells with simultaneous and independent driven gates	2012	-6.14047718294537	13.571868749711552	1849923
1850034	EDA	architecture-level exploration of alternative interconnection schemes targeting 3d fpgas: a software-supported methodology	2008	-5.4436313937676	13.3094729627115	1850061
1850380	Arch	robust true random number generator using hot-carrier injection balanced metastable sense amplifiers	2015	-5.9491624580598925	14.801993374825747	1850407
1850438	EDA	design of ultra-low-leakage logic gates and flip-flops in high-performance finfet technology	2011	-6.409216765911544	13.72756127054672	1850465
1850745	EDA	low-power multi-threshold mcml: analysis, design, and variability	2006	-6.677270465423438	13.295719377251125	1850772
1851529	EDA	a double sensing scheme with selective bitline voltage regulation for ultralow-voltage timing speculative sram	2018	-6.941466177545874	14.241573039426068	1851556
1853078	EDA	power-efficient explicit-pulsed dual-edge triggered sense-amplifier flip-flops	2011	-6.974337035671575	13.932517807831307	1853105
1853372	EDA	a design of low swing and multi threshold voltage based low power 12t sram cell	2015	-6.9242980460978805	14.0596127290964	1853399
1853483	EDA	combined hw-sw adaptive clone-resistant functions as physical security anchors	2013	-5.55755171928759	14.871380468419394	1853510
1854077	EDA	design of logic gates by using a four-gate thin film transistor (fg tft)	2018	-6.555082154925432	13.320816465756714	1854104
1854123	EDA	power-gating noise minimization by three-step wake-up partitioning	2012	-7.038474929962722	13.67707733048047	1854150
1854406	EDA	timing analysis of an optically differential reconfigurable gate array for dynamically reconfigurable processors	2004	-5.440398053488034	13.817283300690768	1854433
1855508	EDA	adaptive mtcmos for dynamic leakage and frequency control using variable footer strength	2005	-6.5517771500542015	13.93172273796694	1855535
1856267	EDA	unified capture scheme for small delay defect detection and aging prediction	2013	-5.496445751890952	13.262139165945928	1856294
1856348	EDA	design of mram based logic circuits and its applications	2011	-5.5920849190526365	13.878834378502093	1856375
1856888	Arch	new word-line driving scheme for suppressing oxide-tunneling leakage in sub-65-nm srams	2009	-6.863292100788071	14.179495044576294	1856915
1857201	EDA	a low energy sram-based physically unclonable function primitive in 28 nm cmos	2015	-5.777934748695879	14.880307893606686	1857228
1857560	EDA	a differential 2r crosspoint rram array with zero standby current	2015	-5.528315788299037	13.964920005997458	1857587
1858276	EDA	dram row-hammer attack reduction using dummy cells	2016	-6.114514343412057	13.987737753498493	1858303
1859016	EDA	lcsram: a leakage controlled six-transistor static random access memory cell with intrinsically high read stability	2007	-6.178086895335017	13.894361923874767	1859043
1859763	EDA	32 bit $\times\,$32 bit multiprecision razor-based dynamic voltage scaling multiplier with operands scheduler	2014	-6.628029170983157	14.005844866406033	1859790
1860435	EDA	a generic clock controller for low power systems: experimentation on an axi bus	2015	-6.136097197517178	13.31636101457116	1860462
1860771	EDA	algorithm and architecture for a low-power content-addressable memory based on sparse clustered networks	2015	-7.032732369078372	13.942140786251269	1860798
1861739	EDA	a 2.5d integrated voltage regulator using coupled-magnetic-core inductors on silicon interposer delivering 10.8a/mm2	2012	-5.977293829565608	14.14099387540618	1861766
1861780	EDA	the impact of discharge inversion effect on learning sram power-up statistics	2017	-5.479784348187309	14.914184425325873	1861807
1862133	EDA	interconnect optimization to enhance the performance of subthreshold circuits	2013	-6.293668638619215	13.54674901303823	1862160
1862303	EDA	a radiation hardened sram in 180-nm rhbd technology	2013	-6.09093600269625	13.678774486827185	1862330
1862451	EDA	high performance level conversion for dual v/sub dd/ design	2004	-6.924057307201648	13.48189319440012	1862478
1862484	Arch	impact of cell failure on reliable cross-point resistive memory design	2015	-5.919033660153391	14.014104855506035	1862511
1862975	Arch	sram bit-line electromigration mechanism and its prevention scheme	2013	-6.185807396660497	13.40877050573959	1863002
1863101	EDA	aging-aware standard cell library design	2014	-6.111260662105598	13.792134842881744	1863128
1863452	EDA	performance optimization of cnfet for ultra-low power reconfigurable architecture	2011	-6.2340194366929875	13.796050731039186	1863479
1864223	EDA	process variations aware robust on-chip bus architecture synthesis for mpsocs	2008	-6.091725502087427	13.37802513791326	1864250
1864616	EDA	a power side-channel-based digital to analog converterfor xilinx fpgas	2014	-6.211670198740745	14.693524265576514	1864643
1867028	EDA	new insights into the hci degradation of pass-gate transistor in advanced finfet technology	2018	-5.863571711201058	13.362830340408554	1867055
1867105	EDA	0.339fj/bit/search energy-efficient tcam macro design in 40nm lp cmos	2014	-6.7642830252429285	14.042755813156676	1867132
1869000	EDA	evaluation of variable grain logic cell architecture for reconfigurable device	2006	-6.821810055586085	13.275105863851133	1869027
1869161	Arch	fpga based highly efficient misty1 architecture	2017	-7.134293926482925	15.0539608830347	1869188
1870231	Visualization	fast and disturb-free nonvolatile flip-flop using complementary polarizer mtj	2017	-6.626118945947347	14.10334211864627	1870258
1870870	EDA	variation tolerant 9t sram cell design	2010	-6.48672959881189	13.928962856197632	1870897
1870935	Arch	0.18 Î¼m cmos process photodiode memory	2013	-5.5365234385009146	13.852181534919215	1870962
1871857	EDA	an integrated dual entropy core true random number generator	2017	-5.975683061756875	15.104666564543107	1871884
1871874	Crypto	"""uv-programmable floating-gate cmos linear threshold element """"p1n3"""""""	2003	-6.722283485098178	13.242302376383956	1871901
1871992	Arch	asynchronous fine-grain power-gated logic	2013	-6.925373728241272	13.69675175529429	1872019
1872736	Arch	a multi-port low-power current mode puf using mosfet current-division deviation in 65 nm technology	2017	-6.054527280951506	14.872054545120966	1872763
1872835	EDA	a low power-delay-product and robust isolated-dice based seu-tolerant latch circuit design	2014	-6.476587427092003	13.98845595740972	1872862
1872913	Arch	active guardband management in power7+ to save energy and maintain reliability	2013	-5.4259371284444695	14.079663701268757	1872940
1873605	EDA	effect of aging on linear and nonlinear mux pufs by statistical modeling	2018	-5.917111053652251	14.446885199579	1873632
1873739	EDA	a self-consistent model to estimate nbti degradation and a comprehensive on-line system lifetime enhancement technique	2010	-5.935809320711551	13.244353805201644	1873766
1874312	Mobile	optimization of writing scheme on 1t1r rram to achieve both high speed and good uniformity	2017	-6.620566373830668	14.046468256841555	1874339
1874685	EDA	using soft-edge flip-flops to compensate nbti-induced delay degradation	2009	-5.7773083420680695	13.684016087998048	1874712
1875447	EDA	a scalable shield-bitline-overdrive technique for sub-1.5 v chain ferams	2011	-6.7909239345830406	14.195354531210327	1875474
1876108	Arch	a self-authenticating chip architecture using an intrinsic fingerprint of embedded dram	2013	-5.655306788728333	14.893448638413071	1876135
1876648	EDA	high-performance dynamic elastic pipelines	2018	-7.197352399620491	13.771817105523319	1876675
1878027	EDA	area-efficient selective multi-threshold cmos design methodology for standby leakage power reduction	2005	-6.920414001359396	13.353273202871929	1878054
1878291	Arch	low ${\rm vddmin}$ swing-sample-and-couple sense amplifier and energy-efficient self-boost-write-termination scheme for embedded reram macros against resistance and switch-time variations	2015	-6.808859457888019	14.222443742314644	1878318
1878317	Arch	the challenges of implementing fine-grained power gating	2010	-5.468188514970728	13.89270001130574	1878344
1878332	EDA	embedded tutorial: test consideration for nanometer scale cmos circuits	2003	-5.386785789183722	13.476382093911363	1878359
1878409	EDA	tcad analysis and modeling for nbti mechanism in finfet transistors	2018	-5.861438255319934	13.317185818409474	1878436
1878725	EDA	optimization of surface orientation for high-performance, low-power and robust finfet sram	2006	-6.543093467422602	13.917608469335242	1878752
1878971	EDA	an seu resilient, set filterable and cost effective latch in presence of pvt variations	2016	-6.158734662188023	13.676410877401144	1878998
1879047	EDA	a critical look at design guidelines for soi logic gates	2002	-6.512039177057013	13.705141230601855	1879074
1881089	EDA	a dynamic puf anti-aging authentication system based on restrict race code	2015	-5.401600494141654	14.984977518376674	1881116
1881776	EDA	low voltage low power cmos design techniques for deep submicron ics	2000	-5.9644013162997425	13.662606268621644	1881803
1883000	Arch	making sense of thermoelectrics for processor thermal management and energy harvesting	2015	-5.799428765865777	14.029423382992736	1883027
1883425	EDA	design methodology of an asic trng based on an open-loop delay chain	2013	-5.926346841861719	14.888802608937938	1883452
1883682	EDA	dual-edge triggered sense amplifier flip-flop utilizing an improved scheme to reduce area, power, and complexity	2012	-6.687455926340567	13.571996049972967	1883709
1883882	EDA	voltage controlled memristor threshold logic gates	2016	-7.2173770490709925	13.318019405748348	1883909
1884761	EDA	gated-diode finfet drams: device and circuit design-considerations	2010	-6.294965341912503	13.900621780666935	1884788
1884886	Arch	delay-fault tolerance to power supply voltage disturbances analysis in nanometer technologies	2009	-5.923810122992316	13.309377042884483	1884913
1885122	EDA	a conventional design for clb implementation of a fpga in quantum-dot cellular automata (qca)	2012	-6.738487683232218	13.238967490545663	1885149
1885146	EDA	sram read current variability and its dependence on transistor statistics	2013	-6.227372603645719	13.570278391340912	1885173
1886225	Arch	wl under-driving scheme with decremental step voltage and incremental step time for high-capacity nand flash memory	2016	-6.922252928267933	13.627004019768405	1886252
1886619	EDA	an analysis of timing violations due to spatially distributed thermal effects in global wires	2007	-6.100711116858896	13.647180654886824	1886646
1886958	Arch	novel configurable logic block architecture exploiting controllable-polarity transistors	2014	-6.404423980774416	13.605988238256725	1886985
1887323	EDA	vaet-stt: a variation aware estimator tool for stt-mram based memories	2017	-5.672099913363187	13.719233961014378	1887350
1887481	Embedded	a 50nm 8gb nand flash memory with 100mb/s program throughput and 200mb/s ddr interface	2008	-6.475759645040197	14.1814720148946	1887508
1887640	EDA	optimizing datapaths for near threshold computing	2018	-5.544227078512961	13.93359146427937	1887667
1888730	EDA	transition skew coding: a power and area efficient encoding technique for global on-chip interconnects	2007	-6.878159507558794	13.403659766004305	1888757
1890116	EDA	bjt device and circuit co-optimization enabling bandgap reference and temperature sensing in 7-nm finfet	2018	-6.315166071087682	13.600623424508884	1890143
1890271	Arch	implementation of a multi-context fpga based on flexible-context-partitioning	2008	-5.312416294238185	13.461489867743945	1890298
1890386	Arch	an fpga chip identification generator using configurable ring oscillators	2012	-5.8623394280549475	14.893567478904721	1890413
1890504	EDA	nonvolatile online cmos trimming with magnetic tunnel junctions	2016	-6.842071409382622	13.852877699980422	1890531
1890817	EDA	emulation - smart way of power estimation and power aware verfication	2016	-5.3964095676228725	13.483404998981634	1890844
1891465	EDA	design of area-efficient and highly reliable rhbd 10t memory cell for aerospace applications	2018	-6.006513948800747	13.697612826592295	1891492
1891567	EDA	intrinsic mosfet parameter fluctuations due to random dopant placement	1997	-6.497441539282634	13.68507471367617	1891594
1891643	EDA	a 28nm high density 1r/1w 8t-sram macro with screening circuitry against read disturb failure	2013	-6.6425598298647985	13.953355604641725	1891670
1892016	EDA	design of energy-efficient and robust ternary circuits for nanotechnology	2011	-7.0857506624220505	13.559056470362579	1892043
1892088	EDA	fine grained wearout sensing using metastability resolution time	2014	-6.297871852977001	13.762021507534287	1892115
1892146	Arch	reducing pipeline energy demands with local dvs and dynamic retiming	2004	-5.885811947661885	13.72183640384739	1892173
1892453	EDA	evaluation of voltage interpolation to address process variations	2008	-5.862068444965705	13.570927960506475	1892480
1893004	Arch	via-switch fpga: highly dense mixed-grained reconfigurable architecture with overlay via-switch crossbars	2018	-6.2763976601432185	13.952613260521796	1893031
1893421	EDA	a single built-in sensor to check pull-up and pull-down cmos networks against transient faults	2013	-5.871760249407836	13.566395019403696	1893448
1893751	Arch	within-tier cooling and thermal isolation technologies for heterogeneous 3d ics	2013	-6.053267228860323	13.847211105186375	1893778
1894010	Arch	industry update	1972	-6.163692414192712	13.699129238893564	1894037
1894056	EDA	process variations aware area efficient negative bit-line voltage scheme for improving write ability of sram in nanometer technologies	2012	-6.693948797698384	14.068546925682526	1894083
1894084	Arch	thermal aspects and high-level explorations of 3d stacked drams	2015	-5.665005106446623	13.64109910638968	1894111
1894195	EDA	an improved implementation method of ahb busmatrix	2005	-6.9366872129785175	13.47612903527167	1894222
1894196	EDA	low-voltage swing logic circuits for a pentium/spl reg/ 4 processor integer core	2004	-7.1401149191272815	13.783441341560053	1894223
1894464	EDA	a process-compatible passive rfid tag's digital design for subthreshold operation	2012	-7.102458767962139	13.964685093876708	1894491
1894497	EDA	reliability and energy efficiency of the tunneling transistor-based 6t sram cell in sub-10 nm domain	2018	-6.806688640256327	14.147950653169662	1894524
1894737	EDA	a flexible communication scheme for rationally-related clock frequencies	2009	-5.515348203503997	13.311086858658893	1894764
1894983	EDA	characterizing within-die and die-to-die delay variations introduced by process variations and soi history effect	2011	-6.047921176719552	13.244895545617242	1895010
1895056	EDA	pre-si estimation and compensation of sram layout deficiencies to achieve target performance and yield	2008	-5.8852342140085545	13.439187731603852	1895083
1896049	EDA	17.2 a 64kb 16nm asynchronous disturb current free 2-port sram with pmos pass-gates for finfet technologies	2015	-6.646337891231218	14.01969204242353	1896076
1896308	EDA	low-leakage hybrid finfet sram cell with asymmetrical gate overlap / underlap bitline access transistors for enhanced read data stability	2013	-6.712442549973884	14.118330685135133	1896335
1896617	EDA	low power design under parameter variations	2008	-5.975367292341133	13.409358872488214	1896644
1896664	Arch	a 64 kb approximate sram architecture for low-power video applications	2018	-6.989133567972874	14.174194205618852	1896691
1897049	EDA	a novel test method for metallic cnts in cnfet-based srams	2016	-5.832675558270807	13.277534523384473	1897076
1897225	Arch	testing of static random access memories by monitoring dynamic power supply current	1992	-6.182512461358977	13.284174800577329	1897252
1897590	EDA	process variations and process-tolerant design	2007	-5.673457006251462	13.321680201955886	1897617
1897677	EDA	a scalable and high-density fpga architecture with multi-level phase change memory	2015	-6.101121925463442	13.775074802796592	1897704
1898724	EDA	reactive clocks with variability-tracking jitter	2015	-5.874676310991	13.575416565024693	1898751
1899142	Arch	tat transistors on sot array for mixed analog/digital applications	2000	-7.223648424847433	13.351816129404332	1899169
1899493	EDA	self-impact of nbti effect on the degradation rate of threshold voltage in pmos transistors	2013	-5.90764223403888	13.44459267518039	1899520
1900531	Arch	tradeoffs in power-efficient issue queue design	2002	-5.7036187148354776	13.808381600016064	1900558
1900588	Arch	pre-capturing static pulsed flip-flops	2005	-7.037331120931888	13.816378212142546	1900615
1901468	EDA	comparative bti analysis for various sense amplifier designs	2016	-5.967826091662849	13.810495332521533	1901495
1902320	Arch	building a fast and power efficient inductive charge pump system for 3d stacked phase change memories	2017	-5.799681388347218	14.202353675978065	1902347
1902683	EDA	a scalable et2ram (setram) with verify control for soc platform memory ip on soi	2006	-5.955919084046283	13.864218733874305	1902710
1902906	EDA	power-efficient dual-edge implicit pulse-triggered flip-flop with an embedded clock-gating scheme	2016	-7.143926293570615	13.699943079879345	1902933
1903789	EDA	on-chip bus thermal analysis and optimization	2006	-6.569164650176942	13.3952501117534	1903816
1903943	EDA	memristor pufs: a new generation of memory-based physically unclonable functions	2013	-5.567382274864286	14.932351024240546	1903970
1904436	EDA	layout-driven post-placement techniques for temperature reduction and thermal gradient minimization	2013	-6.281216777037767	13.294705288566115	1904463
1904451	Arch	improving performance under process and voltage variations in near-threshold computing using 3d ics	2017	-6.078121346077506	13.848330272365255	1904478
1904991	EDA	an efficient error-masking technique for improving the soft-error robustness of static cmos circuits	2004	-5.718159159698232	13.490942958026247	1905018
1905309	Arch	dynamic zero-sensitivity scheme for low-power cache memories	2005	-5.848959811742604	13.960579971964341	1905336
1905321	Arch	the dram latency puf: quickly evaluating physical unclonable functions by exploiting the latency-reliability tradeoff in modern commodity dram devices	2018	-5.687625283175727	14.342163025329633	1905348
1905351	Arch	finfet based sram design for low standby power applications	2007	-6.503692510534201	13.81626481245126	1905378
1905922	EDA	a dpa resistant dual rail prÃ©chargÃ© logic cell	2015	-5.871634630598702	14.885234745358224	1905949
1906348	EDA	optimization of the bias current network for accurate on-chip thermal monitoring	2010	-5.373052266541441	13.461841672580222	1906375
1906469	EDA	design methodology of multistage time-domain logic speculation circuits	2011	-7.2067687497598305	13.555244266303587	1906496
1906511	Arch	a clock gated flip-flop for low power applications in 90 nm cmos	2011	-7.110409486164343	13.613887955990059	1906538
1907622	EDA	transient cell supply voltage collapse write assist using charge redistribution	2016	-6.631338960903984	14.114715980866626	1907649
1907935	Theory	pin limitations and partitioning of vlsi interconnection networks	1982	-7.057328088034527	13.684758576291316	1907962
1908234	EDA	a voltage scalable 0.26v, 64kb 8t sram with vmin lowering techniques and deep sleep mode	2008	-6.8162241726760096	14.193057724789202	1908261
1910032	EDA	cache design for low power and high yield	2008	-6.316747355561232	13.770206036159687	1910059
1910329	Vision	reliable secret key generation from physical unclonable functions under varying environmental conditions	2015	-5.528474157168469	15.032368997519667	1910356
1910346	EDA	dual-$v_{th}$ independent-gate finfets for low power logic circuits	2011	-6.895799745604693	13.477656982458932	1910373
1910466	Arch	tv-puf: a fast lightweight analog physical unclonable function	2016	-5.6795926165137685	15.0169342730117	1910493
1910469	Arch	thermoelectric codesign of 3-d cpus and embedded microfluidic pin-fin heatsinks	2016	-5.573035792360697	13.509996823014104	1910496
1910575	EDA	approximate energy-efficient encoding for serial interfaces	2017	-7.1012331440988685	14.070840612661948	1910602
1912394	Arch	a 28nm high-Îº metal-gate single-chip communications processor with 1.5ghz dual-core application processor and lte/hspa+-capable baseband processor	2013	-5.956036686924142	14.353710554543204	1912421
1913280	EDA	bridging the gap between nanomagnetic devices and circuits	2008	-5.625740695167002	13.362223053000875	1913307
1913826	EDA	noise margin based library optimization considering variability in sub-threshold	2012	-6.149338192191343	13.681081200721351	1913853
1914356	EDA	impact of bias temperature instability on soft error susceptibility	2015	-5.928840758463933	13.360027274396472	1914383
1915191	EDA	fast synthesis of low power clock trees based on register clustering	2015	-6.719443695566354	13.282877766644598	1915218
1915635	Arch	reducing dram refreshing in an error correction manner	2015	-6.316111046210534	14.359500176625195	1915662
1916057	Security	towards securing low-power digital circuits with ultra-low-voltage vdd randomizers	2016	-5.691308610083951	15.111781425150676	1916084
1917464	EDA	fine-grain leakage optimization in sram based fpgas	2005	-6.143836735794536	13.7573979536941	1917491
1918063	EDA	a low leakage autonomous data retention flip-flop with power gating technique	2014	-6.857792377193147	13.773626230559133	1918090
1918163	EDA	low power sram design using hierarchical divided bit-line approach	1998	-6.840509716173861	13.930566136253429	1918190
1918293	EDA	adaptive and optimum multiport readout of non-gated crossbar memory arrays	2017	-6.636256520881831	13.841002037937928	1918320
1918812	EDA	synthesis of normally-off boolean circuits: an evolutionary optimization approach utilizing spintronic devices	2018	-6.5647337293097054	13.394743410497684	1918839
1919271	EDA	pipeline frequency boosting: hiding dual-ported block ram latency using intentional clock skew	2012	-5.547231592959695	13.998274285263816	1919298
1919401	EDA	optimization of clock-gating structures for low-leakage high-performance applications	2010	-6.517937186171144	13.218602886812048	1919428
1920745	EDA	word-line power supply selector for stability improvement of embedded srams in high reliability applications	2014	-6.53842858262447	14.020820179770995	1920772
1921256	EDA	mcpat-pvt: delay and power modeling framework for finfet processor architectures under pvt variations	2015	-5.748864095635732	13.425318443966106	1921283
1921372	Arch	non-volatile multi-context fpgas using hybrid multiple-valued/binary context switching signals	2008	-6.5702190963943305	13.760405758160019	1921399
1922041	EDA	a novel hdl coding style to reduce power consumption for reconfigurable devices	2010	-6.724801424295663	13.595020542115462	1922068
1922395	Arch	muons and thermal neutrons seu characterization of 28nm utbb fd-soi and bulk esrams	2015	-5.788359886660169	13.64059913277462	1922422
1922647	EDA	low-current probabilistic writes for power-efficient stt-ram caches	2013	-6.152153791755349	14.080500122044507	1922674
1923311	EDA	optimization and evaluation of tapered-vth approach for energy-efficient cmos buffers	2011	-6.0714321540973915	13.56492784653198	1923338
1923341	EDA	analysis and minimization of practical energy in 45nm subthreshold logic circuits	2008	-6.431025969145319	13.690480033431367	1923368
1924494	ML	dirt latch: a novel low cost double node upset tolerant latch	2017	-6.4330411537131775	13.789227216749305	1924521
1924495	EDA	mitigating voltage droop during scan with variable shift frequency	2014	-5.996724394795519	13.302731410216744	1924522
1924880	EDA	energy efficiency of power-gating in low-power clocked storage elements	2008	-6.7290801868472245	13.860915793922675	1924907
1925720	EDA	nanoelectronic set-based core for network-on-chip architectures	2014	-5.317992194562204	13.413493875462295	1925747
1926169	EDA	lpram: a novel low-power high-performance ram design with testability and scalability	2004	-6.234570666341146	13.23496141481106	1926196
1926896	EDA	design and verification of cache memory decoder for high speed multicore processor	2010	-5.702582465487887	13.75067865114529	1926923
1927145	EDA	error probability models to facilitate approximate computing in tfet based circuits	2018	-6.4367403137013355	13.517762648881533	1927172
1928385	EDA	a leakage compensation design for low supply voltage sram	2016	-6.697837324412276	14.060451574869385	1928412
1928679	EDA	ultra-low power volatile and non-volatile asynchronous circuits using back-biasing	2015	-5.853731026435771	14.077715677160185	1928706
1928738	EDA	reference calibration of body-voltage sensing circuit for high-speed stt-rams	2013	-6.527710805764147	14.110166579319644	1928765
1929200	EDA	a novel five-transistor (5t) sram cell for high performance cache	2005	-6.250038403092373	13.569106069787955	1929227
1930965	EDA	seso memory: a 3t gain cell solution using ultra thin silicon film for dense and low power embedded memories	2004	-6.181680602687295	13.85816348416666	1930992
1931074	EDA	comparative analysis of sram memories used as puf primitives	2012	-5.619953250334346	14.91205656701061	1931101
1931191	EDA	logic synthesis of low-power ics with ultra-wide voltage and frequency scaling	2014	-6.26233941310123	13.72043983512368	1931218
1931768	EDA	asynchronous computing in sense amplifier-based pass transistor logic	2008	-6.8958775411438005	13.686559648629071	1931795
1932730	EDA	low-power programmable divider with a shared counter for frequency synthesiser	2011	-7.20384081935637	13.963345399161765	1932757
1932968	EDA	research of a reconfigurable coarse-grained cryptographic processing unit based on different operation similar structure	2017	-6.963357746154924	15.061537126824591	1932995
1933715	EDA	emerging technologies and nanoscale computing fabrics	2009	-5.438707748894965	13.339344628280307	1933742
1933842	EDA	evaluating fault coverage of bulk built-in current sensor for soft errors in combinational and sequential logic	2005	-5.989587256723064	13.45334841688571	1933869
1934434	EDA	a compiled 3.5fj/conv.step 9b 20ms/s sar adc for wireless applications in 28nm fdsoi	2016	-7.037445675251846	13.347943477346606	1934461
1934655	EDA	a 0.65v embedded sdram with smart boosting and power management in a 45nm cmos technology	2012	-6.768057739486804	14.1282638306185	1934682
1934670	EDA	power mitigation of a heterogeneous multicore architecture on fpga/asic by dfs/dvfs techniques	2018	-5.840073677568841	14.122024789509597	1934697
1934772	EDA	power dissipation associated to internal effect transitions in static cmos gates	2008	-6.139940908174099	13.36723870435951	1934799
1935575	Arch	the 24-core power9 processor with adaptive clocking, 25-gb/s accelerator links, and 16-gb/s pcie gen4	2018	-6.284051186994335	14.260480862298474	1935602
1936380	Arch	evaluation of a crossbar multiplexer in a lithography-based nanowire technology	2011	-5.396184201012479	13.598132579511265	1936407
1937558	Arch	a low power logic-compatible multi-bit memory bit cell architecture with differential pair and current stop constructs	2014	-6.911726090389425	14.056985638244456	1937585
1939893	EDA	a high-speed dual-phase processing pipelined domino circuit design with a built-in performance adjusting mechanism	2012	-7.008929173711773	13.722468532246944	1939920
1939963	EDA	multi-level wordline driver for robust sram design in nano-scale cmos technology	2014	-6.788328320833827	14.16884423732436	1939990
1940027	Robotics	chaos, deterministic non-periodic flow, for chip-package-board interactive puf	2017	-5.814529906024318	15.033056602743963	1940054
1940275	HPC	new current-mode sense amplifiers for high density dram and pim architectures	2001	-6.004840946869535	13.963792855526467	1940302
1940481	EDA	scalability of spin fpga: a reconfigurable architecture based on spin mosfet	2011	-5.442972545408484	13.711468399288925	1940508
1940798	Arch	razor: a low-power pipeline based on circuit-level timing speculation	2003	-5.630501453679247	13.749301612540753	1940825
1940897	EDA	a 25mhz 7Î¼w/mhz ultra-low-voltage microcontroller soc in 65nm lp/gp cmos for low-carbon wireless sensor nodes	2012	-5.7619014216622135	14.209471689100091	1940924
1940960	EDA	variation-aware and self-healing design methodology for a system-on-chip	2012	-5.366295978132363	13.312280216180868	1940987
1941234	Mobile	a 1.35-v 16-mb twin-bit-cell virtual-ground-architecture embedded flash memory with a sensing current protection technique	2014	-6.777820874854869	14.187693878741133	1941261
1941577	EDA	efficient layout generation and design evaluation of vertical channel devices	2016	-6.2054668913414455	13.60898455177266	1941604
1942292	EDA	an optically differential reconfigurable gate array vlsi chip with a dynamic reconfiguration circuit	2005	-5.614738585970351	13.853687327000088	1942319
1943308	EDA	an area and power efficient design of single edge triggered d-flip flop	2009	-6.777990190947497	13.532867440502123	1943335
1944250	Arch	fastspot: host-compiled thermal estimation for early design space exploration	2014	-5.6107084494350685	13.414258496109627	1944277
1945067	EDA	a charge pump based receiver circuit for voltage scaled interconnect	2012	-6.691456204228742	13.982153540642958	1945094
1945105	Arch	foundations of memristor based puf architectures	2013	-5.340588197923274	14.942015008675327	1945132
1945439	EDA	gate-level dual-threshold static power optimization methodology (gdspom) for designing high-speed low-power soc applications using 90nm mtcmos technology	2006	-6.59590885669147	13.5989226796332	1945466
1946105	EDA	complementary arranged graphene nanoribbon-based boolean gates	2018	-6.483002469756205	13.698628831402905	1946132
1946320	EDA	novel self-body-biasing and statistical design for near-threshold circuits with ultra energy-efficient aes as case study	2015	-5.624315175042206	13.8687875546868	1946347
1947036	EDA	design guidelines for metallic-carbon-nanotube-tolerant digital logic circuits	2008	-5.676307988448395	13.260528836795958	1947063
1947355	EDA	hybrid cmos-cnfet based np dynamic carry look ahead adder	2018	-5.9443758572786995	13.75138246901412	1947382
1947517	Arch	combining 2-level logic families in grid-based nanoscale fabrics	2007	-5.35426958800651	13.238291033805835	1947544
1947659	EDA	a methodology for nbti circuit reliability at reduced power consumption using dual supply voltage	2016	-6.1198304600410225	13.68783695150015	1947686
1948893	EDA	workload impact on bti hci induced aging of digital circuits: a system level analysis	2016	-5.547725132511173	13.42404143324876	1948920
1949079	EDA	set propagation in micropipelines	2013	-5.9252699693716595	13.696040130101824	1949106
1950001	Arch	pipeline muffling and a priori current ramping: architectural techniques to reduce high-frequency inductive noise	2003	-5.735811279091274	13.846785152804468	1950028
1950034	EDA	should fpgas abandon the pass-gate?	2013	-6.921743456186443	13.822662592973018	1950061
1951150	EDA	ring oscillator based random number generator using wake-up and shut-down uncertainties	2018	-5.946254425743819	15.060321804221164	1951177
1952407	EDA	an 8t subthreshold sram cell utilizing reverse short channel effect for write margin and read performance improvement	2007	-6.668615211268826	14.070804212607694	1952434
1952475	Arch	a low power domino with differential-controlled-keeper	2007	-6.591909369394108	13.379453527273824	1952502
1952900	EDA	low power multiplier using dynamic voltage and frequency scaling (dvfs)	2014	-6.077888238489575	13.7951775601718	1952927
1952986	Arch	sudden power-outage resilient in-processor checkpointing for energy-harvesting nonvolatile processors	2017	-5.7367668565355405	14.187086788323318	1953013
1953118	EDA	impact of dynamic voltage scaling and thermal factors on finfet-based sram reliability	2015	-5.661688951073793	13.603470585114355	1953145
1953215	Arch	a 50% lower power arm cortex cpu using ddc technology with body bias	2013	-6.525097175550977	14.073133882735505	1953242
1953963	EDA	a variable grain logic cell architecture for reconfigurable logic cores	2007	-7.1365874352388525	13.557616753049375	1953990
1955096	EDA	current pulse generator for multilevel cell programming of innovative pcm	2015	-6.320348588070681	13.481509764585606	1955123
1955357	EDA	a flash-based digital circuit design flow	2016	-5.793952324609693	13.23603017354966	1955384
1955642	Arch	self-calibrating online wearout detection	2007	-5.897116633202338	13.267998537400201	1955669
1955740	Arch	pushing asic performance in a power envelope	2003	-6.157900858782378	13.511930420945307	1955767
1955868	EDA	64-bit high-performance power-aware conditional carry adder design	2005	-7.069731015966923	13.860796285119624	1955895
1956987	HPC	spintronic threshold logic array (stla) - a compact, low leakage, non-volatile gate array architecture	2014	-7.018319022684038	13.378598081038833	1957014
1957433	EDA	way-scaling to reduce power of cache with delay variation	2008	-6.093679762283468	13.763595517368126	1957460
1957655	Arch	analysis and optimization of in-situ error detection techniques in ultra-low-voltage pipeline	2014	-5.653485624460014	13.743312180679931	1957682
1957792	Security	estimation of keys stored in cmos cryptographic device after baking by using the charge shift	2007	-5.405273964341316	14.966494565646734	1957819
1958084	EDA	wide temperature spectrum low leakage dynamic circuit technique for sub-65nm cmos technologies	2006	-6.92842442766004	14.096823614477275	1958111
1958248	Arch	dynamic vth scaling scheme for active leakage power reduction	2002	-6.170103429004545	13.761678569790144	1958275
1958270	EDA	design and cad methodologies for low power gate-level monolithic 3d ics	2014	-5.554287527709889	13.37612885235238	1958297
1958555	EDA	the configurable current flattening circuit for dpa countermeasures	2017	-5.543605950682606	15.071159750075312	1958582
1959488	Security	a local em-analysis attack resistant cryptographic engine with fully-digital oscillator-based tamper-access sensor	2014	-5.6975496328481325	15.008296070620878	1959515
1959794	EDA	16nm 6t and 8t cmos sram cell robustness against process variability and aging effects	2018	-6.068121022213863	13.644653101233544	1959821
1960657	Embedded	a low-power 1-ghz razor fir accelerator with time-borrow tracking pipeline and approximate error correction in 65-nm cmos	2014	-6.454854259468548	13.862851593109404	1960684
1960832	EDA	robust design of sub-threshold flip-flop cells for wireless sensor network	2011	-6.816063737417727	13.488230873184529	1960859
1961644	Mobile	a low power diode-clamped inverter-based strong physical unclonable function for robust and lightweight authentication	2018	-5.889395781209568	14.950834810580124	1961671
1961821	EDA	3d reram with field assisted super-linear threshold (fasttm) selector technology for super-dense, low power, low latency data storage systems	2015	-6.461046041715844	14.099344662517135	1961848
1962172	EDA	energy efficient scheduling for datapath synthesis	2003	-6.657760706817376	13.267294946612475	1962199
1962263	Robotics	new universal element with integrated puf and trng capability	2013	-6.008555697622326	15.051323467115106	1962290
1962274	EDA	evaluation of power cut-off techniques in the presence of gate leakage	2004	-6.616035491228473	13.74420781352344	1962301
1962650	EDA	new protection technique against unidirectional meus for fir filters	2018	-5.502503932799717	13.220628121706142	1962677
1963173	EDA	modelling and mitigation of time-zero variability in sub-16nm finfet-based stt-mram memories	2014	-5.443736672852066	13.642652188597918	1963200
1963221	Arch	logic-compatible embedded dram design for memory intensive low power systems	2010	-6.617142902287093	14.139563233345788	1963248
1963919	EDA	impact of technology scaling on performance of domino logic in nano-scale cmos	2012	-6.5022332449839935	13.774088632102256	1963946
1965328	EDA	test challenges in embedded stt-mram arrays	2017	-5.508942861514636	13.39007533056106	1965355
1965541	EDA	a 7gb/s/link non-contact memory module for multi-drop bus system using energy-equipartitioned coupled transmission line	2012	-6.96474031880281	13.282417856369527	1965568
1965615	EDA	a carry select adder with conflict free bypass circuit	1993	-7.22478366830362	13.429129216363606	1965642
1965736	EDA	a hybrid fpga trojan detection technique based-on combinatorial testing and on-chip sensing	2018	-5.343061077210743	15.03273725069255	1965763
1966297	EDA	yield-driven minimum energy cmos cell design	2012	-6.589057863751117	13.772813669247613	1966324
1966531	EDA	engineering change for power optimization using global sensitivity and synthesis flexibility	1997	-6.678419423540009	13.236051152822476	1966558
1966762	EDA	task assignment algorithms for multicore platforms with process variations	2018	-5.332994559063762	13.815542788053087	1966789
1966772	EDA	design and optimization of nonvolatile multibit 1t1r resistive ram	2014	-6.7717635246398435	14.215471247018595	1966799
1967607	EDA	a variation-tolerant near-threshold processor with instruction-level error correction	2017	-5.764545726251145	13.878207127252569	1967634
1967712	EDA	reverseage: an online nbti combating technique using time borrowing	2011	-5.828517006377558	13.381848955825038	1967739
1968045	EDA	a reram-based non-volatile flip-flop with sub-vt read and cmos voltage-compatible write	2013	-6.666655867271056	14.187959790419916	1968072
1968242	EDA	design and analysis of novel interconnects with network-on-chip lvds transmitter for low delay	2018	-7.012317855529012	14.09207025039951	1968269
1968867	EDA	a 256kb 6t self-tuning sram with extended 0.38vâ1.2v operating range using multiple read/write assists and vmin tracking canary sensors	2017	-6.628558367731169	14.046234711041867	1968894
1969491	EDA	soft-error hardening designs of nanoscale cmos latches	2009	-6.003982641766238	13.747670636251394	1969518
1970702	EDA	data-dependent statistical memory model for passive array of memristive devices	2010	-6.084327059917212	13.87417954612842	1970729
1971283	EDA	low-power variation-aware flip flop	2012	-5.582781803930391	13.34768739024562	1971310
1971522	Arch	extending synchronization from super-threshold to sub-threshold region	2010	-6.4375351873675735	13.947148832003755	1971549
1971623	EDA	8.1 improved power-side-channel-attack resistance of an aes-128 core via a security-aware integrated buck voltage regulator	2017	-5.752471409796787	15.117438528884346	1971650
1971670	Arch	ultra-robust null convention logic circuit with emerging domain wall devices	2016	-6.3488028650983015	13.511098536658606	1971697
1972121	EDA	a leakage aware design methodology for power-gated programmable architectures	2006	-6.4675115270090195	13.285692681851833	1972148
1972271	EDA	physical design methodology of power gating circuits for standard-cell-based design	2006	-5.8054648227220405	13.350998406873574	1972298
1973380	Logic	cmos pass-gate no-race charge-recycling logic (cpncl)	1999	-7.2155448356116745	13.667487075465825	1973407
1974110	EDA	high input- and output-impedance functionality implementation in hv soi voltage buffers	2013	-6.5998886409167286	13.203888980010555	1974137
1974617	Arch	a low-power mddi-client architecture using on-off byte counter	2010	-6.755993119314151	13.896543906197936	1974644
1975142	EDA	a novel approach for skew compensation in energy recovery clock distribution networks	2008	-6.863253429386224	13.375413561708946	1975169
1975375	Robotics	3d domain wall memory-cell structure, array architecture and operation algorithm with anti-disturbance	2017	-5.4799562971215146	13.877375421407447	1975402
1975991	EDA	a 2mb reram with two bits error correction codes circuit for high reliability application	2013	-6.347499424795482	14.008086497953913	1976018
1976081	EDA	a near-threshold 7t sram cell with high write and read margins and low write time for sub-20 nm finfet technologies	2015	-6.68217759198966	14.105159448105445	1976108
1976135	EDA	nbti-aware sleep transistor design for reliable power-gating	2009	-6.1042139172304015	13.531617288529313	1976162
1976189	EDA	delay-based dual-rail pre-charge logic	2009	-6.90730297748738	13.5557710378031	1976216
1976352	EDA	a configurable and lightweight timing monitor for fault attack detection	2016	-5.445417605643247	14.862667478040494	1976379
1977720	Arch	sub-1v, robust and compact 6t sram cell in double gate mos technology	2007	-6.486461536977023	13.837279267678376	1977747
1978149	EDA	a 32nm tunnel fet sram for ultra low leakage	2012	-6.605785176096506	13.916128285528677	1978176
1978363	EDA	snm-aware power reduction and reliability improvement in 45nm srams	2011	-6.444972634387391	13.797343825165862	1978390
1978896	EDA	analysis and optimization of nbti induced clock skew in gated clock trees	2009	-6.113567402515424	13.2800751297965	1978923
1979604	EDA	run-time adaptive performance compensation using on-chip sensors	2011	-6.056390168103789	13.72164190787662	1979631
1980958	Arch	a high-speed low-energy dynamic pla using an input-isolation scheme	2006	-6.52155777902117	13.56857787484504	1980985
1981669	EDA	output remapping technique for critical paths soft-error rate reduction	2010	-5.777843925987224	13.66496724762468	1981696
1981671	Arch	a self-alignment row-by-row variable-vdd scheme reducing 90% of active-leakage power in sram's	2007	-6.650313933084821	14.095761224621846	1981698
1982733	EDA	i/o standard based thermal/energy efficient green communication for wi-fi protected access on fpga	2014	-6.931313483795072	14.818607901494644	1982760
1982968	EDA	time-zero-variability and bti impact on advanced finfet device and circuit reliability	2018	-5.967842421024676	13.417182433908527	1982995
1983054	Arch	a single-vdd half-clock-tolerant fine-grained dynamic voltage scaling pipeline	2015	-7.10576519628693	14.231715867806326	1983081
1983085	Arch	low power implementation of trivium stream cipher	2012	-6.968201989272165	14.851068892554311	1983112
1983132	EDA	a high-speed, low-power 3d-sram architecture	2008	-6.416753412452843	13.694541688702307	1983159
1983147	EDA	ultra-low voltage split-data-aware embedded sram for mobile video applications	2012	-6.882093925016508	14.159304795834672	1983174
1983435	Arch	impact of gate-length biasing on threshold-voltage selection	2006	-6.3820390650073335	13.808164700684776	1983462
1984493	EDA	low power fpga design using post-silicon device aging (abstract only)	2013	-6.0365143053386365	13.26269549368464	1984520
1984995	Vision	sense-amplifier-based flip-flop with transition completion detection for low-voltage operation	2018	-6.862968598262433	14.021160742728968	1985022
1985019	Arch	utilizing the effect of relative delay on energy dissipation in low-power on-chip buses	2004	-6.96226526501606	13.977251916254305	1985046
1985837	Arch	leakage control and tolerance challenges for sub-0.1Âµm microprocessor circuits	2001	-6.488820315178073	13.933549118032806	1985864
1986491	EDA	a body bias generator with low supply voltage for within-die variability compensation	2014	-6.562961714941668	13.859309512585375	1986518
1986598	Arch	lisa: maximizing ro puf's secret extraction	2010	-5.535907613829679	15.031247703873186	1986625
1986798	EDA	in situ measurement of aging-induced performance degradation in digital circuits	2016	-5.70069623067685	13.405210784374779	1986825
1987111	EDA	a novel true random number generator design leveraging emerging memristor technology	2015	-6.832036524634074	13.783704399343714	1987138
1987141	EDA	thermal gradient aware clock skew scheduling for fpgas	2010	-5.532098037361576	13.657381389946842	1987168
1987402	Logic	go based hierarchical framework for inference of gene regulatory networks	2008	-6.662474974500779	13.822428380024347	1987429
1987543	EDA	256 gb 3 b/cell v-nand flash memory with 48 stacked wl layers	2017	-6.664788400912813	14.088819418596973	1987570
1987726	Arch	optimized march test flow for detecting memory faults in sram devices under bit line coupling	2011	-6.220748095735973	13.493538023937298	1987753
1988311	EDA	combinational logic synthesis for material implication	2011	-5.524729223539373	13.55898322013702	1988338
1988345	Arch	synchronous-logic and asynchronous-logic 8051 microcontroller cores for realizing the internet of things: a comparative study on dynamic voltage scaling and variation effects	2013	-6.230274463781337	14.097792772635634	1988372
1988537	Arch	power proportional adder design for internet of things in a 65 nm process	2017	-6.8397313343243	13.817164663579144	1988564
1989498	EDA	a fine-grained many vt design methodology for ultra low voltage operations	2012	-6.215337932478155	13.69214189362798	1989525
1989681	Arch	area optimized cmos layouts of a 50 gb/s low power 4:1 multiplexer	2015	-7.116253151996768	13.82301351500144	1989708
1990294	Arch	nonvolatile memory with extremely low-leakage indium-gallium-zinc-oxide thin-film transistor	2012	-6.795812532569583	14.245692036874956	1990321
1990677	EDA	nv-clustering: normally-off computing using non-volatile datapaths	2018	-5.945075724390755	13.896894287318895	1990704
1990936	Arch	a 6.4gb/s/pin at sub-1v supply voltage tx-interleaving technique for mobile dram interface	2015	-6.986303792099563	14.219114399848545	1990963
1991055	EDA	effects of parameter variations on timing characteristics of clocked registers	2005	-5.985362440375823	13.239530829935944	1991082
1991239	EDA	reducing the configuration loading time of a coarse grain multicontext reconfigurable device	2003	-5.8549289754485345	13.653491511801601	1991266
1991609	EDA	ultra-efficient (embedded) soc architectures based on probabilistic cmos (pcmos) technology	2006	-5.54943418794974	13.757075994090627	1991636
1991747	EDA	stbc: side channel attack tolerant balanced circuit with reduced propagation delay	2017	-5.625768073823678	15.101951915171757	1991774
1991837	EDA	pipelining for dual supply voltages	2016	-6.791668444556963	13.314346768372367	1991864
1991848	Arch	low power high speed analog-to-digital converter for wireless communications	2000	-6.375382084178726	14.287377470375748	1991875
1991994	EDA	noise-resilient sram physically unclonable function design for security	2016	-5.644807945122514	14.895360752314053	1992021
1992049	EDA	triple-threshold static power minimization in high-level synthesis of vlsi cmos	2007	-6.538278654282353	13.311921122066524	1992076
1992668	EDA	soft delay error effects in cmos combinational circuits	2004	-5.942455235373724	13.44100374828006	1992695
1992699	EDA	a 0.8v algorithmically defined buffer and ring oscillator low-energy design for nanometer socs	2006	-7.065542918729592	13.671204502821615	1992726
1992791	EDA	soft error hardening for logic-level designs	2006	-5.3790586801609965	13.490744563892086	1992818
1993392	EDA	a highly reliable lightweight puf circuit with temperature and voltage compensated for secure chip identification	2017	-5.8559315026511465	14.897748721100221	1993419
1993586	EDA	impact of single event upset on voltage and current behaviors of cntfet sram and a comparison with cmos sram	2017	-5.920947594915315	13.542184642132867	1993613
1993648	EDA	exploit imbalanced cell writes to mitigate write disturbance in dense phase change memory	2015	-5.826947662037298	14.175558370489169	1993675
1994334	EDA	14.6 an all-digital power-delivery monitor for analysis of a 28nm dual-core arm cortex-a57 cluster	2015	-5.396169333577339	13.791054798440161	1994361
1995534	Arch	designing a differential 3r-2bit rram cell for enhancing read margin in cross-point rram arrays	2017	-6.58361658280126	14.219327574775825	1995561
1995788	Arch	nemscam: a novel cam cell based on nano-electro-mechanical switch and cmos for energy efficient tlbs	2015	-6.538935390563627	14.168255044018686	1995815
1996788	EDA	impact of variability effects on finfet transistors and combinational cells	2016	-6.0943831297376265	13.416002750743337	1996815
1997025	Arch	relation between hci-induced performance degradation and applications in a risc processor	2012	-5.698176604926813	13.489139276826787	1997052
1997260	EDA	characterization of low drop-out during ageing and design for yield	2017	-6.131167003763291	13.43134623376085	1997287
1997859	EDA	using iddt current degradation to monitor ageing in cmos circuits	2016	-6.012072414444008	13.641389202357328	1997886
1998001	EDA	variation tolerant noc design by means of self-calibrating links	2008	-6.026785009297467	13.641672313933116	1998028
1998649	Arch	the progresses of mram as a memory to save energy consumption and its potential for further reduction	2015	-6.028238131162027	14.093025595004285	1998676
1999354	Security	implementing cryptography on tft technology for secure display applications	2006	-5.3762139610839546	15.047639734251087	1999381
2000036	EDA	adaptive power gating of 32-bit kogge stone adder	2016	-6.686745664824199	13.60373316642282	2000063
2001934	EDA	dynamic thermal-aware scheduling on chip multiprocessor for soft real-time system	2009	-5.7460371314440355	13.461340536092534	2001961
2002096	EDA	thermal-aware methodology for repeater insertion in low-power vlsi circuits	2007	-6.594869225686238	13.452203743260641	2002123
2002355	EDA	logic area reduction using the deep trench isolation technique based on 40 nm embedded pcm process	2017	-6.423902780131162	13.984635087070115	2002382
2003092	EDA	gasp: a minimal fifo control	2001	-6.702949995550043	13.903365831817432	2003119
2003192	EDA	an area-efficient 96.5%-peak-efficiency cross-coupled voltage doubler with minimum supply of 0.8 v	2014	-6.9660381566808445	14.2412802515733	2003219
2003368	EDA	2t1m-based double memristive crossbar architecture for in-memory computing	2016	-6.9976445098305655	13.393847281503033	2003395
2003380	EDA	statistical mixed vt allocation of body-biased circuits for reduced leakage variation	2008	-6.215776895381628	13.293649048782875	2003407
2003854	EDA	improving the energy efficiency of pipelined delay lines through adaptive granularity	2015	-5.9761650107193205	14.072960860871367	2003881
2004093	EDA	aging and voltage scaling impacts under neutron-induced soft error rate in sram-based fpgas	2014	-5.648418433321737	13.514115977550144	2004120
2004729	EDA	40-nm 64-kbit buffer/backup sram with 330 nw standby power at 65Â°c using 3.3 v io moss for pmic less mcu in iot applications	2018	-6.7940655526896006	14.208474621151774	2004756
2005359	EDA	input and transistor reordering for nbti and hci reduction in complex cmos gates	2012	-6.048546106983347	13.516513456923626	2005386
2006150	EDA	a 4ghz, low latency tcam in 14nm soi finfet technology using a high performance current sense amplifier for ac current surge reduction	2015	-6.607621455634079	14.136698253391547	2006177
2006376	EDA	experimental demonstration of a nanoelectromechanical switch-based logic library including sequential and combinational gates	2016	-6.607484982370428	13.459632655169747	2006403
2006434	Arch	tile-based design of a serial memory in qca	2005	-6.2142510939710105	13.672269098377573	2006461
2006838	Arch	high read stability and low leakage cache memory cell	2007	-6.5445672172555005	14.123667828507642	2006865
2007423	EDA	low power multiplier designs based on improved column bypassing schemes	2006	-6.792304877286699	13.851065164593267	2007450
2007698	Arch	8 gb 3-d ddr3 dram using through-silicon-via technology	2010	-6.279440331408278	13.361229731930244	2007725
2007837	Arch	interconnect networks for memristor crossbar	2015	-6.1402352192583525	13.491477460077931	2007864
2008314	EDA	robust ultra-low power subthreshold logic flip-flop design for reconfigurable architectures	2006	-5.438211936710829	13.7384549735598	2008341
2008407	EDA	a 45nm dual-port sram with write and read capability enhancement at low voltage	2007	-6.743536910984735	14.083325973946664	2008434
2008416	EDA	full-custom design of low leakage data preserving ground gated 6t sram cells to facilitate single-ended write operations	2012	-6.697603817814843	14.034426688534072	2008443
2008614	Arch	a memristor-based architecture combining memory and image processing	2013	-5.481314610932953	13.965346242717668	2008641
2009544	Arch	design and analysis of sttram-based ternary content addressable memory cell	2017	-6.891594769582825	14.178788246020016	2009571
2010620	EDA	self-resetting latches for asynchronous micro-pipelines	2007	-6.190500413553396	13.47747554537584	2010647
2011053	Arch	design and performance parameters of an ultra-low voltage, single supply 32bit processor implemented in 28nm fdsoi technology	2015	-6.272003050781492	14.011602343623245	2011080
2012577	Security	remanence decay side-channel: the puf case	2016	-5.487717576688354	15.070205930817465	2012604
2012641	EDA	memory chips with adjustable configurations	1999	-6.305207236210313	13.275530331258198	2012668
2012800	Arch	evaluation of spin-hall-assisted stt-mram for cache replacement	2016	-5.54042463091786	14.130920135987495	2012827
2013164	EDA	highly interleaved 5b 250ms/s adc with redundant channels in 65nm cmos	2008	-6.202216183086255	13.755214118526268	2013191
2013461	EDA	a low-power management technique for high-performance domino circuits	2011	-6.196845142843232	13.884839796766856	2013488
2014112	EDA	bidirectional single-supply level shifter with wide voltage range for efficient power management	2012	-6.9289195244717945	13.57901579406539	2014139
2014202	EDA	analysis and design of low-power multi-threshold mcml	2004	-6.689498163262009	13.302749725410106	2014229
2014340	EDA	selective redundancy-based design techniques for the minimization of local delay variations	2010	-5.389128954357799	13.55109113261183	2014367
2014545	EDA	low power single bitline 6t sram cell with high read stability	2011	-6.547110900887148	13.957061348425214	2014572
2015455	EDA	a low cost and high reliability true random number generator based on resistive random access memory	2015	-6.058818031426612	14.897111321044633	2015482
2015501	Arch	a three-port nrerl register file for ultra-low-energy applications	2000	-6.747646216306232	14.064363451218405	2015528
2015787	EDA	a low complexity low power signal transition detector design for self-timed circuits	2010	-6.817410667865581	13.514936214398913	2015814
2016130	EDA	energy efficient computing by multi-mode addition	2016	-5.565680255544247	13.741674497371305	2016157
2016349	Arch	low-cost fortification of arbiter puf against modeling attack	2017	-5.371168909475298	15.083685455146995	2016376
2018444	EDA	a 350mvâ900mv 2.1ghz 0.011mm2 regular expression matching accelerator with aging-tolerant low-vmin circuits in 14nm tri-gate cmos	2016	-6.714128972306199	14.10757953063917	2018471
2018927	EDA	design and performance of virtually nonvolatile retention flip-flop using dual-mode inverters	2018	-6.468798318227582	14.045445964516349	2018954
2019414	Vision	feasibility of 3d integration	1990	-6.143798685978264	13.56050515112782	2019441
2019751	EDA	nbti-aware power gating for concurrent leakage and aging optimization	2009	-5.346403808326111	13.626665400769776	2019778
2020437	EDA	variation-aware logic mapping for crossbar nano-architectures	2011	-5.458846456479459	13.360273868713485	2020464
2020766	Arch	self-reconfigurable channel data buffering scheme and circuit design for adaptive flow control in power-efficient network-on-chips	2010	-5.8642786645958225	14.328054046034238	2020793
2020791	EDA	power-saving nano-scale drams with an adaptive refreshing clock generator	2008	-6.505710984980331	14.05957510289078	2020818
2021964	EDA	the exploitation of magnetization orientation encoded spin-transfer torque for an ultra dense non-volatile magnetic shift register	2016	-6.364716698185595	14.064820427427044	2021991
2022137	Arch	power consumption analysis of flip-flop based interconnect pipelining	2007	-6.69929255794867	13.361882528119967	2022164
2022498	Embedded	14nm finfet 1.5mb embedded high-k charge trap transistor one time programmable memory using dynamic adaptive programming	2018	-6.3005587332235535	13.778553913715761	2022525
2022600	EDA	double-gate soi devices for low-power and high-performance applications	2005	-6.515171229902459	13.750357545214975	2022627
2023150	Arch	sense amplifier pass transistor logic for energy efficient and dpa-resistant aes circuit	2014	-5.855031289848945	15.009762394014006	2023177
2023735	EDA	pushpull: short-path padding for timing error resilient circuits	2013	-5.5057501942391225	13.554974439235913	2023762
2024131	EDA	a 1kb 9t subthreshold sram with bit-interleaving scheme in 65nm cmos	2011	-6.689007092711008	14.11867147959553	2024158
2024179	EDA	low-power dual-element memristor based memory design	2010	-5.647404242705539	13.906014332453266	2024206
2024692	Arch	a pipeline architecture with 1-cycle timing error correction for low voltage operations	2013	-6.063887742088619	13.82313715102114	2024719
2024707	EDA	a 23.6mb/mm2 sram in 10nm finfet technology with pulsed pmos tvc and stepped-wl for low-voltage applications	2018	-5.530358461696697	14.027856615997687	2024734
2025472	EDA	hybrid memristor-cmos (memos) based logic gates and adder circuits.	2015	-7.2089525601340725	13.509241162661462	2025499
2025515	EDA	an optimal multi-functional unit dynamic instruction selection logic at submicron technologies	2008	-6.3304983035602715	13.391101572179402	2025542
2025518	EDA	a novel double floating-gate unified memory device	2012	-5.3653120694833465	13.620089531809775	2025545
2025631	EDA	strain silicon optimization for memory and logic in nano-scale cmos	2007	-6.564481733208831	13.831608028799948	2025658
2026316	Visualization	shared write-selection transistor cell and leakage-replication read scheme for large capacity mram macros	2009	-6.183863071097694	13.902762458566285	2026343
2026583	EDA	thermal challenges for heterogeneous 3d ics and opportunities for air gap thermal isolation	2014	-6.085976379496878	13.766288617228833	2026610
2026782	Arch	a new mismatch-dependent low power technique with shadow match-line voltage-detecting scheme for cams	2006	-7.077657650285549	14.042440251746257	2026809
2027243	EDA	a high-performance low-power static differential double edge-triggered flip-flop	2001	-6.938085479728469	13.566408826463842	2027270
2027416	EDA	ultra-low-leakage, robust finfet sram design using multiparameter asymmetric finfets	2016	-6.6303160173754385	13.979057492279768	2027443
2027773	EDA	a framework for optimizing thermoelectric active cooling systems	2010	-6.116154172235321	13.58920229120876	2027800
2027781	EDA	area and energy-efficient crosstalk avoidance codes for on-chip buses	2004	-6.871651349180096	13.663525186463252	2027808
2027880	EDA	architectural aspects in design and analysis of sot-based memories	2014	-5.368354822929502	14.168801125029374	2027907
2027917	EDA	circuit-level nbti macro-models for collaborative reliability monitoring	2010	-5.864781226446482	13.343793355817626	2027944
2029361	EDA	system-level design and performance modeling for multilevel interconnect networks for carbon nanotube field-effect transistors	2012	-6.024638163159101	13.63478844736151	2029388
2029854	EDA	dg-sram: a low leakage memory circuit	2005	-6.3985901055781875	13.890618836904686	2029881
2030072	EDA	low power and high performance circuit techniques for high fan-in dynamic gates	2004	-6.886173530073058	13.801730734539369	2030099
2030143	Arch	statistical optimization of finfet processor architectures under pvt variations using dual device-type assignment	2017	-6.5550263506509285	13.747568719493312	2030170
2030445	Arch	energy-efficient and highly-reliable nonvolatile fpga using self-terminated power-gating scheme	2016	-6.0059396755038925	13.997844965336292	2030472
2030792	EDA	a semi-static threshold-triggered delay element for low power applications	2011	-6.5504884737008	13.613892626691545	2030819
2031340	EDA	reversible and adiabatic computing: energy-efficiency maximized	2014	-6.656103542351164	13.620909183729351	2031367
2031657	Arch	live demonstration: an 800 mhz gain-cell embedded dram in 28 nm cmos bulk process for approximate computing applications	2018	-6.024735219353846	14.177124769542813	2031684
2032238	EDA	on the delay analysis of defective cntfets with undeposited cnts	2011	-5.967785679198879	13.284142337217348	2032265
2032953	EDA	high-temperature, high reliability eeprom design for automotive applications	2006	-6.076488670505496	13.837019285790007	2032980
2033785	Arch	digital computation in subthreshold region for ultralow-power operation: a deviceâcircuitâarchitecture codesign perspective	2010	-5.799537389664764	13.685777099274757	2033812
2034404	EDA	superior reliability and reduced time-dependent variability in high-mobility sige channel pmosfets for vlsi logic applications	2012	-6.031788859560024	13.550484622600054	2034431
2034642	EDA	dual threshold voltage domino adder design with pass transistor logic using standby switch for reducing sub-threshold leakage current	2014	-7.161558901446176	13.894591469565524	2034669
2035264	EDA	application of an soi 0.12-Âµm cmos technology to socs with low-power and high-frequency circuits	2003	-5.596766605034503	13.758158026487964	2035291
2036203	EDA	characterization of nbti induced temporal performance degradation in nano-scale sram array using iddq	2007	-6.015666990979253	13.371540053071787	2036230
2037755	EDA	low energy single event upset/single event transient-tolerant latch for deep submicron technologies	2009	-6.000799870150857	13.659822852284732	2037782
2039620	EDA	cost and power efficient timing error tolerance in flip-flop based microprocessor cores	2012	-5.4650100642996975	13.337117811016945	2039647
2039872	EDA	variability- and correlation-aware logical effort for near-threshold circuit design	2016	-6.169416925420988	13.398776336382316	2039899
2040278	Arch	back-bias generator for post-fabrication threshold voltage tuning applications in 22nm fd-soi process	2018	-6.700097415639229	13.858446489066162	2040305
2040429	Arch	an offset-tolerant fast-random-read current-sampling-based sense amplifier for small-cell-current nonvolatile memory	2013	-6.5770983117770685	14.23072987360343	2040456
2040485	EDA	low power address bus encoding using loop prediction	2014	-6.796115451277381	13.347488921677536	2040512
2040738	Embedded	a 512gb 3b/cell 3d flash memory on a 96-word-line-layer technology	2018	-6.09274396196941	14.091380268890937	2040765
2041285	Arch	spintronic device based non-volatile low standby power sram	2008	-6.126024822462035	14.299129996248364	2041312
2041956	Arch	dynamic synchronizer flip-flop performance in finfet technologies	2014	-6.051714605374857	13.546897322571773	2041983
2042248	Arch	evaluation of dual mode logic in 28nm fd-soi technology	2017	-6.986282102452135	13.687842472417008	2042275
2042498	HPC	a cam with mixed serial-parallel comparison for use in low energy caches	2004	-7.061410847998201	14.072944803766855	2042525
2042836	EDA	low-power logic circuit and sram cell applications with silicon on depletion layer cmos (sodel cmos) technology	2004	-6.62501825013327	13.886104945602204	2042863
2042982	Arch	a parallel hardware architecture for fast integral image computing	2014	-6.632610521638043	15.070998508432947	2043009
2043147	EDA	design methodology and optimization strategy for dual-vth scheme using commercially available tools	2001	-6.393468768875023	13.372781020047428	2043174
2043911	EDA	using edge-triggering in the asynchronous synthesis of write-after-read operations	2008	-7.038006685457512	13.544920912794206	2043938
2044577	EDA	carbon nanotubes blowing new life into np dynamic cmos circuits	2014	-6.821843682696947	13.906375274658833	2044604
2044674	Visualization	bias-induced healing of $v_{\text {min}}$ failures in advanced sram arrays	2017	-5.431454035800948	13.42718595473427	2044701
2045137	EDA	analysis and improvement of true random number generator based on autonomous boolean network	2017	-5.700758723943912	15.050695999679355	2045164
2045364	Arch	7.3 a resistance-drift compensation scheme to reduce mlc pcm raw ber by over 100Ã for storage-class memory applications	2016	-6.307369009410513	14.337678232998321	2045391
2046432	EDA	time-domain readout of 1t-1c dram cells	2018	-6.87800301291533	14.232755761766505	2046459
2046658	EDA	an adaptive pulse-triggered flip-flop for a high-speed and voltage-scalable standard cell library	2013	-6.175954839412517	13.573480850681586	2046685
2047309	EDA	design of 1mbit rram memory to replace eflash	2015	-6.246876744390134	13.50526448735236	2047336
2047975	EDA	placement and routing techniques to improve delay balance of wddl netlist in mfpga	2009	-5.506117574284781	14.675022460957567	2048002
2048465	EDA	an improved methodology for resilient design implementation	2015	-5.6231590723403935	13.357545943394356	2048492
2049097	EDA	optimization of the body bias voltage set (bbvs) for flex power fpga	2007	-6.548812929958048	13.953697212913337	2049124
2049121	EDA	energy optimization of pipelined digital systems using circuit sizing and supply scaling	2006	-6.442651968993236	13.230803739433556	2049148
2049317	EDA	adaptive voltage frequency scaling using critical path accumulator implemented in 28nm cpu	2016	-6.383313225098879	13.49792030519449	2049344
2050018	EDA	finfet based sram bitcell design for 32 nm node and below	2011	-6.367013322550031	13.409284219761993	2050045
2050216	Crypto	physical unclonable functions based on crossbar arrays for cryptographic applications	2013	-5.785162907467593	14.504003085746572	2050243
2051267	EDA	area and energy-efficient complementary dual-modular redundancy dynamic memory for space applications	2017	-6.009101715263108	13.925018218889436	2051294
2051650	EDA	physical design considerations of one-level rram-based routing multiplexers	2017	-6.838923192361874	13.8145827947698	2051677
2051894	EDA	energy efficiency of low swing signaling for emerging interposer technologies	2018	-6.453082133141372	13.697367872424849	2051921
2052428	EDA	energy efficient tri-state cnfet ternary logic gates	2018	-6.852918851165283	13.603535543928034	2052455
2053126	EDA	design for cold test elimination - facing the inverse temperature dependence (itd) challenge	2012	-5.742197340801741	13.495872208850944	2053153
2053621	EDA	reducing random-dopant fluctuation impact using footer transistors in many-core systems	2015	-5.974005820107777	13.481030072278848	2053648
2054763	Arch	area-efficient stt/cmos non-volatile flip-flop	2017	-6.452144803943478	14.140940372850132	2054790
2054933	EDA	cell transformations and physical design techniques for 3d monolithic integrated circuits	2013	-6.410385984779996	13.470839546175425	2054960
2055337	EDA	the application of non-volatile look-up-table operations based on multilevel-cell of resistance switching random access memory	2018	-6.985264474813844	13.969659682989136	2055364
2055682	EDA	high-speed cordic implementations using advanced circuit techniques	2001	-6.893151623061912	13.413403144224631	2055709
2055807	Arch	low power adder with adaptive supply voltage	2003	-6.98348324255571	13.760684073882738	2055834
2056121	EDA	crosstalk-aware multiple error detection scheme based on two-dimensional parities for energy efficient network on chip	2014	-6.676869669636046	13.845640695528711	2056148
2056333	Arch	reram-based 4t2r nonvolatile tcam with 7x nvm-stress reduction, and 4x improvement in speed-wordlength-capacity for normally-off instant-on filter-based search engines used in big-data processing	2014	-6.823461666053459	14.096901330828395	2056360
2056522	EDA	run-time active leakage reduction by power gating and reverse body biasing: an energy view	2008	-6.16364147345451	13.587403832191574	2056549
2056588	Arch	cell-to-array thermal-aware analysis of stacked rram	2017	-5.803366915982197	13.876645399727813	2056615
2057892	EDA	tft-lcd application specific low power sram using charge-recycling technique	2005	-6.842230412853187	14.180168032852544	2057919
2059136	Arch	reducing wakeup latency and energy of mtcmos circuits via keeper insertion	2008	-6.83223262370427	13.831277320618955	2059163
2059240	EDA	0.5-v highly power-efficient programmable logic using nonvolatile configuration switch in beol	2015	-6.863508766744856	13.896730522795416	2059267
2059368	EDA	a 0.35v 1.3pj/cycle 20mhz 8-bit 8-tap fir core based on wide-pulsed-latch pipelines	2016	-6.650587213062159	13.850963885227154	2059395
2060086	Arch	divide and concatenate: a scalable hardware architecture for universal mac	2003	-7.207343248877659	15.046963407773026	2060113
2060502	EDA	optimizing the power delivery network in a smartphone platform	2014	-5.752137743412411	14.160940745790578	2060529
2060977	Arch	test implications and challenges in near threshold computing special session	2016	-5.31377072539055	13.962548083107894	2061004
2061054	Arch	simultaneous switching noise considerations in the design of a high speed, multiported tlb of a server-class microprocessor	1999	-6.166731859987911	13.999553409067024	2061081
2062050	Arch	alternative architectures toward reliable memristive crossbar memories	2016	-6.078218559630175	14.084168076567394	2062077
2062591	HPC	massively parallel processor architectures: a co-design approach	2007	-6.307883760285527	13.893841253488016	2062618
2064558	EDA	optimization of scannable latches for low energy	2003	-6.437717668447942	13.392200186153172	2064585
2065156	Arch	a workload-aware neuromorphic controller for dynamic power and thermal management	2011	-5.414079099939948	14.108731186320712	2065183
2065636	EDA	signal characteristic and test exploitation for intermittent nanometer-scale cracks	2018	-5.862252657144049	13.25309498302588	2065663
2065771	EDA	grok-lab: generating real on-chip knowledge for intra-cluster delays using timing extraction	2013	-6.210422726815112	13.503969206761127	2065798
2066023	EDA	mzz-hvs: multiple sleep modes zig-zag horizontal and vertical sleep transistor sharing to reduce leakage power in on-chip sram peripheral circuits	2011	-6.277467085646782	13.996508403216527	2066050
2066380	EDA	feedback-based low-power soft-error-tolerant design for dual-modular redundancy	2018	-5.8965379193322445	13.317394512477806	2066407
2067065	Mobile	an examination of the effect of feature size scaling on effective power consumption in analog to digital converters	2006	-6.795611473062433	14.017492622783033	2067092
2067285	EDA	a unified methodology for power supply noise reduction in modern microarchitecture design	2008	-5.545808554349249	13.524077616219476	2067312
2067545	EDA	relays do not leak - cmos does	2013	-6.663913063209202	13.972652641855895	2067572
2067959	Arch	pulsed read in spin transfer torque (stt) memory bitcell for lower read disturb	2013	-6.188297344031482	13.894231174018486	2067986
2069548	EDA	implications of accelerated self-healing as a key design knob for cross-layer resilience	2017	-5.324519089509058	13.94263543363904	2069575
2070402	EDA	leakage power attack-resilient symmetrical 8t sram cell	2018	-5.499267160221787	15.089425304700965	2070429
2070885	EDA	energy-efficient aes subbytes transformation circuit using asynchronous circuits for ultra-low voltage operation	2015	-6.487368590123494	14.50642790310045	2070912
2070998	Arch	a low-power sram design using quiet-bitline architecture	2005	-6.7758621896417175	14.12118069035707	2071025
2071102	EDA	multi-stage power gating based on controlling values of logic gates	2011	-6.9225804746821495	13.97240612667312	2071129
2071300	EDA	design and analysis of mux using adiabatic techniques ecrl and pfal	2013	-7.0652902371932065	13.257317666155313	2071327
2073550	EDA	characterizing chip-multiprocessor variability-tolerance	2008	-5.429560727422673	13.89453037059936	2073577
2074380	EDA	a design of high performance full adder with memristors	2017	-7.166801376888636	13.207737532295589	2074407
2075409	Arch	experimental analysis of buried sige pmosfets from the perspective of aggressive voltage scaling	2011	-5.909937999063317	13.58433865593528	2075436
2077409	Arch	a novel low area overhead body bias fpga architecture for low power applications	2009	-6.1941211210860745	13.917920169140912	2077436
2077959	Crypto	a digital-based low-power fully differential comparator	2017	-6.9071687894991705	13.839570832343814	2077986
2077998	EDA	low-power dual dynamic node pulsed hybrid flip-flop featuring efficient embedded logic	2013	-7.154219491086368	13.650686698804336	2078025
2078288	EDA	quantifying irreversible information loss in digital circuits	2014	-6.689711269585422	13.595449846095061	2078315
2078340	EDA	flip-flop energy/performance versus clock slope and impact on the clock network design	2010	-6.7813849377170445	13.28829211609718	2078367
2079881	Arch	a novel cross-point mram with diode selector capable of high-density, high-speed, and low-power in-memory computation	2018	-6.567890158214707	13.997054186765421	2079908
2080452	EDA	negative bias temperature instability and gate oxide breakdown modeling in circuits with die-to-die calibration through power supply and ground signal measurements	2017	-6.0605954765452905	13.264061208037093	2080479
2080467	Arch	advanced analysis of cell stability for reliable sram pufs	2014	-5.783827072703513	14.521530147996378	2080494
2080540	Mobile	a match-line dynamic energy reduction technique for high-speed ternary cam using dual feedback sense amplifier	2014	-7.147288412666717	14.194532150765305	2080567
2080637	Arch	design models of resistive crossbar arrays with selector devices	2016	-6.2886226557005465	13.863264217325462	2080664
2081291	HPC	energy efficiency limits of logic and memory	2016	-5.9857722651300085	13.780269927399369	2081318
2082668	Arch	dual pillar spin-transfer torque mrams for low power applications	2013	-5.58045313817932	13.951413088759338	2082695
2083629	EDA	an efficient dual-supply design for low-power mobile systems	2012	-7.07226030651776	13.812988013515234	2083656
2083689	HPC	power comparison of throughput optimized ic busses	2003	-6.524610262381207	13.497067430091967	2083716
2083953	EDA	fpga based on integration of memristors and cmos devices	2010	-6.48842163775025	13.695541097482069	2083980
2084046	EDA	dynamic voltage and frequency scaling for power- constrained design using process voltage and temperature sensor circuits	2011	-6.088414569764553	13.780606005303936	2084073
2084296	EDA	increase in read noise margin of single-bit-line sram using adiabatic change of word line voltage	2014	-6.774078963422032	14.070444658012205	2084323
2085117	EDA	a design technique for energy reduction in nora cmos logic	2006	-7.083605655628048	13.811145056044671	2085144
2085360	EDA	noise-aware dvfs transition sequence optimization for battery-powered iot devices	2018	-6.066875955730916	13.98922663319011	2085387
2085491	EDA	power reduction through iterative gate sizing and voltage scaling	1999	-5.88809359720914	13.633905931825245	2085518
2085555	EDA	circuit optimizations to minimize energy in the global interconnect of a low-power-fpga (abstract only)	2013	-6.601300256545638	13.312877695511506	2085582
2086207	EDA	new mtcmos flip-flops with simple control circuitry and low leakage data retention capability	2007	-6.807480206446347	13.933597168197966	2086234
2086276	EDA	process-variation aware multi-temperature test scheduling	2014	-5.6273933799955485	13.208170796612313	2086303
2086968	EDA	design and implementation of a scalable encryption processor with embedded variable dc/dc converter	1999	-6.870983761998111	14.536587883958768	2086995
2087250	EDA	a novel technique to create energy-efficient contexts for reconfigurable logic	2007	-6.570870582604912	13.836302431558074	2087277
2087433	EDA	towards reversible qca computers: reversible gates and alu	2015	-5.735763395724026	13.253784675596313	2087460
2088200	EDA	radiation sensitivity of xor topologies in multigate technologies under voltage variability	2017	-6.032484361416824	13.374035005294822	2088227
2088299	EDA	dct based ring oscillator physical unclonable functions	2014	-5.306198257019246	15.005366261456988	2088326
2088434	EDA	inversion/non-inversion implementation for an 11, 424 gate-count dynamic optically reconfigurable gate array vlsi	2009	-5.432201290951248	13.817650651865092	2088461
2088843	EDA	resp: a robust physical unclonable function retrofitted into embedded sram array	2013	-5.761508074162791	14.843100818942013	2088870
2089270	EDA	an experimental study on body-biasing layout style focusing on area efficiency and speed controllability	2009	-6.628787454098103	13.365315707334636	2089297
2091017	EDA	low power analysis of dlx processor datapath using a novel clocking scheme	2010	-6.834839337915431	13.66650275282683	2091044
2091568	Arch	information-preserving logic based on logical reversibility to reduce the memory data transfer bottleneck and heat dissipation	2011	-5.883305936540282	14.004818080132218	2091595
2091928	Arch	a noise tolerant cache design to reduce gate and sub-threshold leakage in the nanometer regime	2003	-6.592304504407205	14.14498096226717	2091955
2094000	Arch	a three-dimensional dram using floating body cell in fdsoi devices	2012	-6.663549996139027	14.168488869445387	2094027
2094998	Arch	per-core dvfs with switched-capacitor converters for energy efficiency in manycore processors	2015	-6.1839172417259975	14.161329422877527	2095025
2095105	EDA	leveraging existing power control circuits and power delivery architecture for variability measurement	2010	-6.308653924740282	13.472464452136517	2095132
2095159	EDA	low-overhead fmax calibration at multiple operating points using delay-sensitivity-based path selection	2010	-6.0710366558927475	13.61337436585489	2095186
2095731	EDA	sliding basket: an adaptive ecc scheme for runtime write failure suppression of stt-ram cache	2016	-5.58898856708284	14.27399275936693	2095758
2095825	Arch	design exploration of inrush current aware controller for nonvolatile processor	2015	-5.781210739573307	14.151681603905713	2095852
2096474	Arch	power gating in wireless sensor networks	2008	-5.9669224313604445	13.947807881674475	2096501
2097346	EDA	tunnel fet based ultra-low-leakage compact 2t1c sram	2017	-6.611382537452852	13.869886687027652	2097373
2097584	EDA	an embedded reconfigurable ip core with variable grain logic cell architecture	2008	-6.9667599682431325	13.431107888863526	2097611
2097711	EDA	a comparative study on performance and reliability of 32-bit binary adders	2016	-6.643528335142044	13.674974035707631	2097738
2097939	Robotics	on power dissipation in information processing	2008	-7.004581946577886	13.305783594062211	2097966
2098040	EDA	mathematically assisted adaptive body bias (abb) for temperature compensation in gigascale lsi systems	2006	-6.3552744046473695	13.384971189965633	2098067
2098112	EDA	adaptive delay correction for runtime variation in dynamic voltage scaling systems	2008	-6.100752537840033	13.7254329778251	2098139
2098845	Arch	a 0.9um2 1t1r bit cell in 14nm soc process for metal-fuse otp array with hierarchical bitline, bit level redundancy, and power gating	2016	-6.379477769206324	14.064826107056627	2098872
2099081	EDA	an energy-efficient dual-edge triggered level-converting flip-flop	2007	-6.632454298436313	13.767409065900994	2099108
2099402	Arch	reducing switching latency and energy in stt-mram caches with field-assisted writing	2016	-5.706355532587639	14.13159396453663	2099429
2099652	EDA	improved read voltage margins with alternative topologies for memristor-based crossbar memories	2013	-6.271844805922785	13.985985420966273	2099679
2100598	EDA	a 45nm soi embedded dram macro for power7tm 32mb on-chip l3 cache	2010	-5.375056050456713	14.091841102210164	2100625
2101574	HPC	an efficient sparse matrix format for accelerating regular expression matching on field-programmable gate arrays	2015	-7.120599403766345	15.090853299728206	2101601
2102279	EDA	energy-saving design technique achieved by latched pass-transistor adiabatic logic	2005	-7.122083937241416	13.765461871114669	2102306
2102684	EDA	dynamic virtual ground voltage estimation for power gating	2008	-6.315168441821012	13.636478111167472	2102711
2102852	Visualization	dfv-aware flip-flops using c-elements	2011	-5.5771578830657065	13.310092013934678	2102879
2103218	EDA	chip-level performance improvement using triple damascene wiring design concept for the 0.13 Âµm cmos generation and beyond	2006	-5.634303175682773	13.932286001824314	2103245
2103549	EDA	asynchronous sub-threshold ultra-low power processor	2015	-6.017761613715397	14.086039723890474	2103576
2103577	EDA	skew minimization with low power for wide-voltage-range multipower-mode designs	2016	-6.684153988552662	13.662312348270286	2103604
2103776	EDA	highly pipelined asynchronous fpgas	2004	-6.639458771652002	13.394074971281652	2103803
2103841	EDA	on the interaction between power-aware fpga cad algorithms	2003	-6.4968047670107865	13.206425073116806	2103868
2103949	EDA	a dynamic and differential cmos logic style to resist power and timing attacks on security ic's	2004	-5.639919428582821	15.094111171514234	2103976
2104392	EDA	underlap engineered eight-transistor sram cell for stronger data stability enhanced write ability and suppressed leakage power consumption	2013	-6.783094865837387	14.146924599336623	2104419
2104451	EDA	analog cellular neural network for application in physical unclonable functions	2016	-5.654339629827764	15.003642980742073	2104478
2104667	HPC	processing in-memory realization using quantum dot cellular automata	2016	-6.498741357431206	13.92419461556226	2104694
2105190	EDA	40-nm embedded split-gate monos (sg-monos) flash macros for automotive with 160-mhz random access for code and endurance over 10 m cycles for data at the junction temperature of 170  $^{\circ}$c	2014	-6.81031952283367	14.242885621916502	2105217
2105400	EDA	low power integrated scan-retention mechanism	2002	-6.519754526613841	13.911223957862768	2105427
2106159	EDA	process-variation-aware adaptive cache architecture and management	2009	-5.854163079198699	13.366750252308776	2106186
2106190	EDA	a current mode sense amplifier with self-compensation circuit for sram application	2013	-6.984959870983043	13.88586189549641	2106217
2106730	Arch	a novel scheme for tolerating single event/multiple bit upsets (seu/mbu) in non-volatile memories	2016	-5.953056527512104	13.957025597594875	2106757
2107667	EDA	a domino circuit technique for noise-immune high fan-in gates	2018	-6.759145303320549	13.796733015841985	2107694
2108115	EDA	low power design flow with static and statistical timing analysis	2012	-6.587764523605861	13.309299789348236	2108142
2109158	Arch	a novel tfet 8t-sram cell with improved noise margin and stability	2018	-6.589776803881066	13.951426518894985	2109185
2109781	Arch	scalability of pcmo-based resistive switch device in dsm technologies	2010	-5.8189129615727655	13.540046034262481	2109808
2110711	EDA	asynchronous physical unclonable function using fpga-based self-timed ring oscillator (abstract only)	2014	-5.667269913756392	14.972010938909055	2110738
2110979	EDA	characterization of logic circuit techniques and optimization for high-leakage cmos technologies	2005	-6.447802051441489	13.256092709586456	2111006
2111105	Metrics	program interference in mlc nand flash memory: characterization, modeling, and mitigation	2013	-5.8686665920938585	13.766824967253633	2111132
2111352	EDA	design automation for a 3dic fft processor for synthetic aperture radar: a case study	2009	-5.347466077904897	13.993527631908407	2111379
2111782	EDA	secure and reliable xor arbiter puf design: an experimental study based on 1 trillion challenge response pair measurements	2017	-5.574769775991256	15.092751524750538	2111809
2112144	EDA	a timing failure tolerance design with in-field simultaneous error detection and correction	2015	-5.914950667358397	13.894718070642087	2112171
2112186	EDA	wl-vc sram: a low leakage memory circuit for deep sub-micron design	2006	-6.544642159414487	13.894536650594326	2112213
2112244	Arch	evaluation of multiple supply and threshold voltages for low-power finfet circuit synthesis	2008	-6.104259613009466	13.38352154077582	2112271
2112436	Arch	analysis of process variation's effect on sram's read stability	2006	-6.307063506960153	13.565489579234569	2112463
2112883	EDA	single-phase sp-domino: a limited-switching dynamic circuit technique for low-power wide fan-in logic gates	2008	-7.228394919109277	13.695960825299027	2112910
2113154	EDA	design and realization of a low power register file using energy model	2002	-6.280258550282008	13.769412776126778	2113181
2114319	Arch	drail: a novel physical layout methodology for power gated circuits	2012	-6.2975803784079565	13.359975226487787	2114346
2114685	EDA	a novel circuit design of true random number generator using magnetic tunnel junction	2016	-5.732305384620818	14.91505958932528	2114712
2114705	EDA	design of threshold dominant delay physical unclonable functions in 65nm cmos	2014	-5.793063062380782	14.804171143394273	2114732
2114831	Arch	secure implementation of tel-compatible flip-flops using a standard-cell approach	2018	-5.913059082437104	14.877524657431524	2114858
2115552	EDA	reliability-aware cross-layer custom instruction screening	2013	-5.573842072205942	13.422211500472569	2115579
2116554	EDA	low voltage flash memory design based on floating gate soffet	2016	-6.461271295134338	14.123921870189099	2116581
2117164	EDA	knapbind: an area-efficient binding algorithm for low-leakage datapaths	2003	-6.862372391448887	13.353795502960743	2117191
2117498	EDA	adaptive frequency and biasing techniques for tolerance to dynamic temperature-voltage variations and aging	2007	-6.102646179396635	14.047594277797305	2117525
2118500	Arch	influence of parasitic capacitance variations on 65 nm and 32 nm predictive technology model sram core-cells	2008	-6.1472741978655545	13.357497053360527	2118527
2118614	EDA	power-gated differential logic style based on double-gate controllable-polarity transistors	2013	-6.736055136361914	13.763130196095286	2118641
2118829	EDA	a post-silicon hold time closure technique using data-path tunable-buffers for variation-tolerance in sub-threshold designs	2018	-5.93867123665476	13.310807166800421	2118856
2119119	EDA	low power digital design in fpgas (poster abstract): a study of pipeline architectures implemented in a fpga using a low supply voltage to reduce power consumption	2000	-6.455722789109366	13.797326573606465	2119146
2119138	Arch	optimum threshold-voltage tuning for low-power, high-performance microprocessor	2005	-6.5736315112744546	13.714672640535722	2119165
2119466	EDA	triple-rail mos current mode logic for high-speed self-timed pipeline applications	2006	-7.063532499657082	13.650962885024269	2119493
2121145	EDA	efficient sr-latch puf	2015	-5.784822601974278	14.897959632877651	2121172
2121294	Arch	standby power management for a 0.18/spl mu/m microprocessor	2002	-5.809018735898927	13.941461602525944	2121321
2121409	EDA	6t sram performance and power gain using double gate mos in 28nm fdsoi technology	2013	-6.576141411290912	13.979798657993774	2121436
2121654	EDA	leakage minimization using self sensing and thermal management	2010	-5.518827227032095	13.55497048979791	2121681
2121721	EDA	a high performance iddq testable cache for scaled cmos technologies	2002	-6.127360089765806	13.400829898089485	2121748
2121843	EDA	a 450ps access-time sram macro in 45nm soi featuring a two-stage sensing-scheme and dynamic power management	2008	-6.654394488678091	13.974979147327991	2121870
2122196	Arch	novel adaptive power gating strategy of tsv-based multi-layer 3d ic	2015	-6.765531782383998	13.2048487871717	2122223
2122681	Arch	a low-energy variation-tolerant asynchronous tcam for network intrusion detection systems	2013	-6.942915323112572	13.96536204274112	2122708
2122884	EDA	a subthreshold baseband processor core design with custom modules and cells for passive rfid tags	2018	-7.117135050231321	14.239446294914075	2122911
2123392	EDA	cascade2d: a design-aware partitioning approach to monolithic 3d ic with 2d commercial tools	2016	-5.356931588302716	13.65873399209667	2123419
2123412	EDA	synthesis design strategies for energy-efficient microprocessors	2016	-6.582872701073452	13.756801136326333	2123439
2123487	EDA	a 1mb 28nm stt-mram with 2.8ns read access time at 1.2v vdd using single-cap offset-cancelled sense amplifier and in-situ self-write-termination	2018	-6.557898282656785	14.15408784774783	2123514
2124035	Embedded	an all-digital and jitter-quantizing true random number generator in sram-based fpgas	2018	-6.166763670612652	14.939727396469758	2124062
2124952	EDA	session 3 â optical interconnect and reliability enhancement techniques	2015	-6.4507731005496085	13.884497702935029	2124979
2124954	EDA	cmcs: current-mode clock synthesis	2017	-7.183639142002074	13.69660956940944	2124981
2125301	EDA	clock-gating in fpgas: a novel and comparative evaluation	2006	-6.123314490949094	13.81018819906069	2125328
2126847	Arch	modeling the impact of dynamic voltage scaling on 1t-1j stt-ram write energy and performance	2015	-6.1368272602965535	13.999270890435765	2126874
2127140	EDA	low power and robust memory circuits with asymmetrical ground gating	2016	-6.650621579198869	14.018773108589315	2127167
2127544	EDA	a 4mb embedded slc resistive-ram macro with 7.2ns read-write random-access time and 160ns mlc-access capability	2011	-6.437325935560489	14.126969768516407	2127571
2128346	EDA	improved implementation of crl and scrl gates for ultra low power	2009	-6.859544602289053	13.579632684449912	2128373
2129924	EDA	design of low power multiplier with energy efficient full adder using dptaal	2013	-7.148147187819091	13.78620570767614	2129951
2130332	EDA	techniques for improved reliability in memristive crossbar puf circuits	2016	-5.533239044648076	14.81257995267606	2130359
2130826	EDA	high energy efficient ultra-low voltage sram design: device, circuit, and architecture	2012	-5.884561618049573	13.91022543293124	2130853
2130967	Vision	correlations between well potential and seus measured by well-potential perturbation detectors in 65nm	2011	-6.072163125311148	13.316404301950008	2130994
2131002	EDA	design of a flexible reactivation cell for safe power-mode transition in power-gated circuits	2009	-6.831288698637267	13.655462776862915	2131029
2132361	Arch	minimal exercise vector generation for reliability improvement	2017	-5.386524126923986	13.566280775894866	2132388
2133335	EDA	a 0.5v vmin 6t sram in 28nm utbb fdsoi technology using compensated wlud scheme with zero performance loss	2016	-6.7707633905790265	14.225439932473892	2133362
2133461	EDA	analysis and optimization of enhanced mtcmos scheme	2004	-6.5440404892853525	13.558105131661412	2133488
2133727	EDA	design implications of memristor-based rram cross-point structures	2011	-5.800971642187854	13.922018958248874	2133754
2134272	Arch	increasing design space of the instruction queue with tag coding	2005	-6.989221811438039	14.25814001029608	2134299
2134511	EDA	an asymmetric adaptive-precision energy-efficient 3dic multiplier	2013	-7.192632904988884	13.879219419708695	2134538
2134832	EDA	enhancing noise sensitivity of embedded srams for robust true random number generation in socs	2016	-5.605121704292512	14.841039550043595	2134859
2134875	EDA	modeling of layout aware line-edge roughness and poly optimization for leakage minimization	2011	-6.5234267816045	13.287971226609965	2134902
2135255	EDA	aging monitoring in sram sense amplifiers	2018	-5.824181590136706	13.711210074044649	2135282
2135337	EDA	sram assist techniques for operation in a wide voltage range in 28-nm cmos	2012	-6.086748410579522	13.436276636440713	2135364
2136072	EDA	power efficient variability compensation through clustered tunable power-gating	2011	-6.406671660890994	13.275088921845176	2136099
2136095	Arch	rram-based 7t1r nonvolatile sram with 2x reduction in store energy and 94x reduction in restore energy for frequent-off instant-on applications	2015	-6.546002413083242	14.05151744210638	2136122
2136172	EDA	a novel slope detection technique for robust sttram sensing	2015	-6.411299221137197	14.113195654892024	2136199
2138144	EDA	performance benefits of monolithically stacked 3-d fpga	2006	-6.246982840209838	13.975855098010335	2138171
2138439	EDA	complementary nano-electromechanical switches for ultra-low power embedded processors	2009	-6.660282321075683	13.861170040354846	2138466
2138798	EDA	construction of seu tolerant flip-flops allowing enhanced scan delay fault testing	2010	-6.277666764893545	13.76110770521755	2138825
2139685	EDA	a 65nm 8t sub-vt sram employing sense-amplifier redundancy	2007	-6.244730319825279	13.730018555665088	2139712
2140140	EDA	ipuf: interconnect puf with self-masking circuit for performance enhancement	2017	-5.788971849731218	14.616811086876691	2140167
2140215	EDA	hielm: highly flexible in-memory computing using stt mram	2018	-5.803236715281843	14.522036259720545	2140242
2140390	EDA	low-power design under variation using error prevention and error tolerance (invited paper)	2012	-5.584041603608125	13.240687473408125	2140417
2141272	Arch	impact of back gate biasing schemes on energy and robustness of ulv logic in 28nm utbb fdsoi technology	2013	-6.517766074749867	13.706284778073186	2141299
2141390	EDA	the evolution of ibm cmos dram technology	1995	-5.359459735312002	13.664487253869044	2141417
2141495	EDA	a 0.094um2 high density and aging resilient 8t sram with 14nm finfet technology featuring 560mv vmin with read and write assist	2015	-6.673453183946928	14.064090431506328	2141522
2141881	EDA	incorporating pvt variations in system-level power exploration of on-chip communication architectures	2008	-5.445100633706765	13.545891056118224	2141908
2142133	EDA	mecca: a robust low-overhead puf using embedded memory array	2011	-5.759638243118625	14.84019564687817	2142160
2143278	EDA	extraction of 3d parasitic capacitances in 90 nm and 22 nm nand flash memories	2009	-5.979928937529598	13.516720018929613	2143305
2143332	Arch	memristor-based discrete fourier transform for improving performance and energy efficiency	2016	-6.787980023173969	13.96885128983618	2143359
2145060	EDA	design margin exploration of spin-transfer torque ram (stt-ram) in scaled technologies	2010	-6.431107600711819	14.070113403331318	2145087
2145129	EDA	io clock network skew & performance analysis: a pentium-d case study	2006	-6.031676764764887	13.319037701549995	2145156
2145659	Crypto	an adc based random bit generator based on a double scroll chaotic circuit	2010	-6.040115075906812	15.089049955869912	2145686
2145784	EDA	energy-efficient design methodologies: high-performance vlsi adders	2010	-6.491450834933829	13.464813657003159	2145811
2145898	EDA	nbti in finfet circuits under the temperature effect inversion	2016	-6.12355956106355	13.512456595723062	2145925
2146425	EDA	analysis of layout density in finfet standard cells and impact of fin technology	2010	-6.586102370301927	13.581785583899865	2146452
2146429	EDA	sense amplifier half-buffer (sahb) a low-power high-performance asynchronous logic qdi cell template	2017	-7.154558444848345	13.892839069011307	2146456
2146528	Arch	wilis: architectural modeling of wireless systems	2011	-5.7413582380910615	14.284293534138653	2146555
2146630	EDA	charge recycling mtcmos for low energy active/sleep mode transitions	2007	-6.8335472397197	14.030490675049627	2146657
2146823	EDA	impact of nmos/pmos imbalance in ultra-low voltage cmos standard cells	2011	-6.4372469871597175	13.38228226296262	2146850
2147351	EDA	degradation in fpgas: measurement and modelling	2010	-5.384727449466222	13.217712144473124	2147378
2148000	EDA	comparing voltage adaptation performance between replica and in-situ timing monitors	2018	-6.019695226605518	13.420860460406995	2148027
2148950	EDA	low power sram cell design for finfet and cntfet technologies	2010	-6.259737135113527	13.65417922986563	2148977
2148998	EDA	source/drain optimization of double gate finfet considering gidl for low standby power devices	2007	-6.5294114676642145	13.718551893180333	2149025
2149194	EDA	exploring soi device structures and interconnect architectures for 3-dimensional integration	2001	-5.5233401588565325	13.7227039712395	2149221
2149549	EDA	noise margin in low power sram cells	2004	-6.620834389076991	13.91559057897258	2149576
2149588	EDA	692-nw advanced encryption standard (aes) on a 0.13-$\mu$m cmos	2010	-6.842301809826732	15.065648602872868	2149615
2151024	EDA	dlv (deep low voltage): circuits and devices	2005	-5.907035490907228	14.132342492070999	2151051
2151027	Arch	leakage-tolerant design techniques for high performance processors	2002	-6.361827564710059	14.067723618576029	2151054
2151782	EDA	bti-induced aging under random stress waveforms: modeling, simulation and silicon validation	2014	-5.9380918147001065	13.265745893197467	2151809
2151916	Arch	peak temperature reduction by optimizing power density distribution in 3d ics with microchannel cooling	2017	-6.0582870824357	13.351884453495812	2151943
2152284	EDA	aging-based leakage energy reduction in fpgas	2013	-6.120311375094657	13.206842911370128	2152311
2152662	Arch	seu-aware low-power memories using a multiple supply voltage array architecture	2012	-6.163833765921676	13.666208156938989	2152689
2153721	Security	simple photonic emission analysis of aes - photonic side channel analysis for the rest of us	2012	-5.381538861484691	15.118365755352295	2153748
2154712	Logic	compact thermal modeling of spin transfer torque magnetic tunnel junction	2015	-6.357349928009131	13.90403002141518	2154739
2155083	EDA	rapido testing and modeling of assisted write and read operations for srams	2016	-5.828023842359931	13.636625860503823	2155110
2155176	EDA	cmos scaling into the 21st century: 0.1 Âµm and beyond	1995	-6.234861308654777	13.806110124697001	2155203
2155364	EDA	a low-swing differential signalling scheme for on-chip global interconnects	2005	-6.597936441037394	13.554189584716662	2155391
2155471	Visualization	independently-controlled-gate finfet schmitt trigger sub-threshold srams	2010	-6.562359824509537	13.986928275637734	2155498
2156365	EDA	swimminglane: a composite approach to mitigate voltage droop effects in 3d power delivery network	2014	-6.045734160538986	13.417019302515811	2156392
2157124	EDA	gate oxide breakdown in fet devices and circuits: from nanoscale physics to system-level reliability	2007	-5.39969431408862	13.23284476662402	2157151
2157331	EDA	stochastic gradient descent optimization for low power nano-cmos thermal sensor design	2012	-5.8576921359695495	13.880275935115295	2157358
2157376	EDA	highly reliable and low power ssd using asymmetric coding and stripe bitline-pattern elimination programming	2012	-6.926250210538278	14.403732359611896	2157403
2157530	EDA	temperature-insensitive dual- $v_{\rm th}$ synthesis for nanometer cmos technologies under inverse temperature dependence	2010	-6.2071014394136	13.493781610869295	2157557
2158825	EDA	intacte: an interconnect area, delay, and energy estimation tool for microarchitectural explorations	2007	-6.063151836626428	13.279985644247628	2158852
2158897	EDA	a scaling roadmap and performance evaluation of in-plane and perpendicular mtj based stt-mrams for high-density cache memory	2013	-5.934658637553771	13.925026668215995	2158924
2158962	HCI	thermal performance of 3d ics: analysis and alternatives	2014	-5.304380340785792	13.365585848243981	2158989
2160465	Arch	low-power, resilient interconnection with orthogonal latin squares	2011	-5.88437601558954	14.01953933024059	2160492
2161113	Arch	a 130.7-$\hbox{mm}^{2}$  2-layer 32-gb reram memory device in 24-nm technology	2014	-6.53551881932649	14.119896792798874	2161140
2161136	EDA	self-tuning adaptive delay sequential elements	2007	-6.323222509305444	13.78843077353554	2161163
2161209	EDA	area optimization for leakage reduction and thermal stability in nanometer-scale technologies	2006	-6.485333816223446	13.334621234046741	2161236
2161257	EDA	design method of high performance and low power functional units considering delay variations	2006	-6.726590904215264	13.72213792317945	2161284
2162760	EDA	a soft-error hardened latch scheme for soc in a 90 nm technology and beyond	2004	-6.09047380374233	13.730043842189502	2162787
2163561	EDA	a low power and high sensing margin non-volatile full adder using racetrack memory	2015	-6.218370846291487	14.001586572152073	2163588
2164020	EDA	sub-threshold synchronizer	2011	-6.379004049687527	13.832681442769216	2164047
2164173	EDA	a 82-nw chaotic map true random number generator based on a sub-ranging sar adc	2017	-6.235491532901371	14.959302224859247	2164200
2164348	EDA	clockless spintronic logic: a robust and ultra-low power computing paradigm	2018	-6.899659680842366	13.693161425936735	2164375
2164983	EDA	flip-flop seus mitigation through partial hardening of internal latch and adjustment of clock duty cycle	2018	-6.289373766206173	13.718519294317666	2165010
2165879	EDA	synthesis of low-leakage pd-soi circuits with body-biasing	2001	-6.594389313921603	13.666532928972694	2165906
2166142	EDA	high-parallel ldpc decoder with power gating design	2011	-7.007752300970143	14.038455231218922	2166169
2166332	EDA	memory elements based on minority-3 gates and inverters implemented in 90 nm cmos	2010	-6.52597694055593	13.432217278009107	2166359
2167302	EDA	65nm low-power high-density sram operable at 1.0v under 3Ï systematic variation using separate vth monitoring and body bias for nmos and pmos	2008	-6.809270935308192	14.07466406975095	2167329
2167369	EDA	compact library of efficient polymorphic gates based on ambipolar transistors	2017	-6.510230048372084	13.27325918371835	2167396
2168140	EDA	dram-based intrinsic physically unclonable functions for system-level security and authentication	2017	-5.6707830890169415	15.034614752270775	2168167
2168502	Arch	enhancing system-wide power integrity in 3d ics with power gating	2015	-6.779915269365778	13.350012390396838	2168529
2169471	HCI	dataline isolated differential current feed/mode sense amplifier for small icell sram using finfet	2015	-6.599434995594328	13.736179657043355	2169498
2170037	EDA	ds2is: dictionary-based segmented inversion scheme for low power dynamic bus design	2008	-6.7885138813117765	13.354544565216699	2170064
2170188	Arch	comprehensive evaluation of supply voltage underscaling in fpga on-chip memories	2018	-5.48572943835157	13.928502074481433	2170215
2170474	HPC	clock distribution using cooperative ring oscillators	1997	-6.900044850249428	13.640410298955667	2170501
2170534	Arch	symmetric power analysis attack resilient adiabatic logic for smartcard applications	2018	-6.796659137194736	14.644150153379574	2170561
2171417	EDA	understanding and addressing the noise induced by electrostatic discharge in multiple power supply systems	2001	-6.1109903049078325	13.285906979835207	2171444
2171742	EDA	analysis of double-gate finfet-based address decoder for radiation-induced single-event-transients	2012	-6.323486664261127	13.63365844424606	2171769
2171807	Arch	realization of processing in-memory computing architecture using quantum dot cellular automata	2017	-6.4938387109607065	13.906082265608426	2171834
2171917	Arch	a low leakage 9t sram cell for ultra-low power operation	2008	-6.463907140583778	13.723478521945694	2171944
2173008	EDA	high-speed random number generator design in 22nm fd-soi process	2018	-6.85680020428913	13.690524175125528	2173035
2173732	EDA	qdi constant-time counters	2019	-6.468188072077052	13.205431393621573	2173759
2173884	EDA	reliability-aware design to suppress aging	2016	-5.619604228080861	13.469306696984065	2173911
2174221	Arch	variation analysis of cam cells	2007	-5.617415551115526	13.925574382246706	2174248
2174627	EDA	binary mems optically reconfigurable gate array	2010	-5.299939149680962	13.804172269857625	2174654
2175544	Arch	a dpa-resistant self-timed three-phase dual-rail pre-charge logic family	2015	-5.879632874048961	14.863419454857462	2175571
2176556	EDA	leakage-aware redundancy for reliable sub-threshold memories	2011	-5.871748235049549	13.402207485385082	2176583
2176901	EDA	udsm subthreshold leakage model for nmos transistor stacks	2008	-6.408763997883459	13.463822361167244	2176928
2176922	EDA	seu hardened clock regeneration circuits	2009	-5.872791584443929	13.453642677743925	2176949
2176976	EDA	thermal-aware body bias modulation for high performance mobile core	2012	-5.489329231065704	13.872821738067493	2177003
2177243	EDA	design of a low-power pulse-triggered flip-flop with conditional clock technique	2013	-7.021876502445098	13.546498752494037	2177270
2178089	EDA	power profile estimation and compiler-based software optimization for mobile devices	2009	-5.3363186630727935	13.258626932521588	2178116
2178558	EDA	energy efficient signaling in deep submicron cmos technology	2001	-6.872512824808122	13.783622001826654	2178585
2178945	EDA	current-sensing and repeater hybrid circuit technique for on-chip interconnects	2007	-7.049032315794388	13.66989000364074	2178972
2179942	Arch	stage-skip pipeline: a low power processor architecture using a decoded instruction buffer	1996	-6.564428957583831	13.284409655794926	2179969
2180700	EDA	a new cell design methodology for balanced xor-xnor circuits for hybrid-cmos logic	2009	-7.042817677685073	13.410768620194386	2180727
2180861	EDA	a timing methodology considering within-die clock skew variations	2008	-6.0025522086810374	13.275535873049636	2180888
2181030	Arch	a simple array-based test structure for the ac variability characterization of mosfets	2011	-6.232919282820231	13.338393040854301	2181057
2182021	EDA	independent n and p process monitors for body bias based process corner correction	2014	-6.242327348411704	13.419730249383194	2182048
2182360	EDA	1/5 power reduction by global optimization based on fine-grained body biasing	2008	-6.625330109552051	13.436515743307545	2182387
2182978	EDA	a 153mb-sram design with dynamic stability enhancement and leakage reduction in 45nm high-Îº metal-gate cmos technology	2008	-6.549262787039398	14.076571100086706	2183005
2183118	EDA	design optimization and automation for secure cryptographic circuits	2009	-5.488476900425234	14.90659088241236	2183145
2183787	EDA	low-power design methodology and applications utilizing dual supply voltages	2000	-6.2238356459935575	13.332941169892287	2183814
2183942	EDA	noise immunity investigation of low power design schemes	2006	-6.316747442841178	13.381756193465645	2183969
2184194	EDA	evaluating and improving transient error tolerance of cmos digital vlsi circuits	2006	-5.902612368396057	13.34238148342434	2184221
2185438	EDA	a thermal adaptive scheme for reliable write operation on rram based architectures	2015	-5.854089849457545	13.966282590540759	2185465
2185541	EDA	implementation of a partially reconfigurable multi-context fpga based on asynchronous architecture	2009	-5.614259864759019	13.601803898868546	2185568
2185625	EDA	conditional push-pull pulsed latches with 726fjÂ·ps energy-delay product in 65nm cmos	2012	-6.9974612956133555	13.858300805696304	2185652
2187490	EDA	a dpa/dema/lema-resistant aes cryptographic processor with supply-current equalizer and micro em probe sensor	2015	-5.603773729414864	15.093494910592565	2187517
2188014	HPC	novel explicit pulse-based flip-flop for high speed and low power socs	2007	-7.006713059072934	13.786688382974816	2188041
2188219	ML	dram based intrinsic physical unclonable functions for system level security	2015	-5.622357137060001	14.92293463529441	2188246
2188806	Arch	binary adders on quantum-dot cellular automata	2010	-6.896011776983067	13.590644311436153	2188833
2189365	EDA	optimal pipelining in supercomputers	1986	-6.193407198993095	13.454243885181253	2189392
2189690	EDA	a low-power sram for viterbi decoder in wireless communication	2008	-6.710188676534897	14.102223748125226	2189717
2189811	EDA	impact of increasing the fin height on soft error rate and static noise margin in a finfet-based sram cell	2015	-6.36062158411265	13.436088216951255	2189838
2190847	ML	evaluation of bistable ring pufs using single layer neural networks	2014	-5.3962919299972745	15.091228980422747	2190874
2190968	EDA	energy efficient full adder cell design with using carbon nanotube field effect transistors in 32 nanometer technology	2014	-6.559337702050268	13.776459870911017	2190995
2192160	EDA	hardware trojan detection with linear regression based gate-level characterization	2014	-5.4044110690457785	14.316760962591527	2192187
2192422	Arch	a pageable, defect-tolerant nanoscale memory system	2007	-6.316004235779205	14.246330018944144	2192449
2192998	EDA	stt-ram cell design optimization for persistent and non-persistent error rate reduction: a statistical design view	2011	-5.849349558540378	13.807806100948115	2193025
2193266	EDA	compact implementations of fpga-based pufs with enhanced performance	2017	-5.6445319895020605	15.096794008964538	2193293
2193405	EDA	a low-power ternary cam with positive-feedback match-line sense amplifiers	2009	-6.964600042917672	13.986056634948516	2193432
2193969	EDA	leakage power reduction of adiabatic circuits based on finfet devices	2013	-6.5847010193831155	13.975904709673037	2193996
2194307	EDA	scaling considerations for sub-90 nm split-gate flash memory cells	2006	-5.5135270238316405	13.774374484981443	2194334
2194377	Arch	high fan-in differential current mirror logic	2006	-7.178076558206271	13.761055656267557	2194404
2194424	EDA	mixed-swing quadrail for low power dual-rail domino logic	1999	-7.033579174392285	13.683351193540533	2194451
2194580	Arch	degradation analysis of datapath logic subblocks under nbti aging in finfet technology	2014	-5.9406590270089055	13.657732007210441	2194607
2194693	EDA	leakage power consumption in fpgas: thermal analysis	2012	-6.317603620426557	13.496979266023327	2194720
2195798	Embedded	a nand flash memory controller for sd/mmc flash memory card	2006	-6.060811314460398	14.134333112889859	2195825
2196299	EDA	a new methodology for power-aware transistor sizing: free power recovery (fpr)	2009	-6.665572275429112	13.279866162781609	2196326
2196651	Arch	low leakage radiation tolerant cam/tcam cell	2015	-6.172164150547289	13.928824858184294	2196678
2197841	EDA	2t2m memristor based tcam cell for low power applications	2015	-6.786879397159063	13.84205086478214	2197868
2198857	Arch	design of high performance sense amplifier using independent gate control in sub-50nm double-gate mosfet	2005	-6.352647889327501	13.675465527241847	2198884
2199157	Arch	variable-size mosaics: a process-variation aware technique to increase the performance of tile-based, massive multi-core processors	2011	-5.896128909990648	13.800855709724848	2199184
2199472	EDA	low power high-speed multithreshold voltage cmos bus architectures	2004	-7.1744030108709325	13.749627396988053	2199499
2199680	Arch	dwm-puf: a low-overhead, memory-based security primitive	2014	-5.516565996334088	14.956595848337429	2199707
2199709	EDA	delay/power modeling and optimization of finfet circuit modules under pvt variations: observing the trends between the 22nm and 14nm technology nodes	2016	-6.132417726894287	13.634971195234824	2199736
2200048	EDA	temperature aware phase/frequency detector-basec ro-pufs exploiting bulk-controlled oscillators	2017	-5.874252352593381	14.804636611611071	2200075
2200406	HCI	low-power dual-edge triggered state retention scan flip-flop	2009	-6.68222605594366	13.784696520342926	2200433
2201882	EDA	mlc stt-ram design considering probabilistic and asymmetric mtj switching	2013	-5.976516737081144	13.981364599607284	2201909
2202705	EDA	design and analysis of area efficient qca based reversible logic gates	2017	-6.873710027391042	13.442626799459374	2202732
2203847	EDA	cacti-finfet: an integrated delay and power modeling framework for finfet-based caches under process variations	2011	-5.731255044594209	13.320356928320727	2203874
2204905	EDA	a resilient and power-efficient automatic-power-down sense amplifier for sram design	2008	-6.4679959564106575	14.061334930932386	2204932
2205935	Arch	the effect of threshold voltages on the soft error rate [memory and logic circuits]	2004	-5.8603117197658765	13.454644446403757	2205962
2206475	EDA	static noise margin of 6t sram cell in 90-nm cmos	2011	-6.427280318400554	13.556477950775983	2206502
2207042	EDA	an asynchronous fpga block with its tech-mapping algorithm dedicated to security applications	2013	-5.8734754924883426	15.059337424914059	2207069
2207387	EDA	boolean circuit design using emerging tunneling devices	2014	-6.404329367279012	13.77342292996273	2207414
2207393	Embedded	energy efficient adiabatic fram with 0.99 pj/bit write for iot applications	2018	-6.691307249535861	14.161557638194056	2207420
2207712	EDA	a low-power 1ghz razor fir accelerator with time-borrow tracking pipeline and approximate error correction in 65nm cmos	2013	-6.270963365634545	13.722994627323288	2207739
2207836	EDA	arithmetic encoding for memristive multi-bit storage	2012	-6.733883583087075	13.682249790614636	2207863
2208082	Arch	a variable-grain logic cell and routing architecture for a reconfigurable ip core	2010	-5.959160730494082	13.427018607544362	2208109
2208939	Visualization	standard cell implementation of buskeeper puf with symmetric inverters and neighboring cells for passing randomness tests	2015	-6.623843841351148	13.9824828229656	2208966
2209248	EDA	multi field sram access via intra-encoders and crossbar addressing scheme	2017	-6.238574937021951	13.8027828487429	2209275
2209894	Embedded	an embedded dram technology for high-performance nand flash memories	2011	-6.786583090760062	14.151327882728404	2209921
2209940	EDA	high-performance ternary logic gates for nanoelectronics	2015	-7.153760644389753	13.388227956287157	2209967
2210662	EDA	a hkmg 28nm 1ghz fully-pipelined tile-able 1mb embedded sram ip with 1.39mm2 per mb	2013	-6.556866040678107	14.068600541954824	2210689
2211325	EDA	a 500mhz random cycle 1.5ns-latency, soi embedded dram macro featuring a 3t micro sense amplifier	2007	-6.2662923644151345	14.040448605308645	2211352
2211385	Arch	a 32 b 90 nm processor implementing panoptic dvs achieving energy efficient operation from sub-threshold to high performance	2014	-5.980125043913347	14.059621707879312	2211412
2211921	EDA	analysis and minimization of power-transmission loss in locally daisy-chained systems by local energy buffering	2013	-5.524692135459229	14.339541058514152	2211948
2212114	EDA	analysis and enhancement of ring oscillators based physical unclonable functions in fpgas	2010	-5.636228347504376	14.976140136435642	2212141
2212758	Arch	a new write-contention based dual-port sram puf with multiple response bits per cell	2017	-6.549623088891206	14.118846209380902	2212785
2213038	EDA	analysis and demonstration of mem-relay power gating	2010	-6.541987640342437	13.842269693165006	2213065
2213390	EDA	design and iso-area $v_{\min}$ analysis of 9t subthreshold sram with bit-interleaving scheme in 65-nm cmos	2012	-6.829953491436165	14.146365195674619	2213417
2213947	EDA	incorporating parameter variations in bti impact on nano-scale logical gates analysis	2012	-5.984953109911253	13.527377925493864	2213974
2214184	EDA	improve cam power efficiency using decoupled match line scheme	2007	-6.923289408977048	14.118572638873124	2214211
2214344	Arch	microarchitectures for managing chip revenues under process variations	2007	-5.487155523578733	13.309308134162476	2214371
2216404	EDA	a two-write and two-read multi-port sram with shared write bit-line scheme and selective read path for low power operation	2013	-6.8123480147365365	14.071238048460627	2216431
2217114	EDA	coding for system-on-chip networks: a unified framework	2004	-7.1301734272331085	13.730161327450435	2217141
2217681	EDA	evaluating variable-grain logic cells using heterogeneous technology mapping	2007	-6.970168499870042	13.529782978716476	2217708
2218295	EDA	postsilicon tuning of standby supply voltage in srams to reduce yield losses due to parametric data-retention failures	2012	-6.234058453378459	13.78433814773556	2218322
2218674	EDA	dual mode ferroelectric transistor based non-volatile flip-flops for intermittently-powered systems	2018	-6.2202347336931405	14.015616860522218	2218701
2219352	EDA	voltage dependent gate capacitance and its impact in estimating power and delay of cmos digital circuits with low supply voltage (poster session)	2000	-6.4387905697021575	13.431988230912564	2219379
2220905	Security	a nonvolatile flip-flop-enabled cryptographic wireless authentication tag with per-query key update and power-glitch attack countermeasures	2017	-5.802392162254581	15.091429619339461	2220932
2221103	EDA	vfab: a novel 2-stage sttram sensing using voltage feedback and boosting	2018	-6.547421314707549	14.122402171308009	2221130
2221177	EDA	sram designs for 5nm node and beyond: opportunities and challenges	2017	-5.541302654719236	13.744429049401528	2221204
2221403	Arch	test pattern selection and customization targeting reduced dynamic and leakage power consumption	2009	-6.435361842263367	13.545127573821912	2221430
2221886	EDA	nonvolatile logic-in-memory lsi using cycle-based power gating and its application to motion-vector prediction	2015	-5.731883168770728	13.545635996780062	2221913
2222105	EDA	a 24-transistor static flip-flop consisting of nors and inverters for low-power digital vlsis	2014	-7.20531934319648	13.889333086255863	2222132
2222472	EDA	dynamic reliability management for near-threshold dark silicon processors	2016	-5.8944157009677545	13.798994027639113	2222499
2222907	Security	lightweight obfuscation techniques for modeling attacks resistant pufs	2017	-5.592034934329872	15.094416940999595	2222934
2223184	Arch	"""""""cool low power"""" 1ghz multi-port register file and dynamic latch in 1.8 v, 0.25 Î¼m soi and bulk technology (poster session)"""	2000	-6.67196855313546	14.231797481556251	2223211
2223434	EDA	flexible on-chip power delivery for energy efficient heterogeneous systems	2013	-5.846048554761167	14.085848548119301	2223461
2223855	EDA	a secure test wrapper design against internal and boundary scan attacks for embedded cores	2012	-5.313033959199477	14.90559193825604	2223882
2223892	HCI	an analytical model for read static noise margin including soft oxide breakdown, negative and positive bias temperature instabilities	2013	-6.25607394263975	13.60805935949878	2223919
2224146	EDA	memristor crossbar based programmable interconnects	2014	-5.9013302610984075	13.956570503412376	2224173
2224167	EDA	fault-tolerance in fpga focusing power reduction or performance enhancement	2015	-5.573524569810164	13.790845873509026	2224194
2224506	EDA	high speed content addressable memory with reduced size and less power consumption	2016	-6.381216297469815	13.949941216756644	2224533
2225091	EDA	low-power, lightweight and reliability-enhanced current starved inverter based ro pufs	2016	-5.7458678790457896	14.649461924740054	2225118
2225500	Arch	analysis of power dissipation in double edge-triggered flip-flops	2000	-7.0484669444898875	13.552337321416614	2225527
2225622	EDA	design of high speed ternary full adder and three-input xor circuits using cntfets	2015	-7.195961455086082	13.473635122090066	2225649
2225914	EDA	fault-tolerant techniques to minimize the impact of crosstalk on phase encoded communication channels	2008	-5.955793897746724	13.235781777638365	2225941
2226418	EDA	near-vt adaptive microprocessor and power-management-unit system based on direct error regulation	2017	-5.929414238439603	13.916891142012249	2226445
2226919	EDA	etection of sram cell stability by lowering array supply voltage	2000	-5.983310217507333	13.38880031481667	2226946
2227053	EDA	tracking on-chip age using distributed, embedded sensors	2012	-5.933249124133995	13.661930431203954	2227080
2227189	EDA	layout optimizations to decrease internal power and area in digital cmos standard cells	2015	-6.7926918121514985	13.71432897217126	2227216
2227514	EDA	evaluation and analysis of single-phase clock flip-flops for ntv applications	2017	-6.190153953662026	13.859658742435553	2227541
2227561	EDA	a charge-recycling assist technique for reliable and low power sram design	2016	-6.157197236117095	13.981031836036953	2227588
2228813	EDA	a low-voltage sense amplifier for embedded flash memories	2015	-6.763293181663982	14.145669432956195	2228840
2229733	EDA	a self-disable sense technique with differential nand cell for content-addressable memories	2008	-6.913005460379553	14.087821133872108	2229760
2229925	EDA	implementation of the cluster based tunable sleep transistor cell power gating technique for a 4x4 multiplier circuit	2013	-6.539434485791303	13.527423467806454	2229952
2230493	EDA	impact of adaptive voltage scaling on aging-aware signoff	2013	-5.979288536158309	13.554452010526687	2230520
2230632	EDA	maximum-information storage system: concept, implementation and application	2010	-6.232735352071522	13.874631214600864	2230659
2232158	EDA	timing yield enhancement through soft edge flip-flop based design	2008	-7.222573835980794	13.714221715267687	2232185
2232728	Arch	minimum supply voltage for bulk si cmos gsi	1998	-6.2326592611332226	13.724658900127633	2232755
2233377	EDA	a 5.61 pj, 16 kb 9t sram with single-ended equalized bitlines and fast local write-back for cell stability improvement	2012	-6.754590318595835	14.130719786483981	2233404
2233559	EDA	level shifter design for low power applications	2010	-6.77421251228134	13.931923343976205	2233586
2233645	Arch	a dual redundancy radiation-hardened flip-flop based on c-element in 65nm process	2016	-6.175841296381482	13.803118320209913	2233672
2234193	HPC	nand controller system with channel number detection and feedback for power-efficient high-speed 3d-ssd	2012	-6.541377907428207	14.199205915737505	2234220
2234379	Arch	a novel cmos logic style with data independent power consumption	2005	-6.3946306871624765	13.349849127641285	2234406
2234795	EDA	design methodologies for yield enhancement and power efficiency in sram-based socs	2015	-5.370975843407745	13.763153123479993	2234822
2235054	EDA	look-ahead dynamic threshold voltage control scheme for improving write margin of soi-7t-sram	2007	-6.288875095616302	13.978441225068664	2235081
2235404	EDA	on the impact of technology scaling on mixed ptl/static circuits	2002	-6.57593972372589	13.479656961805187	2235431
2235747	EDA	an 8t differential sram with improved noise margin for bit-interleaving in 65 nm cmos	2011	-6.633141709973708	14.096943815634436	2235774
2235869	Visualization	sram read/write margin enhancements using finfets	2010	-6.40406838091963	13.917337177996677	2235896
2236319	Visualization	latch susceptibility to transient faults and new hardening approach	2007	-5.943176420802955	13.383124451672751	2236346
2236605	Security	ring oscillator under laser: potential of pll-based countermeasure against laser fault injection	2016	-5.309281066098226	14.891850541456629	2236632
2237001	EDA	14.7 in-situ techniques for in-field sensing of nbti degradation in an sram register file	2015	-5.669790799531947	13.796587578565587	2237028
2237124	HPC	a 1.2v 30nm 3.2gb/s/pin 4gb ddr4 sdram with dual-error detection and pvt-tolerant data-fetch scheme	2012	-6.822334413352567	14.313745897010724	2237151
2237132	Arch	cmos low power cell library for digital design	2013	-6.425600146240293	13.649042765904682	2237159
2237597	EDA	an set hardened dual-modular majority voter circuit for tmr system	2014	-6.109680039576316	13.632660121989026	2237624
2238211	Arch	optimizing cmos technology for maximum performance	2006	-6.056983455294072	13.62237854783625	2238238
2238474	EDA	accelerated reliability testing of flash memory: accuracy and issues on a 45nm nor technology	2013	-5.606251948139494	13.561818237040365	2238501
2239216	Arch	sense amplifier offset characterisation and test implications for low-voltage srams in 65 nm	2018	-6.043093293253096	13.252903526638994	2239243
2239282	EDA	a serial booth multiplier using ring oscillator	2016	-7.031079237681798	13.79609884879433	2239309
2239302	Arch	multiple-valued multiple-rail encoding scheme for low-power asynchronous communication	2004	-7.121277738733145	13.796387707623731	2239329
2239577	EDA	multi-objective module placement for 3-d system-on-package	2006	-5.864581375454557	13.359239924638887	2239604
2239683	EDA	novel back gate doping ultra low retention power 22nm fdsol sram for iot application	2018	-6.554131391700613	13.991751995123415	2239710
2240826	EDA	a novel operational paradigm for thermodynamically reversible logic: adibatic transformation of chaotic nonlinear dynamical circuits	2016	-7.036973588469911	13.375705213645187	2240853
2242391	Arch	aes hardware-software co-design in wsn	2015	-6.107655909017138	15.10847822709766	2242418
2242564	Arch	a new multi-valued static random access memory (mvsram) with hybrid circuit consisting of single-electron (se) and mosfet	2006	-7.171320732318769	13.364323977359483	2242591
2243094	EDA	design of memory subsystem for wide input data range in the salt asic	2017	-6.219949566638221	14.048555140320072	2243121
2243273	EDA	an energy-efficient temporal encoding circuit technique for on-chip high performance buses	2006	-6.9087235336523465	13.60423520632159	2243300
2243462	EDA	ultra-sub-threshold operation of always-on digital circuits for iot applications by use of schmitt trigger gates	2017	-6.197979929528724	13.582626123909426	2243489
2244319	EDA	a light-weight energy-efficient resilient circuit for variation tolerance	2017	-5.972982178560134	14.028421740577471	2244346
2244976	Arch	the core-c6 (cc6) sleep state of the amd bobcat x86 microprocessor	2012	-5.939572878062448	14.097973007755348	2245003
2245308	EDA	on circuit techniques to improve noise immunity of cmos dynamic logic	2004	-6.157420131162602	13.54046038502068	2245335
2246276	EDA	placement-driven partitioning for congestion mitigation in monolithic 3d ic designs	2014	-5.9495690682078965	13.260545873881052	2246303
2247017	EDA	design methodology for low-power embedded microprocessors	2013	-5.8329187825145	13.670252199736211	2247044
2247663	EDA	exploiting spin-orbit torque devices as reconfigurable logic for circuit obfuscation	2019	-5.387985051290079	15.007705187141061	2247690
2248088	EDA	custom 6-r, 2- or 4-w multi-port register files in an asic soc with a dvfs window of 0.5 v, 130 mhz to 0.96 v, 3.2 ghz in a 28-nm hkmg cmos technology	2015	-6.061959619261332	14.186040717066367	2248115
2248108	EDA	dual-phase pipeline circuit design automation with a built-in performance adjusting mechanism	2011	-7.078720919957613	13.642021325796142	2248135
2248140	EDA	a high-speed robust nvm-tcam design using body bias feedback	2015	-6.797767568757912	14.181217988967195	2248167
2248604	EDA	resistive ram-centric computing: design and modeling methodology	2017	-5.723722743174085	13.527218435652971	2248631
2249521	EDA	basic multiple-valued functions using recharge cmos logic	2004	-7.174670430574063	13.467555456367464	2249548
2250039	EDA	system level leakage reduction considering the interdependence of temperature and leakage	2004	-5.447557490957759	13.773362115542755	2250066
2250343	EDA	efficient design of full adder and subtractor using 5-input majority gate in qca	2017	-7.168005750841291	13.366984040892644	2250370
2251139	EDA	stefal: a system level temperature- and floorplan-aware leakage power estimator for socs	2007	-6.001321848242822	13.269816665522336	2251166
2251187	EDA	dynamic hit logic with embedded 8kb sram in 45nm soi for the zenterpriseâ¢ processor	2011	-6.1425341899108465	13.743721980345367	2251214
2251266	EDA	improving power-delay performance of ultra-low-power subthreshold scl circuits	2009	-7.204959259879308	13.74243961447516	2251293
2251601	EDA	design and implementation of fine-grain power gating with ground bounce suppression	2009	-6.591234630537608	14.011472068042893	2251628
2251695	EDA	malicious circuitry detection using thermal conditioning	2011	-5.3285003450403705	14.701347166161806	2251722
2252762	EDA	set pulse-width measurement suppressing pulse-width modulation and within-die process variation effects	2014	-6.287944398304035	13.60839401756512	2252789
2253000	EDA	power minimization methodology for vctl topologies	2010	-6.994435885245808	13.213852248537068	2253027
2253868	Arch	level converting scan flip-flops	2009	-6.622556613140008	13.765928870077653	2253895
2253998	EDA	memristor-based memory: the sneak paths problem and solutions	2013	-6.371799228228668	13.470681031831102	2254025
2254706	EDA	process tolerant design using thermal and power-supply tolerance in pipeline based circuits	2008	-6.144564632586992	13.435150073614116	2254733
2254994	Arch	adaptive mitigation of parameter variations	2014	-5.669710484655801	13.54382062157502	2255021
2255780	EDA	sub-threshold circuit design with shrinking cmos devices	2009	-5.997988857023491	13.380890234464376	2255807
2256057	EDA	an array-based chip lifetime predictor macro for gate dielectric failures in core and io fets	2012	-6.387017139900802	13.864399373838047	2256084
2256394	Embedded	error rate estimation of a design implemented in an fpga based on the operating conditions	2017	-5.349496948586703	13.378545332471301	2256421
2256748	EDA	a tdc-less adpll with 200-to-3200mhz range and 3mw power dissipation for mobile soc clocking in 22nm cmos	2012	-5.9126828201608586	14.03497031658343	2256775
2258118	EDA	optimized self-tuning for circuit aging	2010	-5.790833198960175	14.153653199439287	2258145
2258119	EDA	wordline overdriving test: an effective predictive testing method for srams against bti aging	2017	-5.708713212010165	13.269519477893855	2258146
2258484	Arch	robust random chip id generation with wide-aperture clocked comparators and maximum likelihood detection	2013	-6.112255317513455	14.86153644016544	2258511
2259511	EDA	a 12t mt-cmos low power and low leakage sram cell	2017	-6.778307610872497	14.017845450809734	2259538
2260222	EDA	design and analysis of energy efficient self correcting latches considering metastability	2018	-6.59883105142328	13.550072967582473	2260249
2260331	EDA	power and thermal effects of sram vs. latch-mux design styles and clock gating choices	2005	-5.627455717986876	13.590286010602187	2260358
2262275	EDA	reliability threats in vdsm - shortcomings in conventional test and fault-tolerance alternatives	2003	-5.414724547815882	13.347406786518249	2262302
2262281	Crypto	multiple-valued debiasing for physically unclonable functions and its application to fuzzy extractors	2017	-5.6763111001428666	14.989985631465652	2262308
2262383	Arch	variability resilient low-power 7t-sram design for nano-scaled technologies	2010	-6.6412995560995425	14.133131169692767	2262410
2262542	EDA	optimization of finfet-based circuits using a dual gate pitch technique	2015	-6.592298281974185	13.678417649261005	2262569
2263271	EDA	a read-decoupled gated-ground sram architecture for low-power embedded memories	2012	-6.38247584077364	13.856973794107775	2263298
2264611	EDA	low power gate-level design with mixed-v/sub th/ (mvt) techniques	2004	-6.67249184037771	13.394555079648294	2264638
2264680	EDA	techniques for low leakage nanoscale vlsi circuits: a comparative study	2014	-5.882323345448892	13.541869416130664	2264707
2264938	EDA	cmos differential logic family with conditional operation for low-power application	2008	-7.212881892729653	13.768863292188266	2264965
2265485	EDA	variation-tolerant and low power look-up table (lut) using spin-torque transfer magnetic ram for non-volatile field programmable gate array (fpga)	2016	-6.602676273338589	14.125956322890115	2265512
2266319	EDA	a fine-grain, uniform, energy-efficient delay element for 2-phase bundled-data circuits	2016	-6.767083546313032	13.773207560268085	2266346
2266356	Arch	authenticache: harnessing cache ecc for system authentication	2015	-5.314618700589821	15.08220356971699	2266383
2266485	EDA	a dual-data line read scheme for high-speed low-energy resistive nonvolatile memories	2018	-6.601222622296804	14.168230791971247	2266512
2267534	EDA	stack sizing for optimal current drivability in subthreshold circuits	2008	-6.569007370685026	13.408012297348955	2267561
2267587	Arch	on improving the performance of dynamic dcvsl circuits	2017	-6.953586306369269	13.810379174568775	2267614
2267964	EDA	adiabatic flip-flops and sequential circuit design using novel resettable adiabatic buffers	2017	-7.033534759000241	13.734133823796025	2267991
2268444	Arch	dynamic register-renaming scheme for reducing power-density and temperature	2010	-5.349359668013979	14.080567432122464	2268471
2268834	Metrics	exploiting power supply ramp rate for calibrating cell strength in sram pufs	2018	-5.769355261578121	14.65381924551424	2268861
2268941	EDA	a complete charge recycling tcam with checkerboard array arrangement for low power applications	2010	-6.976184044531214	14.038868581048904	2268968
2270221	Arch	design guidelines for 3d rram cross-point architecture	2014	-6.322464896514058	13.759042127445605	2270248
2270505	EDA	systematic temperature sensor allocation and placement for microprocessors	2006	-5.433476614334806	13.718507335592983	2270532
2270748	Arch	quaternary 1t-2mtj cell circuit for a high-density and a high-throughput nonvolatile bit-serial cam	2012	-7.057024522971883	14.182628864205935	2270775
2271200	SE	mining developers' communication to assess software quality: promises, challenges, perils	2012	-5.509076815705026	13.25311993410108	2271227
2271225	HPC	design of a single-ended cell based 65nm 32Ã32b 4r2w register file	2011	-6.81837140875685	14.13288062221007	2271252
2271233	Arch	a 1.2v 38nm 2.4gb/s/pin 2gb ddr4 sdram with bank group and Ã4 half-page architecture	2012	-6.9484175364809095	14.211317686251464	2271260
2271321	EDA	dynamic threshold sleep transistor technique for high speed and low leakage in cmos circuits	2017	-6.483041794909288	13.4296460735687	2271348
2271418	EDA	cogre: a configuration memory reduced reconfigurable logic cell architecture for area minimization	2010	-7.211615195566878	13.711744269515572	2271445
2271505	EDA	a hybrid non-volatile sram cell with concurrent seu detection and correction	2014	-5.779704125336133	13.762314544159349	2271532
2272110	EDA	experimental demonstration of standby power reduction using voltage stacking in an 8kb embedded fdsoi sram	2011	-6.788159948986192	14.097750535855866	2272137
2272398	EDA	novel designs of embedded hybrid cells for high performance memory circuits	2015	-5.927428285827576	14.007623696506064	2272425
2272664	Arch	soft mousetrap: a bundled-data asynchronous pipeline scheme tolerant to random variations at ultra-low supply voltages	2013	-6.387699045606822	13.921640764794125	2272691
2273063	EDA	transient noise failures in sram cells: dynamic noise margin metric	2011	-6.081630253000183	13.515660843772716	2273090
2273513	Arch	a case for thermal-aware floorplanning at the microarchitectural level	2005	-5.571014896202751	13.615330712639327	2273540
2274497	EDA	fpga design for timing yield under process variations	2010	-5.651616297920714	13.267918674781525	2274524
2274603	Arch	energy-efficient adaptive clocking dual edge sense-amplifier flip-flop	2006	-6.772395476751157	13.528707860635594	2274630
2277016	EDA	a comparison of finfet based fpga lut designs	2014	-6.637691210194435	13.80826184641776	2277043
2277724	Arch	a 0.9v, 65nm logic-compatible embedded dram with > 1ms data retention time and 53% less static power than a power-gated sram	2009	-6.634703330301334	14.116252621021445	2277751
2277845	EDA	dual-k versus dual-t technique for gate leakage reduction: a comparative perspective	2006	-6.595418978123852	13.304041554330542	2277872
2278044	EDA	design and analysis of robust and wide operating low-power level-shifter for embedded dynamic random access memory	2014	-6.259078597137076	13.602800756210813	2278071
2278216	EDA	two novel low power and very high speed pulse triggered flip-flops	2015	-7.121751471535139	13.820721089417455	2278243
2278243	EDA	a 65 nm 0.165 fj/bit/search 256 $\,\times\,$144 tcam macro design for ipv6 lookup tables	2011	-6.9523550444656905	13.96880646539233	2278270
2278851	Arch	cacf: a novel circuit architecture co-optimization framework for improving performance, reliability and energy of reram-based main memory system	2018	-6.627477147577978	14.309505720794293	2278878
2278980	EDA	an energy efficient logic approach to implement cmos full adder	2017	-7.18702815252143	13.752172565706886	2279007
2279048	EDA	a dual-vdd low power fpga architecture	2004	-6.3037556692330075	13.394572927398116	2279075
2279561	EDA	ultralow-power sram technology	2003	-6.911895270350997	14.000977959254243	2279588
2279839	Arch	post-silicon programmed body-biasing platform suppressing device variability in 45 nm cmos technology	2008	-5.964144830808537	13.333240093086074	2279866
2279866	EDA	design methodology of variable latency adders with multistage function speculation	2010	-6.469136244717218	13.315455168519563	2279893
2279947	EDA	variation tolerant sensing scheme of spin-transfer torque memory for yield improvement	2010	-6.346184590672662	14.074939322527088	2279974
2280922	Arch	an energy efficient cache design using spin torque transfer (stt) ram	2010	-5.4213188446436655	14.204889690258474	2280949
2281461	EDA	tunable and energy efficient bus encoding techniques	2009	-6.960510272292571	13.876034655494086	2281488
2281494	EDA	ultra-low energy, high-performance dynamic resistive threshold logic	2013	-7.068732082785723	13.773749829490766	2281521
2281951	EDA	a 0.48v 0.57nj/pixel video-recording soc in 65nm cmos	2013	-7.022353318208062	14.163341821941318	2281978
2282193	EDA	enabling in-situ logic-in-memory capability using resistive-ram crossbar memory	2016	-5.907424805806032	13.950197206144582	2282220
2283201	EDA	temperature and process-aware performance monitoring and compensation for an ulp multi-core cluster in 28nm utbb fd-soi technology	2017	-5.990533091560968	13.952436589921653	2283228
2283435	Arch	periodic aging monitoring in sram sense amplifiers	2018	-5.763920456502018	13.645593116260562	2283462
2283442	Arch	localized electromagnetic analysis of ro pufs	2013	-5.441088759124837	15.064615471355387	2283469
2283694	EDA	cmos eight-transistor memory cell for low-dynamic-power high-speed embedded sram	2008	-6.882214535639383	14.103487142109747	2283721
2283750	EDA	area optimization in 6t and 8t sram cells considering vth variation in future processes	2007	-6.623856403881548	13.84700847147496	2283777
2284232	EDA	a novel progressive trigger method of di/dt control for mosfet	2016	-6.302208934052633	13.6702926040559	2284259
2284269	Crypto	multiplier for public-key cryptosystem based on cellular automata	2003	-7.111266728126847	15.058196649516598	2284296
2285383	Arch	a 4-fj/b delay-hardened physically unclonable function circuit with selective bit destabilization in 14-nm trigate cmos	2017	-6.075412389769225	14.775744691785373	2285410
2286213	Arch	a guide to graceful aging: how not to overindulge in post-silicon burn-in for enhancing reliability of weak puf	2017	-5.535720478759341	14.436585490053147	2286240
2286511	EDA	3t-tfet bitcell based tfet-cmos hybrid sram design for ultra-low power applications	2016	-6.571360963596307	14.074892285656409	2286538
2286755	EDA	a logic-compatible embedded flash memory for zero-standby power system-on-chips featuring a multi-story high voltage switch and a selective refresh scheme	2013	-5.751389505175596	14.012842573184836	2286782
2287208	EDA	automatic power regulation based on an asynchronous activity detection and its application to anoc node leakage reduction	2008	-6.509201834789439	13.620785510831174	2287235
2287875	Arch	voltage noise analysis with ring oscillator clocks	2017	-6.2248752049310525	13.458305376933973	2287902
2288441	Arch	on the nonvolatile performance of flip-flop/sram cells with a single mtj	2015	-6.54856031868905	13.985626592203033	2288468
2288744	EDA	a novel hybrid delay unit based on dummy tsvs for 3-d on-chip memory	2018	-6.530010963713667	13.908585586399253	2288771
2288851	EDA	novel class of energy-efficient very high-speed conditional pushâpull pulsed latches	2014	-7.005451244623757	13.89040923758661	2288878
2288873	Arch	a high-performance asic implementation of the 64-bit block cipher cast-128	2007	-7.0848630404812525	14.998813778373187	2288900
2289702	EDA	low-power design using multiple channel lengths and oxide thicknesses	2004	-6.024858673697449	13.444122398141944	2289729
2290181	HCI	design of novel, semi-transparent flip-flops (stff) for high speed and low power application	2012	-6.921739152802539	14.023377187428784	2290208
2291440	EDA	performance and energy-efficiency improvement through modified cpl in organic transistor integrated circuits	2012	-6.6059058987042585	13.842974444367563	2291467
2291608	EDA	security evaluation of dpa countermeasures using dual-rail pre-charge logic style	2006	-5.6908495266136665	15.116878978319043	2291635
2291846	Crypto	on an innovative generation method of electronic signatures: comparative study with traditional hash functions simulation	2007	-6.609007607717812	14.039132482024947	2291873
2291851	EDA	a near-threshold voltage oriented digital cell library for high-energy efficiency and optimized performance in 65nm cmos process	2018	-6.7914809535034575	13.750905082041928	2291878
2291934	Arch	field driven stt-mram cell for reduced switching latency and energy	2014	-6.089808655688138	14.088524438219734	2291961
2292212	EDA	energy conservation in asynchronous systems using self-adaptive fine-grain voltage scaling	2013	-6.150892648131	14.009552913626445	2292239
2292751	EDA	technologies for ultradynamic voltage scaling	2010	-7.063604372124022	14.185793632456875	2292778
2292804	EDA	design space explorations of hybrid-partitioned tcam (hp-tcam)	2013	-6.129177931323204	13.753138798612607	2292831
2294855	Vision	a 0.4 v 12t 2rw dual-port sram with suppressed common-row-access disturbance	2017	-6.699622752916138	14.123204028490601	2294882
2294908	EDA	dynamic current reduction of cmos digital circuits through design and process optimization	2015	-6.745484257190676	13.680548553954079	2294935
2295563	EDA	modeling random telegraph noise as a randomness source and its application in true random number generation	2016	-5.6663399240123855	15.082978111118965	2295590
2295668	EDA	low power level shifter and combined with logic gates	2010	-7.0725229934590015	13.57324332081951	2295695
2296446	EDA	statistical timing yield improvement of dynamic circuits using negative capacitance technique	2010	-6.4359501231599054	13.266043886976865	2296473
2296936	EDA	3dlat: tsv-based 3d ics crosstalk minimization utilizing less adjacent transition code	2014	-6.893029491844865	13.590678378752413	2296963
2297382	Arch	simulation-based analysis of the single event transient response of a single event latchup protection switch	2015	-5.9447847923117765	13.223771059179963	2297409
2298272	EDA	a dynamic temperature control simulation system for fpgas	2008	-5.679211840628303	13.79104971130724	2298299
2298303	Arch	design of power-aware fpga fabrics	2007	-6.374107656391784	13.550719041294641	2298330
2298336	EDA	analysis and design of low-energy flip-flops	2001	-6.710548843601528	13.475273016460815	2298363
2299373	EDA	performance modeling of resonant tunneling based rams	2003	-6.53478617658025	13.797218957038885	2299400
2299518	Visualization	a novel variation-tolerant 4t-dram cell with enhanced soft-error tolerance	2012	-6.130205263726308	14.063237982428765	2299545
2299735	EDA	adams: asymmetric differential stt-ram cell structure for reliable and high-performance applications	2013	-6.432541058596718	14.227052178066726	2299762
2299833	Arch	scalable vlsi architecture for gf(p) montgomery modular inverse computation	2002	-7.216390216657492	15.077843203791346	2299860
2300122	Arch	implications of ultra low-voltage devices on design techniques for controlling leakage in nanocmos circuits	2006	-5.986359155234697	13.548573130320511	2300149
2301031	EDA	new optimized dual-material (dm) gate design to improve the submicron gan-mesfets reliability in subthreshold regime	2012	-6.399430444842817	13.333361873296461	2301058
2301168	EDA	robust metastability-based trng design in nanometer cmos with sub-vdd pre-charge and hybrid self-calibration	2012	-6.040360535833369	14.733250679659946	2301195
2301480	EDA	analysis and optimization of programmable delay elements for 2-phase bundled-data circuits	2015	-6.628566332086179	13.213499912378635	2301507
2301739	EDA	a predictably low-leakage asic design style	2007	-6.6118431894784475	13.388394455102965	2301766
2302078	EDA	toward achieving energy efficiency in presence of deep submicron noise	2000	-7.204059939570726	13.855664705517526	2302105
2302908	EDA	an efficient parity rearrangement coding scheme for rram thermal crosstalk effects	2017	-6.530309264654826	14.327755049987529	2302935
2302914	EDA	a compact model for nbti degradation and recovery under use-profile variations and its application to aging analysis of digital integrated circuits	2014	-5.8072539003351915	13.238720407339725	2302941
2303607	EDA	circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement	2008	-5.777400671977143	14.015215910593385	2303634
2303758	EDA	advanced thermal sensing circuit and test techniques used in a high performance 65nm processor	2007	-5.441631259124026	13.650341025963248	2303785
2303826	EDA	matha: multiple sense amplifiers with transceiver for high performance improvement in noc architecture	2014	-7.139199108143187	13.778088113655189	2303853
2304141	EDA	low-power asynchronous digital pipeline based on mismatch-tolerant logic gates	2014	-6.5269267492681475	13.341889752155609	2304168
2304149	Mobile	an ultralow-power wireless camera node: development and performance analysis	2011	-5.54889136289012	14.14697971240928	2304176
2304212	EDA	recent advances in in-situ and in-field aging monitoring and compensation for integrated circuits: invited paper	2018	-5.525001741860873	13.727370406295464	2304239
2304324	EDA	design and analysis of noise margin, write ability and read stability of organic and hybrid 6-t sram cell	2014	-6.6627312223340205	14.041127635883546	2304351
2305057	EDA	domain wall interconnections for nml	2017	-5.517010208965711	13.51938199595304	2305084
2305387	EDA	a sub-200-mv voltage-scalable sram with tolerance of access failure by self-activated bitline sensing	2010	-6.569141358704347	13.996748468361245	2305414
2305443	EDA	low-power design methodology for module-wise dynamic voltage and frequency scaling with dynamic de-skewing systems	2006	-6.461567255513697	13.215544323320675	2305470
2305491	EDA	low power parallel multiplier with column bypassing	2005	-6.923619032170497	13.808342609385765	2305518
2305548	Arch	reduction of power dissipation in dynamic bicmos logic gates by transistor reordering	2002	-7.012226657668762	13.718423894572515	2305575
2305588	EDA	reliable and anti-cloning pufs based on configurable ring oscillators	2015	-5.703634908527665	15.01239351966438	2305615
2306648	EDA	nbti/pbti separated bti monitor with 4.2x sensitivity by standard cell based unbalanced ring oscillator	2017	-6.411782596988227	13.784163140183315	2306675
2308248	Arch	development of radiation hardened by design(rhbd) primitive gates using 0.18Î¼m cmos technology	2015	-6.203680507358407	13.652039327181337	2308275
2308326	EDA	non-volatility for ultra-low power asynchronous circuits in hybrid cmos/magnetic technology	2015	-6.5780083119879516	13.934610979036734	2308353
2308457	Visualization	impact of floating body type dram with the vertical mosfet	2011	-6.411415076945571	14.05303887630967	2308484
2308527	EDA	an empirical delta delay model for highly scaled cmos inverter considering well proximity effect	2014	-5.943285563683332	13.269829917803614	2308554
2308784	EDA	analysis of subthreshold finfet circuits for ultra-low power design	2006	-6.179352343917388	13.826456508395694	2308811
2308814	Arch	an offset-tolerant self-correcting sense amplifier for robust high speed sram	2015	-6.542067646923963	14.01964402850599	2308841
2309436	Arch	fast low power translation lookaside buffers using hierarchical nand match lines	2010	-6.224256146191183	14.050498416313651	2309463
2310016	EDA	novel pipeline architectures based on negative differential resistance devices	2013	-7.084949882110441	13.387722172307642	2310043
2310068	EDA	probabilistic design methodology to improve run-time stability and performance of stt-ram caches	2012	-5.735249828840325	14.128919135089632	2310095
2310687	EDA	reconfigurable latch controllers for low power asynchronous circuits	1999	-6.207035456398506	13.687058417398934	2310714
2312549	EDA	techniques for leakage energy reduction in deep submicrometer cache memories	2006	-6.792289694734354	14.0428927636349	2312576
2312631	Arch	design of sram puf with improved uniformity and reliability utilizing device aging effect	2014	-5.860031355999127	14.300450825980704	2312658
2313544	EDA	a double-sensing-margin offset-canceling dual-stage sensing circuit for resistive nonvolatile memory	2015	-6.535257252810637	14.090230770833198	2313571
2313621	EDA	low-power srams power mode control logic: failure analysis and test solutions	2012	-5.705344232032723	13.317654954549266	2313648
2313816	Arch	one-cycle correction of timing errors in pipelines with standard clocked elements	2016	-6.1427986163882276	13.69799792881267	2313843
2313851	Mobile	a finfet sram cell design with bti robustness at high supply voltages and high yield at low supply voltages	2015	-6.718062694931986	14.123052120054545	2313878
2314439	HPC	experimental investigation of 4-kb rram arrays programming conditions suitable for tcam	2018	-6.575932852041477	14.033822224182662	2314466
2314513	Arch	data memory subsystem resilient to process variations	2008	-5.544564217925926	13.769883430490825	2314540
2314630	EDA	robust 7-nm sram design on a predictive pdk	2017	-6.753285365787691	13.847740030004564	2314657
2314681	Arch	dual-mode high-speed low-energy binary addition	2006	-7.018908544175232	13.78964347935141	2314708
2315029	EDA	fault tolerant register file design for mips aes-crypto microprocessor	2015	-5.374488953025559	14.663383180886367	2315056
2315994	EDA	on-the-fly attestation of reconfigurable hardware	2008	-5.338418027193126	15.023635762966686	2316021
2316123	EDA	a 16kb tile-able sram macro prototype for an operating window of 4.8ghz at 1.12v vdd to 10 mhz at 0.5v in a 28-nm hkmg cmos	2014	-6.660681246301683	14.142728952399588	2316150
2316561	Theory	an improvement of the barrett modular reduction algorithm	2014	-6.2088744344663045	15.09622552081677	2316588
2316859	EDA	architecture and circuit techniques for low-throughput, energy-constrained systems across technology generations	2006	-5.361609645864651	13.909825319241257	2316886
2317293	Arch	a sub-0.85v, 6.4gbp/s/pin tx-interleaved transceiver with fast wake-up time using 2-step charging control and vohcalibration in 20nm dram process	2018	-6.824611173421625	13.997135824402045	2317320
2317354	EDA	analysis and simulation of full adder design using mtcmos technique	2012	-6.927085312394185	13.968760526058034	2317381
2318291	Mobile	a low-power wireless camera system	1999	-5.559068068019093	14.0843499020628	2318318
2318341	EDA	hybrid polymorphic logic gate with 5-terminal magnetic domain wall motion device	2017	-5.897944318274644	14.784508576398757	2318368
2318623	Arch	temperature-aware cooperative ring oscillator puf	2009	-5.897882343301897	14.644471427538464	2318650
2318625	Metrics	bit-error and soft-error resilient 7t/14t sram with 150-nm fd-soi process	2012	-6.370154620438584	14.012542271162035	2318652
2319451	EDA	bdd based synthesis technique for design of high-speed memristor based circuits	2016	-6.703866914677343	13.570931703192327	2319478
2319598	Logic	evaluation of fault attack detection on sram-based fpgas	2017	-5.4401645608372915	15.064452349485938	2319625
2320555	EDA	emerging fets for low power and high speed embedded dynamic random access memory	2018	-5.787669018532784	13.817853068919828	2320582
2320582	EDA	nbti and leakage aware sleep transistor design for reliable and energy efficient power gating	2015	-6.391293079186699	13.793843495902571	2320609
2321238	EDA	embedded memory and arm cortex-m0 core using 60-nm c-axis aligned crystalline indiumâgalliumâzinc oxide fet integrated with 65-nm si cmos	2017	-6.658481236364571	14.156632966992284	2321265
2321629	Arch	low-current spin transfer torque mram	2017	-6.576163277330379	14.061565370623304	2321656
2321905	EDA	a novel configurable ring oscillator puf with improved reliability using reduced supply voltage	2018	-6.462186375940362	14.171489635042331	2321932
2321970	EDA	a process-variation-tolerant floating-point unit with voltage interpolation and variable latency	2008	-6.670512928035794	13.751951113526154	2321997
2322440	EDA	flaw: fpga lifetime awareness	2006	-5.388937611754646	13.551437624156392	2322467
2323084	EDA	sleep mode analysis and optimization with minimal-sized power gating switch for ultra-low  ${v}_{\rm dd}$ operation	2012	-6.462351060655863	13.788167147932073	2323111
2323130	EDA	temperature-based adaptive memory sub-system in 28nm utbb fdsoi	2016	-6.647730071998594	14.038892094242012	2323157
2324253	EDA	leverage emerging technologies for dpa-resilient block cipher design	2016	-5.704379656984	14.84134918775351	2324280
2324323	EDA	novel transient-fault detection circuit featuring enhanced bulk built-in current sensor with low-power sleep-mode	2012	-5.612056161412052	13.478873635707659	2324350
2324643	Arch	design and evaluation of physical unclonable function for inorganic printed electronics	2018	-5.511243594188112	15.048823522876253	2324670
2324864	EDA	jitter models for the design and test of gbps-speed serial interconnects	2004	-7.092019765566759	14.294935465534143	2324891
2325807	EDA	improving the robustness of self-timed sram to variable vdds	2011	-6.578410001791563	13.698043414301615	2325834
2325933	EDA	a pulse-to-static conversion latch with a self-timed control circuit	1997	-7.062839981135294	13.995502486430153	2325960
2326148	Arch	three-level error control coding for dependable solid-state drives	2008	-6.720276167716262	14.412637952281749	2326175
2326196	EDA	device circuit co design of fefet based logic for low voltage processors	2016	-6.419403057618357	13.766857023958366	2326223
2326284	EDA	statistical battery models and variation-aware battery management	2014	-5.9941368451867545	13.329325216767778	2326311
2327116	Arch	impact of cnt process imperfection on circuit-level functionality and yield	2016	-5.443085262244309	13.386256991697891	2327143
2327894	SE	on resistive open defect detection in drams: the charge accumulation effect	2015	-6.073872323098904	13.715577509666094	2327921
2328279	Arch	on the correlation between static noise margin and soft error rate evaluated for a 40nm sram cell	2013	-5.976854043400067	13.241804668115687	2328306
2328631	EDA	gph: a group-based partitioning scheme for reducing total power consumption of parallel buses	2011	-7.074996538681384	13.622944988403145	2328658
2330189	Arch	integrated all-digital low-dropout regulator as a countermeasure to power attack in encryption engines	2016	-5.7833857917052605	15.097471007300072	2330216
2330646	HCI	reduced leverage of dual supply voltages in ultra deep submicron technologies	2003	-5.675776792971227	13.554877541837664	2330673
2330828	EDA	tel logic style as a countermeasure against side-channel attacks: secure cells library in 65nm cmos and experimental results	2018	-5.945867249242935	14.883876703028612	2330855
2330936	EDA	low power error resilient encoding for on-chip data buses	2002	-5.4717917719848534	13.598065247919106	2330963
2331621	EDA	design of configurable sequential circuits in quantum-dot cellular automata	2017	-6.984868058778971	13.234845822776196	2331648
2331791	EDA	investigation of low-power low-voltage circuit techniques for a hybrid full-adder cell	2004	-7.130633959734984	13.783235053653033	2331818
2331825	EDA	thermally robust clocking schemes for 3d integrated circuits	2007	-5.821411929770802	13.748661349111414	2331852
2332179	EDA	comparative evaluation of layout density in 3t, 4t, and mt finfet standard cells	2011	-6.572632011612929	13.570163052809693	2332206
2332543	Arch	cell design and comparative evaluation of a novel 1t memristor-based memory	2012	-6.0056096688571134	13.916493857161473	2332570
2333602	EDA	effects of process variation on the access time in sram cells	2012	-6.205557552683658	13.60936060496465	2333629
2333767	EDA	volume accumulated double gate junctionless mosfets for low power logic technology applications	2014	-6.529144338424588	13.944997940348845	2333794
2334732	EDA	design and characterization of the tero-puf on sram fpgas	2016	-5.480192402211849	15.066233407992911	2334759
2335578	EDA	high performance mtcmos technique for leakage reduction in hybrid soi-epitaxial technologies with enhanced-mobility pfet header	2006	-5.3730469554216125	13.837357795998473	2335605
2337063	EDA	eagle-eye: a near-optimal statistical framework for noise sensor placement	2013	-5.756947045302553	13.294890799851872	2337090
2338103	EDA	a temperature-insensitive self-recharging circuitry used in drams	2005	-6.417258070631492	13.999028920051696	2338130
2338131	EDA	capacitor based sneakpath compensation circuit for transistor-less reram architectures	2016	-6.555117773885812	14.11395084483384	2338158
2338566	EDA	improved read and write margins using a novel 8t-sram cell	2014	-6.7063967248018495	14.058827702717187	2338593
2338859	EDA	mram puf: using geometric and resistive variations in mram cells	2016	-5.6116192214494	14.971518978588204	2338886
2338919	EDA	low power vlsi sequential circuit architecture using critical race control	2003	-5.955865184943124	13.209132962078128	2338946
2340221	Arch	fault modeling for finfet circuits	2010	-5.570013689928946	13.273530568006633	2340248
2342208	EDA	an ultra low-power current-mode sense amplifier for sram applications	2005	-6.666955559474591	13.982867593101794	2342235
2343007	EDA	a novel static d-flip-flop topology for low swing clocking	2015	-7.015310904226779	13.939088515943064	2343034
2343237	Arch	lifetime reliability modeling and estimation in multi-core systems	2016	-5.4137992665942445	13.437757253449329	2343264
2343526	Arch	on the potential of correlated materials in the design of spin-based cross-point memories (invited)	2016	-6.198204817600603	13.922815052275304	2343553
2344171	Arch	a robust and low power dual data rate (ddr) flip-flop using c-elements	2010	-7.120154474304693	13.813439042821164	2344198
2344255	EDA	a pmos read-port 8t sram cell with optimized leakage power and enhanced performance	2017	-5.885511260345816	13.213900632528418	2344282
2344505	EDA	research and implementation of a high-speed reconfigurable a5 algorithm	2008	-7.000206466996782	14.54305384034907	2344532
2345350	EDA	autonomous temperature control technique in vlsi circuits through logic replication	2009	-6.190418503870583	13.585735868718688	2345377
2345527	EDA	trade-off analysis between timing error rate and power dissipation for adaptive speed control with timing error prediction	2009	-6.058356338558588	13.700251767578886	2345554
2345800	EDA	power-down synthesis for analog circuits including switch sizing	2016	-6.826940188044839	13.328953464904256	2345827
2345847	EDA	a new write assist technique for sram design in 65 nm cmos technology	2015	-6.78176409135303	14.131564829742794	2345874
2346384	EDA	finfets for nanoscale cmos digital integrated circuits	2005	-6.050372692990477	13.654636017583453	2346411
2346408	EDA	a loadless 6t sram cell for sub- & near- threshold operation implemented in 28â¯nm fd-soi cmos technology	2018	-6.7917781743831585	14.106930022041054	2346435
2346872	EDA	investigation of seu sensitivity of xilinx virtex ii fpga by pulsed laser fault injections	2004	-5.7543478757622495	13.270724729889732	2346899
2346976	EDA	a multi-context fpga using a floating-gate-mos functional pass-gate and its cad environment	2006	-6.407724342072768	13.813203082706584	2347003
2346985	EDA	variation-tolerant sensing circuit for spin-transfer torque mram	2015	-6.7384140292236285	14.174580825223673	2347012
2347888	EDA	a 0.36v 128kb 6t sram with energy-efficient dynamic body-biasing and output data prediction in 28nm fdsoi	2016	-6.546614024753575	13.977294718159149	2347915
2348344	EDA	effectiveness of low power dual-v/sub t/ designs in nano-scale technologies under process parameter variations	2005	-6.213934293204044	13.548607309385073	2348371
2348919	EDA	a single-power-supply 0.7v 1ghz 45nm sram with an asymmetrical unit-Ã-ratio memory cell	2008	-6.765890555204037	14.107483310491393	2348946
2349666	EDA	programmable nanowire circuits for nanoprocessors	2011	-5.3315688070191465	13.521741422869992	2349693
2350017	EDA	understanding the potential and the limits of germanium pmosfets for vlsi circuits from experimental measurements	2011	-6.2235865169745805	13.672126951312066	2350044
2350479	EDA	practical methodology of post-layout gate sizing for 15% more power saving	2004	-6.620387500656139	13.424511244023234	2350506
2351254	Arch	a puf based on a transient effect ring oscillator and insensitive to locking phenomenon	2014	-5.782292278483037	14.805551338584594	2351281
2351425	Arch	the xeonÂ® processor e5-2600 v3: a 22 nm 18-core product family	2016	-5.423215652743557	14.167477822213488	2351452
2351615	EDA	a low-power cam with efficient power and delay trade-off	2011	-7.069753597962865	13.878283956567182	2351642
2352079	EDA	session 8 overview: low-power digital techniques: energy-efficient digital	2015	-5.677266096141382	14.181225553646788	2352106
2352465	EDA	modeling and design analysis of 3d vertical resistive memory â a low cost cross-point architecture	2014	-6.138337085038381	13.828998846468789	2352492
2353192	EDA	in situ power gating efficiency learner for fine-grained self-adaptive power gating	2014	-6.2896880725766975	13.920929939118993	2353219
2353347	EDA	partitioning methods for interface circuit of heterogeneous 3-d-ics under process variation	2016	-6.524641660367481	14.084195463339153	2353374
2353686	EDA	a variation-aware adaptive voltage scaling technique based on in-situ delay monitoring	2011	-5.866400236061142	13.73938444123743	2353713
2354567	EDA	novel design methodology for high-performance xor-xnor circuit design	2003	-7.053781708047025	13.817533268390616	2354594
2355303	EDA	a 3.07Î¼m2/bitcell physically unclonable function with 3.5% and 1% bit-instability across 0 to 80Â°c and 0.6 to 1.2v in a 65nm cmos	2015	-6.033065750391043	14.745352351088426	2355330
2355334	EDA	a 40-nm 0.5-v 12.9-pj/access 8t sram using low-power disturb mitigation technique	2013	-6.705555937378772	14.10185791881408	2355361
2355719	Arch	a 128 kb 7t sram using a single-cycle boosting mechanism in 28-nm fdâsoi	2018	-6.587392884132947	14.18216668838117	2355746
2355792	Embedded	45nm low-power embedded pseudo-sram with ecc-based auto-adjusted self-refresh scheme	2009	-6.1991792368882646	14.19996817768919	2355819
2356273	EDA	aging-aware adaptive voltage scaling in 22nm high-k/metal-gate tri-gate cmos	2015	-6.464365132658209	13.879811688872387	2356300
2356815	Arch	a macro-model for the efficient simulation of an adc-based rng	2005	-5.96309981344775	15.059226644287774	2356842
2356897	Embedded	hibernus: sustaining computation during intermittent supply for energy-harvesting systems	2015	-6.1838221738736525	14.274908885936947	2356924
2357039	EDA	comparison of self-timed ring and inverter ring oscillators as entropy sources in fpgas	2012	-5.747896119087187	15.036973346325748	2357066
2357474	Arch	a single 1.5-v digital chip for a 106 synapse neural network	1993	-6.372981159141142	13.917936010803633	2357501
2358052	EDA	a flip-flop for the dpa resistant three-phase dual-rail pre-charge logic family	2012	-6.928964295414858	14.216545618434699	2358079
2358575	HCI	a full adder based on hybrid single-electron transistors and mosfets at room temperature	2013	-6.886156718844375	13.589207724701414	2358602
2358903	Vision	a tcad evaluation of a single bulk-bics with integrative memory cell	2018	-6.275057731380112	13.360917831333337	2358930
2359080	EDA	a 64mb sram in 22nm soi technology featuring fine-granularity power gating and low-energy power-supply-partition techniques for 37% leakage reduction	2013	-6.4273904606101055	13.87445659595665	2359107
2359621	Arch	cfpga: cnt emerging memory-based fpga	2010	-6.573696030405704	13.783129543847004	2359648
2360198	EDA	finfet based sram design: a survey on device, circuit, and technology issues	2014	-5.413478983737526	13.461203572102065	2360225
2360499	EDA	design considerations for a parallel bit-organized mos memory	1967	-6.442160554301019	13.608916769610634	2360526
2361087	EDA	power switch implementation for low voltage digital circuits	2013	-6.811162276693791	13.840147565824546	2361114
2362419	EDA	a voltage scalable advanced dfm ram with accelerated screening for low power soc platform	2006	-5.993503449041501	13.522234870160752	2362446
2362641	Arch	a low-cost soft error tolerant read circuit for single/multi-level cross-point rram arrays	2018	-6.683459640482996	14.097374029355281	2362668
2364095	HPC	conforming inverted data store for low power memory	1999	-6.609096558848085	13.940665422986774	2364122
2364394	EDA	self calibrating circuit design for variation tolerant vlsi systems	2005	-6.33900653751394	13.688577814670179	2364421
2364786	EDA	the impact of pmost bias-temperature degradation on logic circuit reliability performance	2005	-5.9648099660223535	13.330149751375004	2364813
2364799	EDA	an improved technique to increase noise-tolerance in dynamic digital circuits	2004	-6.0305997885504175	13.498257374949947	2364826
2364949	Arch	statistical reliability analysis of nbti impact on finfet srams and mitigation technique using independent-gate devices	2012	-6.067362036771381	13.479166058315544	2364976
2365211	EDA	analysis and design of an efficient irreversible energy recovery logic in 0.18-mum cmos	2008	-7.226443002250634	13.731498399314546	2365238
2365442	EDA	yield-driven near-threshold sram design	2007	-6.035458800525611	13.898732844068663	2365469
2365571	EDA	a power gating scheme for ground bounce reduction during mode transition	2007	-6.932005704103777	13.861544828332637	2365598
2365844	Arch	performance & reliability of 3d architectures (Ïfet, finfet, Ïfet)	2018	-6.044418318883202	13.458563154693131	2365871
2366402	EDA	rescale: recalibrating sensor circuits for aging and lifetime estimation under bti	2014	-5.656635984040588	13.51044702845	2366429
2366799	EDA	soft error mitigation through selection of noninvert implication paths	2014	-5.95831607865872	13.28348157301735	2366826
2367362	EDA	power gating implementation for supply noise mitigation with body-tied triple-well structure	2012	-6.7017158175982425	13.752803915277104	2367389
2367534	Mobile	analysis of a read disturb-free 9t sram cell with bit-interleaving capability	2014	-6.475672056948253	13.962059840931405	2367561
2369136	EDA	buffered clock tree sizing for skew minimization under power and thermal budgets	2010	-6.0439186299241054	13.496325290108047	2369163
2370088	HPC	a smaller, faster, and more energy-efficient complementary stt-mram cell uses three transistors and a ground grid: more is actually less	2017	-6.441505459653926	14.144746746481983	2370115
2371034	EDA	a metastability immune timing error masking flip-flop for dynamic variation tolerance	2016	-6.044611224523959	13.69975026774282	2371061
2371396	Arch	microcontroller trngs using perturbed states of nor flash memory cells	2019	-5.681578728528007	15.022898528317723	2371423
2371763	Logic	reading a 4-bit slc nand flash memory in 180nm technology	2010	-6.850266940364307	13.928175106479044	2371790
2371855	EDA	energy-efficient pipeline templates for high-performance asynchronous circuits	2011	-6.946444260109772	13.565591597785902	2371882
2372050	Arch	a 2Ã logic density programmable logic array using atom switch fully implemented with logic transistors at 40nm-node and beyond	2016	-6.518116361642082	13.419935962669056	2372077
2372902	HCI	impact of fin-height on sram soft error sensitivity and cell stability	2016	-6.377983725077372	13.513990771379593	2372929
2373143	Arch	dynamic thermal management for high-performance microprocessors	2001	-5.351997750566593	13.925782644815069	2373170
2373192	EDA	a 140-mv variation-tolerant deep sub-threshold sram in 65-nm cmos	2017	-6.897595498869289	14.185362452129645	2373219
2373193	EDA	a high speed and leakage-tolerant domino logic for high fan-in gates	2005	-6.667490938925559	13.812752663817177	2373220
2374126	HCI	effect of reverse body bias on current testing of 0.18 Î¼m gates	2001	-6.179950800919857	13.389589600172998	2374153
2374530	EDA	fast chip aging prediction by product-like vmin drift characterization on test structures	2018	-5.802295049521795	13.378375339704506	2374557
2374535	EDA	estimation of statistical variation in temporal nbti degradation and its impact on lifetime circuit performance	2007	-6.159358698012607	13.271736176183955	2374562
2375717	EDA	design of an ultra-low voltage 9t sram with equalized bitline leakage and cam-assisted energy efficiency improvement	2015	-6.850375285515397	14.241087174469865	2375744
2376268	EDA	performance, metastability, and soft-error robustness trade-offs for flip-flops in 40 nm cmos	2011	-6.0226659780081215	13.389763762480626	2376295
2376311	EDA	ultra low power full adder topologies	2009	-6.920495510845202	13.668494177506199	2376338
2376896	EDA	a new full adder cell for molecular electronics	2011	-6.5222285980291375	13.621281595121319	2376923
2377404	EDA	design of low-power finfet-based tcams with unevenly-segmented matchlines for routing table applications	2015	-6.796185945874636	14.001943928872914	2377431
2378421	EDA	a low-power high-speed 1-mb cmos sram	2006	-6.904927945678444	14.083993122098136	2378448
2379723	EDA	robust clock network design methodology for ultra-low voltage operations	2011	-6.693519636451316	13.321730928048847	2379750
2379917	Security	asic implementation of random number generators using sr latches and its evaluation	2016	-6.1467936112585075	14.986763004375234	2379944
2381236	EDA	a 230mv-to-500mv 375khz-to-16mhz 32b risc core in 0.18Î¼m cmos	2007	-6.962323187001855	13.944243540119595	2381263
2382126	EDA	analysis and optimization of pausible clocking based gals design	2009	-6.179559387593442	13.501034435794999	2382153
2383348	Logic	system-level variation-aware aging simulator using a unified novel gate-delay model for bias temperature instability, hot carrier injection, and gate oxide breakdown	2015	-5.796594053686852	13.563985170296354	2383375
2383456	EDA	on-die sensors for measuring process and environmental variations in integrated circuits	2010	-5.868518107675363	13.678906611136908	2383483
2384971	Arch	temperature-aware delay borrowing for energy-efficient low-voltage link design	2010	-6.275708956648826	13.704894916347616	2384998
2385362	Embedded	a low power 6t-4c non-volatile memory using charge sharing and non-precharge techniques	2015	-5.712472423310561	13.944439132542007	2385389
2386789	HPC	nanoscale data storage devices capacity and encoding schemes	2006	-6.969062962391419	13.304965081125081	2386816
2386827	EDA	a cbram-based compact interconnect switch for non-volatile reconfigurable logic circuits	2013	-5.347010847661561	13.72750572561224	2386854
2386828	EDA	configurable circuits featuring dual-threshold-voltage design with three-independent-gate silicon nanowire fets	2014	-6.58316216786616	13.660260722795176	2386855
2387224	EDA	low power low voltage cmos full adder cells based on energy-efficient architecture	2018	-6.9935401725393245	13.651644564878511	2387251
2387598	EDA	oxram-based non volatile flip-flop in 28nm fdsoi	2014	-6.262212068968282	13.940346816354944	2387625
2388387	HPC	information theory based design of phase-change memories	2010	-6.544711085059568	13.352201634121828	2388414
2389008	EDA	dynamic voltage domain assignment technique for low power performance manageable cell based design	2010	-6.497665484795989	13.450916231650925	2389035
2389550	EDA	intrinsic capacitance extraction and estimation for system-on-chip power delivery development	2012	-5.935381974968865	13.287915896441875	2389577
2390096	Arch	tolerating the consequences of multiple em-induced c4 bump failures	2016	-5.7368211765646375	13.452678607347748	2390123
2390381	EDA	active power-gating-induced power/ground noise alleviation using parasitic capacitance of on-chip memories	2013	-5.684942185181027	13.967027389807582	2390408
2391196	Arch	power-minimum frequency/voltage cooperative management method for vlsi processor in leakage-dominant technology era	2005	-5.593586957371636	14.001392185640276	2391223
2391460	Arch	logic circuits operating in subthreshold voltages	2006	-6.606343820512557	13.817153259693614	2391487
2391760	EDA	on-chip delay sensor for environments with large temperature fluctuations	2014	-6.191262495065421	13.706456934993508	2391787
2392857	HPC	ternary cache: three-valued mlc stt-ram caches	2014	-6.383129281381486	14.097051360896357	2392884
2393027	EDA	minimal energy asynchronous dynamic adders	2006	-6.9207711828733345	13.905882865458016	2393054
2393080	EDA	reduce register files leakage through discharging cells	2006	-6.5999418904158125	13.98476836607102	2393107
2394033	Logic	single event resilient dynamic logic designs	2014	-6.301168800607175	13.84908948405566	2394060
2394214	Arch	scaling trends and bias dependence of the soft error rate of 16 nm and 7 nm finfet srams	2018	-6.319600028134631	13.34251180784476	2394241
2394309	EDA	a standard cell compatible bidirectional repeater with thyristor assist	2012	-7.106612115511508	13.700707968163176	2394336
2395341	EDA	contributions of sram, ff and combinational circuit to chip-level neutron-induced soft error rate: - bulk vs. fd-soi at 0.5 and 1.0v -	2017	-6.060503491941588	13.824772461974154	2395368
2396410	EDA	embedded sram ring oscillator for in-situ measurement of nbti and pbti degradation in cmos 6t sram array	2012	-5.934578603963431	13.447594129925802	2396437
2396965	EDA	numeral-based crosstalk avoidance coding to reliable noc design	2011	-5.795596295932258	13.642029744403448	2396992
2397600	Arch	implementation of dynamic bandwidth re-allocation in optical interconnects using microring resonators	2007	-6.692640039955544	14.079942263820726	2397627
2397643	EDA	design-oriented energy models for wide voltage scaling down to the minimum energy point	2017	-6.3276279512373135	13.407372768607425	2397670
2397736	EDA	utilizing sub-threshold technology for the creation of secure circuits	2008	-5.457705625614555	15.112256507862297	2397763
2397996	EDA	leakage power dependent temperature estimation to predict thermal runaway in finfet circuits	2006	-6.007467782407357	13.327567189867699	2398023
2398461	EDA	physically unclonable function using initial waveform of ring oscillators on 65 nm cmos technology	2017	-5.973997674220548	14.922914258078842	2398488
2398542	EDA	high performance cmos 2-input nand based on low-race split-level charge-recycling pass-transistor logic	2009	-6.883641292533053	13.895271733254653	2398569
2398817	Arch	1.8 mbit/mm2 ternary-cam macro with 484 ps search access time in 16 nm fin-fet bulk cmos technology	2015	-6.7556284983845565	14.133033965379159	2398844
2400439	EDA	em attack sensor: concept, circuit, and design-automation methodology	2015	-5.368411353069348	15.084323369614276	2400466
2400635	Metrics	systolic associative memories	1990	-5.6944922951264845	14.164194028963195	2400662
2400642	EDA	synthesizing asynchronous circuits toward practical use	2016	-5.373959158928404	14.379557868531409	2400669
2401154	Arch	methodology for electromigration signoff in the presence of adaptive voltage scaling	2014	-5.936801823165385	13.406463446940418	2401181
2401210	EDA	evaluation of energy-recovering interconnects for low-power 3d stacked ics	2009	-5.347527290575552	13.40301052917696	2401237
2402096	EDA	variation-resilient building blocks for ultra-low-energy sub-threshold design	2012	-6.681005077345527	13.679514544884286	2402123
2402318	Arch	high-speed mars hardware	2000	-6.959795688803705	15.054355174985552	2402345
2402496	Arch	mitigating the effects of process variation in ultra-low voltage chip multiprocessors using dual supply voltages and half-speed units	2012	-5.768310757850009	14.05141768624048	2402523
2403008	Arch	weak inversion performance of cmos and dcvspg logic families in sub-300 mv range	2006	-7.172249178712067	13.674696556761775	2403035
2403114	EDA	9t full adder design in subthreshold region	2012	-6.974649834286085	13.750098408193825	2403141
2404523	EDA	how to reduce power in 3d ic designs: a case study with opensparc t2 core	2013	-5.640536295775959	13.785813387535493	2404550
2405019	EDA	ultra-dense ring-shaped racetrack memory cache design	2019	-6.077239275762262	14.214102485314953	2405046
2405122	EDA	energy-delay efficient asynchronous-logic 16Ã16-bit pipelined multiplier based on sense amplifier-based pass transistor logic	2012	-6.904008517406381	13.677199003500547	2405149
2405582	Arch	data-dependent clock gating approach for low power sequential system	2018	-6.8421015167172925	13.751164528433518	2405609
2405586	Arch	an mtj-based nonvolatile associative memory architecture with intelligent power-saving scheme for high-speed low-power recognition applications	2013	-6.792485750676111	13.905986106524596	2405613
2405725	EDA	7nm finfet standard cell layout characterization and power density prediction in near- and super-threshold voltage regimes	2014	-6.4121804740727	13.666440109988082	2405752
2405948	Logic	error-correction schemes with erasure information for fast memories	2013	-5.833883889191188	13.46677049337134	2405975
2406113	EDA	layout-based single event mitigation techniques for dynamic logic circuits	2016	-6.265258452415062	13.481335002434205	2406140
2406114	EDA	ultra low voltage design considerations of soi sram memory cells	2005	-6.230954072225165	13.483424535097909	2406141
2406544	EDA	dynamic thermal management for finfet-based circuits exploiting the temperature effect inversion phenomenon	2014	-6.0649597256332575	13.948835173187966	2406571
2406697	EDA	an at-speed self-testable technique for the high speed domino adder	2011	-7.022059247724358	13.427013706431953	2406724
2406871	EDA	leveraging aging effect to improve sram-based true random number generators	2017	-6.301610864692304	13.636010701042625	2406898
2408575	Arch	determining fundamental heat dissipation bounds for transistor-based nanocomputing paradigms	2011	-5.603718343630495	13.660130963680027	2408602
2408777	EDA	ultra low power booth multiplier using asynchronous logic	2012	-7.0664541385511885	13.703993324770105	2408804
2409327	Arch	design and analysis of ultra low power processors using sub/near-threshold 3d stacked ics	2013	-6.3105150565952135	14.051775960497134	2409354
2409586	Arch	gate level leakage minimisation at 90 nm technology	2013	-6.059186845927847	13.675165199795902	2409613
2410420	Arch	nems based thermal management for 3d many-core system	2011	-5.8323801063179195	13.672077868179338	2410447
2411857	EDA	interactive presentation: process tolerant beta-ratio modulation for ultra-dynamic voltage scaling	2007	-6.764305465403563	13.946608589372616	2411884
2412547	EDA	interconnect delay model for wide supply voltage range repeater insertion in sub-22 nm finfet technologies	2017	-6.258920540964966	13.904674614365234	2412574
2412670	EDA	statistical aspects of nbti/pbti and impact on sram yield	2011	-6.070230035649973	13.319133979162656	2412697
2413381	EDA	characterization of mode transition timing overhead for net energy savings in low-noise mtcmos circuits	2013	-6.835953183484604	13.896796446142563	2413408
2413580	Arch	bias temperature instability mitigation via adaptive cache size management	2017	-5.583917579030484	14.016514837432027	2413607
2414652	EDA	resonant tunneling transistors for threshold logic circuit applications	1999	-6.994113093338847	13.484128153226163	2414679
2414772	Mobile	a 130 nm 1.2 v/3.3 v 16 kb spin-transfer torque random access memory with nondestructive self-reference sensing scheme	2012	-6.354997508014632	14.114885926397342	2414799
2414957	EDA	silicon odometers: compact in situ aging sensors for robust system design	2014	-5.6483761860471065	13.408150638148904	2414984
2415743	EDA	a 1.25pj/bit 0.048mm2 aes core with dpa resistance for iot devices	2017	-5.8853976307748965	14.998814708320735	2415770
2415959	Arch	a fine-grained, uniform, energy-efficient delay element for fd-soi technologies	2015	-6.846187002241174	13.776265261144301	2415986
2416198	EDA	sdds-ncl design: analysis of supply voltage scaling	2015	-6.469968186869818	13.4498789805793	2416225
2416839	Mobile	stop the clock!: new directions for embedded controllers in wireless sensor networks	2005	-5.350936941057942	14.189816892895873	2416866
2417269	EDA	dual-rail/single-rail hybrid logic design for high-performance asynchronous circuit	2012	-7.130158929939616	13.497661683420262	2417296
2417312	Embedded	high speed and low cost synchronous counter design in quantum-dot cellular automata	2018	-6.656169846654095	13.426843065196413	2417339
2419393	Arch	controlling ground bounce noise in power gating scheme for system-on-a-chip	2008	-6.9363195314209865	13.257582986913285	2419420
2419414	EDA	clocking strategies and scannable latches for low power appliacations	2001	-6.391970195776457	13.332745986737404	2419441
2419778	EDA	adaptive body bias for reducing the impacts of nbti and process variations on 6t sram cells	2011	-6.413458994929418	13.894735496672304	2419805
2419798	EDA	a novel modeling attack resistant puf design based on non-linear voltage transfer characteristics	2015	-5.545367330305592	15.064567723448803	2419825
2419919	EDA	a complementary resistive switch-based crossbar array adder	2015	-6.74847424719728	13.5717034686326	2419946
2419958	Arch	inductive noise reduction at the architectural level	2000	-6.041333876012953	13.61151612346574	2419985
2420752	EDA	improving dual vt technology by simultaneous gate sizing and mechanical stress optimization	2011	-6.269499612763133	13.284983673365414	2420779
2421208	EDA	a novel design method for asynchronous bundled-data transfer circuits considering characteristics of delay variations	2006	-6.530439975904692	13.234158529741006	2421235
2422034	EDA	a four-bit full adder implemented on fast sige fpgas with novel power control scheme	2003	-7.000145018901888	14.042187371870787	2422061
2422313	EDA	voltage mirror circuit by carbon nanotube field effect transistors for mirroring dynamic random access memories in multiple-valued logic and fuzzy logic	2015	-6.14312758515104	13.591832862748262	2422340
2422438	EDA	analysis of time-dependent dielectric breakdown induced aging of sram cache with different configurations	2017	-6.012467412882091	13.322495801804598	2422465
2423083	HPC	reysm, a high performance, low power multi-microprocessor bus	1986	-5.996256157799975	14.016167816299774	2423110
2423451	EDA	mitigation of thermo-cycling effects in flip-chip fpga-based space-borne systems by cyclic on-chip task relocation	2018	-5.520492487817627	13.793619826372767	2423478
2423892	EDA	design and analysis of a low power multi-threshold cmos based arm926 system	2008	-6.3790967563558425	13.710424550686035	2423919
2423949	EDA	a novel digital logic implementation approach on nanocrossbar arrays using memristor-based multiplexers	2014	-6.885041641640135	13.514373716381009	2423976
2424362	EDA	on chip temperature sensors' layout for future thermal management	2010	-5.36686024484488	13.528179256396733	2424389
2425086	EDA	tspc flip-flop circuit design with three-independent-gate silicon nanowire fets	2014	-6.732286860556088	13.473306825177904	2425113
2425561	Arch	side channel modeling attacks on 65nm arbiter pufs exploiting cmos device noise	2013	-5.5474662452616705	15.082664234138393	2425588
2426218	EDA	a standard cell optimization method for near-threshold voltage operations	2012	-6.5675781227497865	13.565252085449213	2426245
2426741	EDA	an low-energy 8t dual-port sram for image processor with selective sourceline drive scheme in 28-nm fd-soi process technology	2016	-6.820763204347693	14.221149800502644	2426768
2427095	EDA	two-dimensional crosstalk avoidance codes	2008	-6.635404370870486	13.45304712800189	2427122
2427994	EDA	a low-power remotely-programmable mcu for implantable medical devices	2010	-6.021236385644986	14.369724028473911	2428021
2428281	Arch	fault-tolerant fpga with column-based redundancy and power gating using rram	2016	-6.1802864628377705	14.116302671268551	2428308
2429171	Embedded	challenges and limitations of nand flash memory devices based on floating gates	2012	-6.05201401866316	13.348338215997048	2429198
2429900	EDA	power analysis methodology for secure circuits	2013	-5.735411090429322	14.46811924790994	2429927
2429921	EDA	low power energy recovery complementary pass-transistor logic	2006	-7.188371261063043	13.841399475051574	2429948
2430244	EDA	programmable cell array using rewritable solid-electrolyte switch integrated in 90nm cmos	2011	-6.272986860436469	13.971736562848172	2430271
2430286	Arch	architecture of a multi-context fpga using reconfigurable context memory	2005	-6.267597595605516	13.856868296672394	2430313
2431370	Arch	round-level concurrent error detection applied to advanced encryption standard	2009	-5.505817444183403	14.783857763505099	2431397
2431679	EDA	lower vdd operation of fpga-based digital circuits through delay modeling and time borrowing	2011	-6.066489798022175	13.407418325188711	2431706
2432615	EDA	a low leakage and snm free sram cell design in deep sub micron cmos technology	2006	-6.762641419203912	14.136070391835716	2432642
2433346	EDA	pvt variations aware optimal sleep vector determination of dual vt domino or circuits	2011	-6.4614326429193785	13.70547924623169	2433373
2433639	Vision	a physical unclonable function with redox-based nanoionic resistive memory	2018	-5.6764347319678174	14.851951015432755	2433666
2433970	Arch	performance evaluation of finfet-based fpga cluster under threshold voltage variation	2015	-6.261349833770791	13.611047507829792	2433997
2434219	Arch	towards secure analog designs: a secure sense amplifier using memristors	2014	-5.511859928544509	15.020721424434669	2434246
2434502	Arch	processor-based strong physical unclonable functions with aging-based response tuning	2014	-5.730774047066608	14.958470419968885	2434529
2435186	EDA	skyrmions as compact, robust and energy-efficient interconnects for domain wall (dw)-based systems	2016	-6.080141796931272	13.805771612673528	2435213
2435295	EDA	collaborative voltage scaling with online sta and variable-latency datapath	2010	-5.984877305068853	13.831051687702324	2435322
2435719	EDA	a low power localized 2t1r stt-mram array with pipelined quad-phase saving scheme for zero sleep power systems	2014	-6.463952705714131	14.01466763982985	2435746
2436684	EDA	dynamic mixed serial-parallel content addressable memory (dmsp cam)	2013	-6.843947481320412	14.011532111291563	2436711
2437089	EDA	aging management using a reconfigurable switch network for arrays of nonideal power cells	2018	-6.311510956227047	13.836293889578009	2437116
2438047	EDA	protecting digital circuits against hold time violation due to process variability	2009	-5.847046639112616	13.346546430235287	2438074
2438375	EDA	a standard cell approach for magnetoelastic nml circuits	2014	-6.2023177605918045	13.551859135570574	2438402
2438949	EDA	temporal circuit partitioning for a 90nm cmos multi-context fpga and its delay measurement	2010	-5.46913808538279	13.314035485587091	2438976
2439543	EDA	a 283.2Î¼w 800mb/s/pin dll-based data self-aligner for through-silicon via (tsv) interface	2012	-6.659194801770318	14.152554929065266	2439570
2440198	EDA	a low-leakage current power 180-nm cmos sram	2008	-6.8774646724976725	13.84545865450279	2440225
2440765	Vision	signal margin analysis for memory sense amplifiers	2002	-6.581375707051785	13.727201753899019	2440792
2440770	EDA	sharing of sram tables among npn-equivalent luts in sram-based fpgas	2007	-7.217584865830463	13.85234558658132	2440797
2441899	EDA	an energy-efficient 10t sram-based fifo memory operating in near-/sub-threshold regions	2011	-6.687964771066482	14.097139941321005	2441926
2443101	EDA	design of lvds driver and receiver in 28 nm cmos technology for associative memories	2017	-5.540974875962165	13.633281065568433	2443128
2443773	EDA	merging the interface: power, area and accuracy co-optimization for rram crossbar-based mixed-signal computing system	2015	-6.1900598162433695	14.062284884061606	2443800
2445442	EDA	dynamic fine-grain body biasing of caches with latency and leakage 3t1d-based monitors	2011	-6.0324599553556055	13.838800639808033	2445469
2446232	Arch	matrix switch and drive system for a low-cost magnetic-core memory	1961	-6.7886152135923075	14.16565583092643	2446259
2446261	Arch	decoupling capacitance design strategies for power delivery networks with power gating	2015	-6.274729539671764	13.699743733525196	2446288
2446842	Arch	integrated microarchitectural floorplanning and run-time controller for inductive noise mitigation	2011	-6.032291497386402	13.62445001604998	2446869
2447557	EDA	design and validation of arbiter-based pufs for sub-45-nm low-power security applications	2012	-5.598379660926676	14.968094601310673	2447584
2447823	EDA	self-repairing sram using on-chip detection and compensation	2010	-5.917118898202361	13.404653656143866	2447850
2448291	EDA	a low overhead auto-optimizing bus encoding scheme for low power data transmission	2002	-6.5676014818227415	13.52513000152596	2448318
2448640	HCI	effect of bias temperature instability on soft error rate	2015	-6.010978000412064	13.436964684643927	2448667
2448883	EDA	low power and high speed multi threshold voltage interface circuits	2009	-6.9910885457842715	13.742613999168663	2448910
2449080	Arch	on the write energy of non-volatile resistive crossbar arrays with selectors	2018	-6.178777046486242	14.046815371795955	2449107
2449336	EDA	a novel approach to detect temperature variation	2016	-5.4357134337110224	13.505990680701947	2449363
2450413	EDA	a modified architecture for optimal normal basis multiplication based on pre-computation	2008	-7.2236964740057195	14.965712583567324	2450440
2452538	Arch	cmos system-on-a-chip voltage scaling beyond 50nm	2000	-6.808068853727872	13.335082049691849	2452565
2452617	Arch	a low power and reliable charge pump design for phase change memories	2014	-5.962717031010244	14.062905260070696	2452644
2453067	EDA	reliable and continuous measurement of set pulse widths	2015	-6.238725447267071	13.631660532797024	2453094
2453547	EDA	energy-efficient and metastability-immune timing-error detection and instruction-replay-based recovery circuits for dynamic-variation tolerance	2008	-6.112084726445412	13.792543066845253	2453574
2453822	EDA	design of power-up and arbiter hybrid physical unclonable functions in 65nm cmos	2015	-5.624746458828814	14.985368511815231	2453849
2454171	Arch	making typical silicon matter with razor	2004	-5.3810038961968685	13.56165580536529	2454198
2454411	EDA	nbti/pbti-aware wwl voltage control for half-selected cell stability improvement	2013	-6.398100053196392	13.741080397234	2454438
2454534	EDA	power-aware architectures and circuits for fpga-based signal processing	2003	-6.217867623660054	13.934136564635534	2454561
2454584	EDA	pre-conditioning free footless dcvsl for high-performance datapaths	2006	-7.105389352611152	13.351227048361014	2454611
2454736	EDA	transistor temperature deviation analysis in monolithic 3d standard cells	2017	-6.258017952345492	13.205409652697373	2454763
2454770	EDA	error-correction and crosstalk avoidance in dsm busses	2003	-5.889954531205902	13.289933056372213	2454797
2456701	EDA	designing robust checkers in the presence of massive timing errors	2006	-5.5777278153505945	13.26945993603166	2456728
2457279	Arch	block-based multiperiod dynamic memory design for low data-retention power	2003	-6.482005053723808	14.327534064714365	2457306
2457311	AI	hybrid scheme to solve finite precision in digital chaotic random number generator	2017	-6.284243223135363	14.885536691900244	2457338
2457905	Security	investigating the effectiveness of without charge-sharing quasi-adiabatic logic for energy efficient and secure cryptographic implementations	2018	-6.882052812112414	14.469429919868196	2457932
2458233	EDA	a reconfigurable replica bitline to determine optimum sram sense amplifier set time	2017	-6.010549697780008	13.871954102034321	2458260
2459299	EDA	a stable key generation from puf responses with a fuzzy extractor for cryptographic authentications	2013	-5.902065864764206	14.910693700676134	2459326
2459309	EDA	extending the lifetime of media recorders constrained by battery and flash memory size	2008	-7.095447456038598	14.315931262996822	2459336
2459707	EDA	modeling of leakage current mechanisms in nanoscale dg mosfet and its application to low power sram design	2008	-6.442231844465507	13.684389430694571	2459734
2460380	EDA	on the simulation of nbti-induced performance degradation considering arbitrary temperature and voltage variations	2014	-5.8484976714332975	13.513100068439655	2460407
2461353	HPC	conforming block inversion for low power memory	2002	-6.532153512417732	13.767144150473607	2461380
2461471	EDA	an automated runtime power-gating scheme	2007	-6.74856856801525	13.624334639702365	2461498
2461740	Arch	ultra-low energy computing with noise: energy performance probability	2006	-6.499787022697498	13.482702389750813	2461767
2462828	EDA	schmitt trigger-based single-ended 7t sram cell for internet of things (iot) applications	2018	-6.504682721507945	14.067032479176376	2462855
2464384	EDA	efficient rc low-power bus encoding methods for crosstalk reduction	2011	-7.1222209239481264	13.896880198917296	2464411
2464411	EDA	fast error aware model for arithmetic and logic circuits	2012	-5.600474919177926	13.524898886941704	2464438
2464565	EDA	a design-specific and thermally-aware methodology for trading-off power and performance in leakage-dominant cmos technologies	2008	-5.642984997995574	13.457679815769945	2464592
2464882	EDA	decoding nanowire arrays fabricated with the multi-spacer patterning technique	2009	-5.515023907675816	13.311119362083025	2464909
2465584	Arch	flip-flop selection for in-situ slack-time monitoring based on the activation probability of timing-critical paths	2014	-5.516054853028238	13.41064589673696	2465611
2465884	EDA	a 0.5v 4mb logic-process compatible embedded resistive ram (reram) in 65nm cmos using low-voltage current-mode sensing scheme with 45ns random read time	2012	-6.723261310082173	14.209187232192596	2465911
2465926	EDA	decoupling for power gating: sources of power noise and design strategies	2011	-6.3157269588643095	13.637607534825404	2465953
2466180	Arch	seu tolerant sram cell	2011	-5.764935355754394	13.522407105583047	2466207
2466402	Arch	a 690 ps read-access latency register file for a ghz integer microprocessor	1998	-6.747448364296948	14.053908098184678	2466429
2466516	Arch	short-set: an energy-efficient write scheme for mlc pcm	2014	-6.675328978525389	14.370594153122527	2466543
2467652	Arch	a new cmos topology for low-voltage null convention logic gates design	2014	-6.9012858697444095	13.621178667166447	2467679
2467756	EDA	low power and low voltage cmos digital circuit techniques	1998	-6.50378512681243	13.402780408767226	2467783
2468151	Arch	a low-cost fault-tolerant technique for carry look-ahead adder	2009	-5.5366348601526685	13.346831609011025	2468178
2468155	EDA	a pvt resilient short-time measurement solution for on-chip testing	2018	-6.18707009947066	13.382630671818516	2468182
2468354	EDA	process/design co-optimization of regular logic tiles for double-gate silicon nanowire transistors	2012	-6.396937227878832	13.541873149490408	2468381
2469023	EDA	designing a cmos differential pair	2005	-5.866814661179923	13.372967620959251	2469050
2469335	EDA	charge-recovery power clock generators for adiabatic logic circuits	2005	-7.036709267588184	13.326761471170828	2469362
2470716	Arch	interests and limitations of technology scaling for subthreshold logic	2009	-6.526989331150457	13.879216237570427	2470743
2470756	EDA	scalability study of polymorphic register files	2012	-6.2226935027690855	14.300812598363207	2470783
2471672	EDA	design and analysis of a robust carbon nanotube-based asynchronous primitive circuit	2013	-6.062651950969492	13.436325169161615	2471699
2472095	EDA	hybrid tfet-mosfet circuits: an approach to design reliable ultra-low power circuits in the presence of process variation	2016	-6.604403931079661	13.484262155042947	2472122
2472354	Mobile	a novel sensing circuit with large sensing margin for embedded spin-transfer torque mrams	2018	-6.304644697438888	14.100851224221456	2472381
2472998	EDA	design and implementation of clock network for nanometer fpga	2015	-6.826782949925459	13.894686013819658	2473025
2473184	EDA	rasp 2.8: a new generation of floating-gate based field programmable analog array	2008	-6.842571753664987	13.283560808419859	2473211
2473503	EDA	analysis of 8t sram cell at various process corners at 65 nm process technology	2011	-6.3194074597094145	13.931050913681714	2473530
2473638	Arch	performance-driven crosstalk elimination at post-compiler level	2006	-5.891143237301701	14.036401518478801	2473665
2473653	EDA	on the power dissipation of embedded memory blocks used to implement logic in field-programmable gate arrays	2008	-6.324721924265064	13.620436655087232	2473680
2475634	EDA	power scheduling with active power grids	2017	-6.261520919162563	13.351302271570873	2475661
2476239	EDA	sub-10 nm finfets and tunnel-fets: from devices to systems	2015	-6.516835246739548	13.76059660767491	2476266
2476248	EDA	multi-level mapping of nanocomputer architectures based on hardware reuse	2015	-6.920815067611429	13.377698986845912	2476275
2476760	EDA	write assist sram cell with asymmetrical bitline access transistors for enhanced data stability and write ability	2016	-6.763303368849932	14.18551681502093	2476787
2477024	EDA	a novel bus encoding scheme from energy and crosstalk efficiency perspective for amba based generic soc systems	2005	-6.7662114324318745	13.507539697667456	2477051
2477712	EDA	spatial encoding circuit techniques for peak power reduction of on-chip high-performance buses	2004	-7.017175361043332	13.71821631811378	2477739
2477849	EDA	circuit design for bias compatibility in novel finfet-based floating-body ram	2010	-6.4793778857423225	14.020668326178177	2477876
2477861	EDA	a reconfigurable clock polarity assignment flow for clock gated designs	2012	-7.095648694707978	13.285063540412393	2477888
2477863	EDA	highly energy-efficient sram with hierarchical bit line charge-sharing method using non-selected bit line charges	2013	-6.907392171480643	14.118556601312864	2477890
2478221	EDA	mtj-based asynchronous circuits for re-initialization free computing against power failures	2018	-6.402252323591906	14.094424023830335	2478248
2479009	EDA	instruction-cycle-based dynamic voltage scaling power management for low-power digital signal processor with 53% power savings	2013	-6.54569407734722	14.131345196770672	2479036
2479407	EDA	a closed-form expression for estimating minimum operating voltage (vddmin) of cmos logic gates	2011	-6.822166410667963	13.409519755349205	2479434
2479551	EDA	secured cad back-end flow for power-analysis-resistant cryptoprocessors	2007	-5.365743042353168	14.993213099526471	2479578
2480026	EDA	a trust based cross layer security protocol for mobile ad hoc networks	2009	-7.0271245928310275	14.080098449286199	2480053
2480406	EDA	impact of gate leakage on the performance of analog integrated circuits - a simulation study	2004	-6.166587230106482	13.267951070173321	2480433
2481503	EDA	operation-aware assist circuit design for improved write performance of finfet based sram	2014	-6.45960886676704	14.072086090348856	2481530
2482734	EDA	exploiting temporal misalignment to optimize the interconnect performance for 3d integration	2018	-5.68987605836607	13.391278075248213	2482761
2483463	EDA	delay-based dual-rail precharge logic	2011	-6.89733226578042	13.513020101569786	2483490
2483504	EDA	error-resilient integrated clock gate for clock-tree power optimization on a wide voltage iot processor	2017	-5.6879620174630405	13.8065099098064	2483531
2483786	Arch	stateful logic pipeline architecture	2011	-5.5742793587614745	13.48448596530082	2483813
2485245	EDA	sleep transistor sizing using timing criticality and temporal currents	2005	-6.007815806858152	13.208045062033223	2485272
2485350	EDA	a 64mb mram with clamped-reference and adequate-reference schemes	2010	-6.2925084425248645	13.979656081590614	2485377
2486290	Embedded	a statistical model for assessing the fault tolerance of variable switching currents for a 1gb spin transfer torque magnetoresistive random access memory	2008	-6.191859345718603	14.014849331695515	2486317
2486443	EDA	vlsi design of frequent items counting using binary decoders applied to 8-bit per item case-study	2018	-7.004164540581829	15.107923329543116	2486470
2487051	EDA	a 1, 632 gate-count zero-overhead dynamic optically reconfigurable gate array vlsi	2006	-5.95617738177878	13.89899104838741	2487078
2488156	Arch	minimizing power dissipation during write operation to register files	2007	-6.688706762367798	14.097868499967046	2488183
2488441	EDA	physically clustered forward body biasing for variability compensation in nanometer cmos design	2009	-6.169944081826012	13.851988886100225	2488468
2488547	EDA	technology and design challenges for low power and high performance	1999	-5.348603862049994	13.796724686034032	2488574
2489187	EDA	low leakage circuit design for fpgas	2004	-6.4997720814655375	13.82412114129632	2489214
2489372	Arch	advanced double-sampling architectures	2016	-5.942493031997081	13.342138270950196	2489399
2489447	EDA	single supply voltage high-speed semi-dynamic level-converting flip-flop with low power and area consumption	2004	-6.779022255222375	13.430375215782773	2489474
2489746	Arch	domino gate with modified voltage keeper	2010	-6.555289087400457	13.5479886986089	2489773
2490326	EDA	design methodologies for high-performance noise-tolerant xor-xnor circuits	2006	-6.820557979755423	13.740091450221234	2490353
2490775	EDA	an invasive-attack-resistant puf based on switched-capacitor circuit	2015	-6.100198602277125	14.757001789424994	2490802
2491945	Visualization	controlling the reliability of sram pufs with directed nbti aging and recovery	2018	-5.546415157486713	14.686476936726383	2491972
2491992	EDA	analog multiplier design with cmos-memristor circuits	2018	-6.269013651961224	13.454781203866384	2492019
2492593	Arch	matched public puf: ultra low energy security platform	2011	-5.538608011376518	15.077707904094307	2492620
2492858	EDA	multilevel tree fusion for robust clock networks	2011	-5.904112993670923	13.549166438265154	2492885
2493326	EDA	a unified aging model of nbti and hci degradation towards lifetime reliability management for nanoscale mosfet circuits	2011	-5.71145090862476	13.272721637742011	2493353
2493404	EDA	thermal-aware reliability analysis for platform fpgas	2008	-5.495670809326785	13.502988359055431	2493431
2493759	EDA	parallel memristors: improving variation tolerance in memristive digital circuits	2011	-6.401834503344213	13.439617698091636	2493786
2493886	Arch	throughput-dissipation tradeoff in partially reversible nanocomputing: a case study	2013	-7.067040913637196	13.210981692367152	2493913
2494543	EDA	design of efficient content addressable memories in high-performance finfet technology	2015	-6.434876405882697	13.782498581525905	2494570
2494829	EDA	an innovative power-gating technique for leakage and ground bounce control in system-on-a-chip (soc)	2011	-6.8947094770709105	13.349101794011082	2494856
2494937	Arch	leakage control techniques for designing robust, low power wide-or domino logic for sub-130nm cmos technologies	2004	-6.614679125932541	13.58045910264059	2494964
2495268	Arch	energy-optimal signaling and ordering of bits for area-constrained interconnects	2008	-6.645679716078362	13.459161038013846	2495295
2495946	EDA	analytical modelling and leakage optimization in complementary resistive switch (crs) crossbar arrays	2014	-6.120429289851023	13.779019231057227	2495973
2496044	EDA	stress-aware routing to mitigate aging effects in sram-based fpgas	2016	-5.723395398185465	13.78706475559485	2496071
2496149	EDA	leakage power analysis and reduction during behavioral synthesis	2002	-6.441895821880722	13.465048215951278	2496176
2496502	EDA	a novel fpga architecture based on ultrafine grain reconfigurable logic cells	2015	-5.544667149692502	13.25016709643103	2496529
2496530	EDA	innovative and 3d stacking micro electro mechanical systems (i-mems) for power saving	2017	-5.985114488204509	13.89890335137832	2496557
2496756	EDA	modeling sram dynamic vmin	2014	-5.991984575041502	13.288068644956008	2496783
2496810	EDA	scanpuf: robust ultralow-overhead puf using scan chain	2013	-5.74636230631803	14.85748182283431	2496837
2497332	EDA	a low overhead built-in delay testing with voltage and frequency adaptation for variation resilience	2012	-6.129450509471671	13.651512439253182	2497359
2498656	EDA	bus encoding for total power reduction using a leakage-aware buffer configuration	2005	-6.716994028361949	13.522059434441216	2498683
2498878	EDA	bti aware thermal management for reliable dvfs designs	2016	-5.716115050233335	13.853475403080663	2498905
2501329	EDA	glitchmap: an fpga technology mapper for low power considering glitches	2007	-6.644149954882876	13.579954325391308	2501356
2502391	Security	flash memory for ubiquitous hardware security functions: true random number generation and device fingerprints	2012	-5.467715393050219	15.070191175808251	2502418
2502960	EDA	hype: hybrid power estimation for ip-based systems-on-chip	2005	-6.351061208471853	14.843777123351526	2502987
2503390	Arch	full chip integration of 3-d cross-point reram with leakage-compensating write driver and disturbance-aware sense amplifier	2016	-6.692281020861883	14.158019265393651	2503417
2503438	EDA	a 0.29v embedded nand-rom in 90nm cmos for ultra-low-voltage applications	2010	-6.706758049247607	14.157405739737472	2503465
2503449	EDA	low power and robust binary tree sram design for embedded systems	2013	-5.914431520033745	13.677804719536425	2503476
2503464	EDA	a 934mhz 9gb/s 3.2pj/b/iteration charge-recovery ldpc decoder with in-package inductors	2015	-7.040418916261594	13.963528816886154	2503491
2505347	EDA	a programmable resistive power grid for post-fabrication flexibility and energy tradeoffs	2012	-6.0583341758336795	13.83537037823664	2505374
2506593	Arch	architecture implications of pads as a scarce resource	2014	-5.890365513372963	13.876094325074293	2506620
2507067	Arch	a dense 45nm half-differential sram with lower minimum operating voltage	2011	-6.54591443788589	13.810728781358913	2507094
2507091	Arch	multi-ported register file for reducing the impact of pvt variation	2006	-6.131665562447537	13.575937037539473	2507118
2507135	EDA	selective wordline voltage boosting for caches to manage yield under process variations	2009	-5.660128720125655	13.971650617172834	2507162
2507465	EDA	tier partitioning strategy to mitigate beol degradation and cost issues in monolithic 3d ics	2016	-5.911790150503296	13.208367694588823	2507492
2507874	EDA	demonstration of versatile nonvolatile logic gates in 28nm hkmg fefet technology	2018	-5.834283271982202	13.581108619445793	2507901
2507883	EDA	energy-efficient skewed static logic with dual vt: design and synthesis	2003	-7.035076568231128	13.818517594541175	2507910
2507941	EDA	cmos transistor sizing for minimization of energy-delay product	1996	-6.8706888239304496	13.221315360072241	2507968
2508388	EDA	aging-aware reliable multiplier design	2012	-6.353984821153449	13.318972207958113	2508415
2508712	Arch	resizable data composer (rdc) cache: a near-threshold cache tolerating process variation via architectural fault tolerance	2016	-5.383708474391925	13.218523750722895	2508739
2509599	EDA	stt-mram-based puf architecture exploiting magnetic tunnel junction fabrication-induced variability	2016	-5.5558792517794044	14.922436123353766	2509626
2510251	EDA	an embedded dram technology for high-performance nand flash memories	2011	-6.4500808006600305	14.194418076787276	2510278
2510400	EDA	novel compensation scheme for local clocks of high performance microprocessors	2007	-6.129040567992384	13.712772282864096	2510427
2510580	EDA	resilience and yield of flip-flops in future cmos technologies under process variations and aging	2013	-5.995104047469939	13.479154643048778	2510607
2512107	EDA	a robust 12t sram cell with improved write margin for ultra-low power applications in 40 nm cmos	2017	-6.4270542171653355	13.9410852280195	2512134
2513085	Arch	shapeshifter: dynamically changing pipeline width and speed to address process variations	2008	-5.472165833278155	13.53263648903152	2513112
2513576	EDA	low power armÂ® cortexâ¢-m0 cpu and sram using deeply depleted channel (ddc) transistors with vdd scaling and body bias	2013	-6.664916975743773	14.186022236214225	2513603
2513763	EDA	17.3 a 28nm 256kb 6t-sram with 280mv improvement in vmin using a dual-split-control assist scheme	2015	-6.525262695496902	14.21641794084818	2513790
2513837	EDA	multi-phase obfuscation of fault secured dsp designs with enhanced security feature	2018	-5.344122018834732	15.063510919846092	2513864
2514494	EDA	proactive recovery for bti in high-k sram cells	2011	-6.009170883778549	13.792874166725099	2514521
2514879	Arch	bti and leakage aware dynamic voltage scaling for reliable low power cache memories	2015	-5.71861951116616	13.966581978353867	2514906
2515053	Arch	asynchronous, quasi-adiabatic (asynchrobatic) logic for low-power very wide data width applications	2004	-7.217716102954324	13.407564243790238	2515080
2515204	Arch	power gating architecture implementation inside clock period to reduce power	2014	-6.630087119921638	13.443948747259705	2515231
2518015	EDA	7.3 a 28nm embedded sg-monos flash macro for automotive achieving 200mhz read operation and 2.0mb/s write throughput at ti, of 170Â°c	2015	-6.569597461751758	14.20471886171397	2518042
2518417	Arch	adaptive voltage scaling with in-situ detectors in commercial fpgas	2015	-5.684741879260174	13.860938495033116	2518444
2518843	EDA	optimal body biasing for minimum leakage power in standby mode	2007	-6.65113266097062	13.702227728574211	2518870
2518972	EDA	integrated circuit and system design. power and timing modeling, optimization and simulation	2012	-6.414614068022446	13.533754008834537	2518999
2519273	EDA	puf designed with resistive ram and ternary states	2016	-5.669508528554259	15.017556416447539	2519300
2519274	SE	defect analysis and defect tolerant design of multi-port srams	2008	-5.580380125115672	13.210722285661587	2519301
2519546	EDA	enabling fine-grain leakage management by voltage anchor insertion	2006	-6.406547121687591	13.358834809376722	2519573
2519815	EDA	a high performance clock precharge seu hardened flip-flop	2011	-6.095651595686481	13.831109053716133	2519842
2520094	EDA	write assist circuit to cater reliability and floating bit line problem of negative bit line assist technique for single or multiport static random access memory	2014	-6.6910421578455415	13.924906204448213	2520121
2520929	EDA	a low leakage 500mhz 2t embedded dynamic memory with integrated semi-transparent refresh	2011	-6.723910200461682	14.20603525624618	2520956
2521993	EDA	simultaneous optimization of supply and threshold voltages for low-power and high-performance circuits in the leakage dominant era	2004	-6.3879458395448525	13.674668024689774	2522020
2522002	EDA	hybrid mosfet/cnfet based power gating structure	2010	-6.687028824424684	13.900492756891206	2522029
2522768	EDA	online slack-time binning for io-registered die-to-die interconnects	2016	-5.758119954689863	13.350358939244726	2522795
2522985	Arch	entropy extraction in metastability-based trng	2010	-6.119393290581957	14.874889323418437	2523012
2523113	Arch	0.5-v low-$v _{\rm t}$ cmos preamplifier for low-power and high-speed gigabit-dram arrays	2010	-6.803275196768321	14.191468853794612	2523140
2523508	EDA	low complexity out-of-order issue logic using static circuits	2013	-6.607349868702954	13.629525268786544	2523535
2523971	EDA	leakage biased sleep switch domino logic	2006	-6.8836395705910824	14.075509123056527	2523998
2524147	Visualization	using stacked bitlines and hybrid rom cells to form rom and sram-rom with increased storage density	2006	-6.215446559942759	13.78282658764955	2524174
2524580	EDA	an adiabatic content-addressable memory based on dual threshold leakage reduction technique	2010	-6.948812360067233	13.853879028352257	2524607
2525422	EDA	a novel technique to measure data retention voltage of large sram arrays	2011	-6.662934396537637	13.779625862625728	2525449
2525729	EDA	full current-mode techniques for high-speed cmos srams	2002	-6.882646131147458	14.101534051443664	2525756
2525764	EDA	suppression of on-chip power supply noise generated by a 64-bit static logic alu block	2012	-6.664511600555433	13.945318355412136	2525791
2525911	Visualization	a 28mn fd-soi 4kb radiation-hardened 12t sram macro with 0.6 ~ 1v wide dynamic voltage scaling for space applications	2018	-5.862257860837209	13.78971183672133	2525938
2526639	EDA	computation-oriented fault-tolerance schemes for rram computing systems	2017	-5.575533486428666	13.739533598604545	2526666
2526937	EDA	maximizing randomness in ring oscillators for security applications	2011	-6.064003009807818	14.883443838346054	2526964
2527037	Arch	why area might reduce power in nanoscale cmos	2005	-6.309873487128637	13.511768060102336	2527064
2527452	Arch	multiple-valued logic memory system design using nanoscale electrochemical cells	2008	-5.729271928400933	13.322536143360526	2527479
2528476	EDA	computing with subthreshold leakage: device/circuit/architecture co-design for ultralow-power subthreshold operation	2005	-6.3905792965086885	13.852153289180182	2528503
2528662	EDA	technology mapping for soi domino logic incorporating solutions for the parasitic bipolar effect	2001	-6.957688169969122	13.251667346832285	2528689
2529636	Arch	nbti lifetime evaluation and extension in instruction caches	2016	-5.892850218730992	14.00029980468776	2529663
2529903	EDA	ultra high density logic designs using transistor-level monolithic 3d integration	2012	-5.69874536972716	13.620897134985409	2529930
2530720	EDA	emitter-coupled spin-transistor logic: cascaded spintronic computing beyond 10 ghz	2015	-6.989626804240934	13.564752197885893	2530747
2530915	EDA	adaptive techniques for overcoming performance degradation due to aging in cmos circuits	2011	-6.007225336919477	13.475515292938391	2530942
2531092	EDA	sleep convention logic isochronic fork: an analysis	2017	-5.876348779011844	13.380697441558974	2531119
2531463	EDA	a novel high performance low power cmos nor gate using voltage scaling and mtcmos technique	2014	-6.630472874455355	13.74072657483871	2531490
2531916	OS	main degradation mechanism in astegesin threshold switching devices	2016	-6.632748966203151	14.066658448674383	2531943
2532380	EDA	design of a memristor-based look-up table (lut) for low-energy operation of fpgas	2016	-6.653911117097875	13.862001054529353	2532407
2532918	EDA	a low power reconfigurable accelerator using a back-gate bias control technique	2013	-6.74425506377066	14.118208835963006	2532945
2533158	EDA	design and implementation of a high-speed, power-efficient, modified hybrid-mode sense amplifier for sram applications	2013	-6.971997656200834	14.103279181457578	2533185
2533225	EDA	modeling and mitigation of static noise margin variation in subthreshold sram cells	2017	-6.372227322012595	13.334546567922793	2533252
2533274	EDA	reducing power dissipation in sram during test	2006	-6.2557879137286925	13.479438092640256	2533301
2534083	Arch	razor-lite: a light-weight register for error detection by observing virtual supply rails	2014	-6.033664054825269	13.82803443183204	2534110
2534269	EDA	transition inversion based low power data coding scheme for buffered data transfer	2010	-6.748460352025411	13.739122289338775	2534296
2534371	Arch	an entropy test for determining whether a mux puf is linear or nonlinear	2017	-6.008457936301709	14.811816848941074	2534398
2535304	Arch	a 28 nm configurable memory (tcam/bcam/sram) using push-rule 6t bit cell enabling logic-in-memory	2016	-6.84011214257704	14.14178897515114	2535331
2535352	Security	pufs: myth, fact or busted? a security evaluation of physically unclonable functions (pufs) cast in silicon	2012	-5.449505888970674	15.026762160550275	2535379
2536023	EDA	half-and-half compare content addressable memory with charge-sharing based selective match-line precharge scheme	2018	-6.836585126668455	14.063196263688544	2536050
2537248	EDA	leveraging process variation for performance and energy: in the perspective of overclocking	2014	-5.6496900402280685	13.84868509460986	2537275
2538249	Arch	a progressive performance boosting strategy for 3-d charge-trap nand flash	2018	-5.795823572870362	13.977447295991306	2538276
2538618	EDA	technology scaling roadmap for finfet-based fpga clusters under process variations	2018	-6.763429094018371	13.782234086157613	2538645
2539017	EDA	variation-tolerant design of d-flipflops	2010	-5.900409142020023	13.41795105197366	2539044
2539434	EDA	wear leveling for crossbar resistive memory	2018	-6.439989408298018	14.096946231438814	2539461
2539792	EDA	power measurements and analysis for dynamic circuit specialization	2015	-6.160034242058535	13.983658880863373	2539819
2539919	EDA	a microcontroller sram-puf	2011	-5.598971983179932	15.058914458955623	2539946
2540874	EDA	on the design of ultra-high density 14nm finfet based transistor-level monolithic 3d ics	2016	-5.45344644447942	13.476863186924394	2540901
2541200	EDA	phase calibrated ring oscillator puf design and application	2018	-5.596352335798876	15.00795667460912	2541227
2541261	EDA	colpuf : a novel configurable lfsr-based puf	2018	-5.978650097231389	15.055977100903696	2541288
2542042	EDA	persistent and nonpersistent error optimization for stt-ram cell design	2017	-5.809542491303871	13.837810082735936	2542069
2543664	EDA	a 290-mv, 3.34-mhz, 6t sram with pmos access transistors and boosted wordline in 65-nm cmos technology	2018	-6.886170330409848	14.192984561105714	2543691
2544383	EDA	on-line supply voltage scaling based on in situ delay monitoring to adapt for pvta variations	2012	-5.928959679605947	13.767309654176007	2544410
2545357	EDA	failure mitigation techniques for 1t-1mtj spin-transfer torque mram bit-cells	2014	-6.0465646870027046	13.98706026412287	2545384
2545365	Arch	low power soc memory bist	2006	-5.379560009485664	13.246237258452634	2545392
2545473	Arch	improved clock-gating through transparent pipelining	2004	-6.085005950804793	13.590180185429606	2545500
2545850	OS	router for power packet distribution network: design and experimental verification	2015	-6.913086183304608	14.716362860931929	2545877
2545983	EDA	bubble razor: eliminating timing margins in an arm cortex-m3 processor in 45 nm cmos using architecturally independent error detection and correction	2013	-6.036972388474332	13.689596764179484	2546010
2546422	EDA	coding for jointly optimizing energy and peak current in deep sub-micron vlsi interconnects	2012	-7.025900928488079	13.669109966716338	2546449
2546625	Vision	stateful memristor-based search architecture	2018	-7.171721493913831	13.763722612483877	2546652
2547573	EDA	a novel high-speed bicmos domino logic family	1995	-7.123926506322408	13.562289293133556	2547600
2548221	EDA	a rotationally switched rod memory with a 100-nanosecond cycle time	1966	-5.651286217458848	13.906243939923028	2548248
2548365	EDA	nbti aged cell rejuvenation with back biasing and resulting critical path reordering for digital circuits in 28nm fdsoi	2018	-5.666386132295308	13.338651565713153	2548392
2548633	EDA	nvm-based fpga block ram with adaptive slc-mlc conversion	2018	-6.537899819749317	14.184500875555143	2548660
2549095	Arch	thermogater: thermally-aware on-chip voltage regulation	2017	-5.717318616114778	14.194420235529005	2549122
2549555	Metrics	energy-efficient memory using magneto-electric switching of ferromagnets	2017	-6.594558083199929	13.989718991756368	2549582
2549952	EDA	defect tolerance in qca-based plas	2008	-5.5482379673775375	13.24066807326224	2549979
2550003	EDA	a delay variation and floorplan aware high-level synthesis algorithm with body biasing	2016	-6.2781828270328095	13.588520123835124	2550030
2550261	EDA	a novel cmos compatible embedded nonvolatile memory with zero process adder	2005	-6.5622990803019245	14.014854970340366	2550288
2551674	Embedded	a reliable true random number generator based on novel chaotic ring oscillator	2017	-6.193194808322176	15.105584637029812	2551701
2551869	EDA	ultra low power asynchronous charge sharing logic	2012	-7.146352830958744	13.79854757730844	2551896
2552241	EDA	design of adaptive nanometer digital systems for effective control of soft error tolerance	2005	-5.785663137026846	13.666944869134829	2552268
2553073	EDA	a nondestructive self-reference scheme for spin-transfer torque random access memory (stt-ram)	2010	-6.2744591186842715	14.040022194055938	2553100
2555258	Arch	a shift-register-based qca memory architecture	2007	-6.486641434073638	13.683164741093783	2555285
2555491	EDA	high-density integration of functional modules using monolithic 3d-ic technology	2013	-6.051936527228283	13.223966761825393	2555518
2556878	Arch	a low-power high-speed hybrid full adder	2016	-6.9395216247905305	13.691800859058613	2556905
2557214	HCI	special session 11c: hot topic design consideration and silicon evaluation of on-chip monitors	2010	-5.451197054018586	13.28637927062683	2557241
2557274	EDA	a low-power cmos thyristor based delay element with programmability extensions	2009	-6.8285397959707	13.793392392429144	2557301
2557851	Arch	co-design of multicore architectures and microfluidic cooling for 3d stacked ics	2013	-5.511303738692857	13.624993510648839	2557878
2558521	EDA	slack redistribution for graceful degradation under voltage overscaling	2010	-5.764820343464053	13.843547987566609	2558548
2560672	EDA	alleviating nbti-induced failure in off-chip output drivers	2012	-6.567999775639055	13.995299644954462	2560699
2561600	Security	nano-intrinsic true random number generation	2017	-5.378658528683151	15.106600842303292	2561627
2563475	EDA	effects of voltage and temperature variations on the electrical masking capability of sub-65 nm combinational logic circuits	2018	-6.223152858160526	13.711074592631586	2563502
2563692	EDA	thermal analysis of job allocation and scheduling schemes for 3d stacked noc's	2011	-5.523815823646936	13.47276426143168	2563719
2564736	EDA	techniques for on-chip process voltage and temperature detection and compensation	2006	-6.36787072751336	13.586497509302573	2564763
2565317	EDA	a new sizing approach for lifetime improvement of nanoscale digital circuits due to bti aging	2015	-6.029094729908223	13.326092590043716	2565344
2565795	EDA	a near threshold error resilient processor based on dynamic timing error prediction and within-a-cycle timing error correction	2015	-5.8096290233516035	13.901716855839846	2565822
2565893	Arch	an 8-bit, 40-instructions-per-second organic microprocessor on plastic foil	2012	-6.270396298972222	13.84257552368908	2565920
2566808	EDA	a 3.15pj/cyc 32-bit risc cpu with timing-error prevention and adaptive clocking in 28nm cmos	2014	-5.6924733699271215	13.938922263211564	2566835
2567009	Arch	cross-point architecture for spin-transfer torque magnetic random access memory	2012	-6.450600986579831	14.068284500893164	2567036
2567374	Arch	ff-dice: an 8t soft-error tolerant cell using independent dual gate soi finfets	2014	-6.278849179900062	13.771097649997337	2567401
2567693	EDA	request-skip adders : cmos standard cell data dependent adders	2006	-7.113459256052918	13.372290824589989	2567720
2567749	EDA	reliable n sleep shuffled phase damping design for ground bouncing noise mitigation	2018	-6.87101275448456	13.999430165776305	2567776
2568049	Arch	an efficient all-digital ir-drop alarmer for dvfs-based soc	2016	-6.035555257613682	13.682324756834412	2568076
2568185	EDA	adaptive bus encoding schemes for power-efficient data transfer in dsm environments	2004	-5.876207674183173	13.662997127758516	2568212
2569745	Arch	benchmarking analogue performance of emerging random access memory technologies	2018	-5.684313197679912	13.553201105040733	2569772
2570695	EDA	power-aware deployment and control of forced-convection and thermoelectric coolers	2014	-6.1179796145855665	13.265091664291832	2570722
2570870	EDA	value-dependence of sram leakage in deca-nanometer technologies	2008	-6.1293569010774895	13.864084706166985	2570897
2571002	Arch	a high-speed hardware architecture for universal message authentication code	2006	-7.176244134090669	15.09848857776569	2571029
2571215	Embedded	low-power embedded reram technology for iot applications	2015	-6.562530780679397	14.156086441403383	2571242
2572076	EDA	a 1.2-v 162.9-pj/cycle bitmap index creation core with 0.31-pw/bit standby power on 65-nm sotb	2018	-6.842256861784331	14.251958762452354	2572103
2572295	Arch	exploring logic architectures suitable for tfets devices	2017	-6.234176871080451	13.731197789704465	2572322
2572327	EDA	lutsim: a look-up table-based thermal simulator for 3-d ics	2015	-5.64597267995217	13.958892585507956	2572354
2572457	HPC	design and characterization of a multilevel dram	2011	-6.76075682483483	14.128454873581813	2572484
2572871	EDA	low power encoding in nocs based on coupling transition avoidance	2009	-6.5380104379951245	13.29356921106374	2572898
2573218	Security	extracting secret keys from integrated circuits	2005	-5.430483127367609	15.051152803649636	2573245
2573277	EDA	a 0.13 Î¼m low-power race-free programmable logic array	2006	-7.019490873006648	13.871781425786955	2573304
2573422	Arch	impacts of nbti and pbti on ultra-thin-body geoi 6t sram cells	2015	-6.389327538245776	13.818405514305127	2573449
2573559	EDA	a new embedded measurement structure for edram capacitor	2005	-5.973695258734528	13.456064093107686	2573586
2573652	Arch	design of a 3-d fully depleted soi computational ram	2005	-6.269710471871612	13.977285935222511	2573679
2573804	EDA	ultra-low voltage nano-scale embedded rams	2006	-6.204162423766919	13.956836294289939	2573831
2574031	EDA	spin transfer torque memories for on-chip caches: prospects and perspectives	2016	-5.577646233501498	13.703585672126923	2574058
2575112	EDA	on the premises and prospects of timing speculation	2015	-5.304034658373704	13.269838401244115	2575139
2575311	EDA	fpga-based true random number generation using circuit metastability with adaptive feedback control	2011	-5.93407266632203	14.855965834643314	2575338
2575453	EDA	a sub-0.5v reliability aware-negative bitline write-assisted 8t dp-sram and wl strapping novel architecture to counter dual patterning issues in 10nm finfet	2017	-6.773165102549763	14.240885884035874	2575480
2575934	Arch	a highly reliable and tamper-resistant rram puf: design and experimental validation	2016	-5.716737486670338	14.789299106832905	2575961
2576211	EDA	optimization scheme to minimize reference resistance distribution of spin-transfer-torque mram	2014	-6.13210796689483	13.995069999068685	2576238
2576457	EDA	1.56ghz/0.9v energy-efficient reconfigurable cam/sram using 6t-cmos bitcell	2017	-6.620620380399737	13.89163329678616	2576484
2576663	EDA	testing for socs with advanced static and dynamic power-management capabilities	2013	-5.617852052203884	13.29522361081424	2576690
2577017	EDA	a stable sram mitigating cell-margin asymmetricity with a disturb-free biasing scheme	2007	-6.6652983861784	14.039387457211944	2577044
2578916	EDA	stability and leakage analysis of a novel pp based 9t sram cell using n curve at deep submicron technology for multimedia applications	2011	-6.387911219785013	13.655095631976467	2578943
2579206	EDA	power deregulation: eliminating off-chip voltage regulation circuitry from embedded systems	2007	-5.760829021415591	14.16894504798549	2579233
2579571	HCI	an fpga noise resistant digital temperature sensor with auto calibration	2012	-5.444126434597447	14.881454065813749	2579598
2579621	EDA	a reliable strong puf based on switched-capacitor circuit	2018	-6.04793476812948	14.78664190842048	2579648
2580811	EDA	tamper resistivity analysis for nano-meter lsi with process variations	2006	-5.543907734502797	14.796842158172886	2580838
2580844	Arch	optimization opportunities in rram-based fpga architectures	2017	-6.4008982767762195	13.80723498496855	2580871
2581263	EDA	nanometer device scaling in subthreshold circuits	2007	-5.918820026312826	13.50209522255408	2581290
2581377	EDA	low-leakage robust sram cell design for sub-100nm technologies	2005	-6.273411870443327	13.747573693980312	2581404
2581774	EDA	pulsed-latch aware placement for timing-integrity optimization	2010	-6.661652202278013	13.53856670657128	2581801
2581968	EDA	a parity-preserving reversible qca gate with self-checking cascadable resiliency	2018	-6.9341647199555885	13.312554657513688	2581995
2582165	EDA	measuring leakage power in nanometer cmos 6t-sram cells	2006	-5.638443389112144	13.562090106016619	2582192
2582209	EDA	a low-power cam using a 12-transistor design cell	2007	-6.925292221529121	14.180786348839593	2582236
2584179	Embedded	where is the achilles heel under circuit aging	2014	-5.601222529681982	13.50485729955765	2584206
2584246	EDA	cmos latch bit-cell array for low-power sram design	2010	-6.7552188966683175	14.03125868686311	2584273
2584807	Metrics	decision directed estimation of threshold voltage distribution in nand flash memory	2014	-7.189170034755852	13.23456911441875	2584834
2584839	EDA	active-mode leakage reduction with data-retained power gating	2013	-6.6937521133731295	14.024091582352455	2584866
2586645	EDA	self-timed sram for energy harvesting systems	2011	-6.416394701068463	13.664671552051649	2586672
2588064	EDA	feasibility study of using the rf interconnects in large fpgas to improve routing tracks usage	2011	-6.0297449297022165	13.593753219834854	2588091
2588265	HCI	low-power soft error hardened latch	2010	-6.150474581895776	13.719119148176196	2588292
2588280	EDA	power gating implementation for noise mitigation with body-tied triple-well structure	2011	-6.66687053317667	13.724844566901432	2588307
2588902	EDA	extended abstract: a high-performance, low-overhead, power-analysis-resistant, single-rail logic style	2008	-5.54694134155675	15.108524242140925	2588929
2589099	Arch	nonvolatile power gating with mtj based nonvolatile flip-flops for a microprocessor	2017	-5.95147521283806	14.127622706848896	2589126
2589148	EDA	an mtcmos design methodology and its application to mobile computing	2003	-6.7906998434266	13.73278086667778	2589175
2589236	EDA	low power sram with boost driver generating pulsed word line voltage for sub-1v operation	2008	-6.53449697717595	14.009950798577789	2589263
2589321	EDA	design of low-power high-performance finfet standard cells	2018	-6.651351140002882	13.512396162223625	2589348
2590928	Arch	tapping zettaram/spl trade/ for low-power memory systems	2005	-5.782564713150847	14.30323077969053	2590955
2591728	Arch	a counterflow pipeline experiment	1999	-6.421455362838127	13.94970956272264	2591755
2591912	EDA	fpga design of an open-loop true random number generator	2013	-5.822381365643247	15.061154963828244	2591939
2592336	EDA	design considerations for battery-powered electronics	1999	-6.254133919598648	13.783740709474618	2592363
2593492	Arch	bit-flipping ldpc under noise conditions and its application to physically unclonable functions	2016	-5.701868961391622	15.01079346386434	2593519
2593824	EDA	comparative analysis of adiabatic logic challenges for low power cmos circuit designs	2018	-6.403880981672428	13.865760353745392	2593851
2594402	Arch	a configurable tcam/bcam/sram using 28nm push-rule 6t bit cell	2015	-6.774369713006184	14.044420725723331	2594429
2595426	EDA	statistical yield improvement under process variations of multi-valued memristor-based memories	2016	-6.356508682065097	13.79456878023478	2595453
2595807	EDA	cylindrical reconvergence physical unclonable function	2016	-5.601144925281947	15.006699543501927	2595834
2596066	EDA	a 0.9v 10ghz 71Î¼w static d flip-flop by using finfet devices	2006	-6.501604342298321	13.861550490152654	2596093
2596177	EDA	investigation of determinant factors of minimum operating voltage of logic gates in 65-nm cmos	2011	-6.6941473646749925	13.60549985012179	2596204
2597391	HPC	current starving the sram cell: a strategy to improve cell stability and power	2017	-6.726900349550041	14.105078584367433	2597418
2597420	EDA	multiobjective optimization of sleep vector for zigzag power-gated circuits in standard cell elements	2008	-6.8583399385826604	13.313990078927533	2597447
2598314	EDA	ultra-low energy, high performance and programmable magnetic threshold logic	2013	-7.2214725406474205	13.76166684669	2598341
2598492	EDA	reliability aware gate sizing combating nbti and oxide breakdown	2014	-5.747921232416148	13.330259580324256	2598519
2599414	EDA	inkjet-printed egfet-based physical unclonable functionâdesign, evaluation, and fabrication	2018	-5.562636236357345	15.047879721220136	2599441
2600376	EDA	toward increasing fpga lifetime	2008	-5.448769497089057	13.533521136858747	2600403
2600496	EDA	adaptive supply voltage technique for low swing interconnects	2004	-7.055784615686001	13.961049648035825	2600523
2600819	EDA	characterization of sram sense amplifier input offset for yield prediction in 28nm cmos	2011	-6.0131547813255946	13.326430783081571	2600846
2600906	Arch	a ghz-class charge recovery logic	2005	-7.137742498094772	13.878599411664116	2600933
2601099	EDA	delay optimization considering power saving in dynamic cmos circuits	2011	-6.731584226515518	13.407307516262946	2601126
2601381	HCI	minimizing power across multiple technology and design levels	2002	-6.358395853754272	13.587897497766033	2601408
2601490	EDA	calibrating on-chip thermal sensors in integrated circuits: a design-for-calibration approach	2011	-5.354599420271409	13.675406872484874	2601517
2602513	EDA	approximation through logic isolation for the design of quality configurable circuits	2016	-5.911701725516001	13.553227694109733	2602540
2602784	EDA	30% static power improvement on arm cortexÂ®-a53 using static biasing-anticipation	2016	-6.457693780386077	13.937962330964115	2602811
2602795	EDA	charge-withheld converter-reshuffling: a countermeasure against power analysis attacks	2016	-5.584486505452615	14.98015888939191	2602822
2603405	Arch	power-aware voltage tuning for stt-mram reliability	2015	-5.9717441087805465	13.727105423253526	2603432
2603426	Arch	a 40-nm sub-threshold 5t sram bit cell with improved read and write stability	2012	-6.764197621176907	14.167735371468073	2603453
2604456	EDA	criterion to evaluate input-offset voltage of a latch-type sense amplifier	2010	-6.584560832240861	13.251265847101536	2604483
2604623	EDA	low-power noise-immune nanoscale circuit design using coding-based partial mrf method	2018	-7.130124204038437	13.673774189017553	2604650
2604907	EDA	sram cell current in low leakage design	2006	-6.645967011464887	13.988436195542846	2604934
2606331	EDA	soft errors: is the concern for soft-errors overblown?	2005	-5.316981042811793	13.394247737204944	2606358
2606697	EDA	soft error masking circuit and latch using schmitt trigger circuit	2006	-5.642731110210825	13.389667616125305	2606724
2607236	Arch	soft errors: reliability challenges in energy-constrained ulp body sensor networks applications	2017	-5.767831955981378	13.968972460360506	2607263
2607398	EDA	power management through dvfs and dynamic body biasing in fd-soi circuits	2014	-6.233344853871442	13.994769765776784	2607425
2607446	EDA	cmos-compatible structure for voltage-mode multiple-valued logic circuits	2011	-7.118543650844603	13.609426916908829	2607473
2609401	EDA	a table-based approach to study the impact of process variations on finfet circuit performance	2010	-6.676987687868456	13.306610493756725	2609428
2610379	EDA	rapid reconfiguration of an optically differential reconfigurable gate array with pulse lasers	2005	-5.401106842794138	13.808060714852667	2610406
2610654	Arch	tvl-trng: sub-microwatt true random number generator exploiting metastability in ternary valued latches	2017	-5.938749460293884	14.921283270564388	2610681
2611472	Arch	1.2v 1.6gb/s 56nm 6f2 4gb ddr3 sdram with hybrid-i/o sense amplifier and segmented sub-array architecture	2009	-6.024531514715823	14.149259450218793	2611499
2612567	EDA	dynamic wordline voltage swing for low leakage and stable static memory banks	2008	-6.789226094211631	14.170617032890409	2612594
2613217	EDA	a magnetoelectronic macrocell employing reconfigurable threshold logic	2004	-6.525386284213537	13.426281290191035	2613244
2613855	Arch	a 0.4v 7t sram with write through virtual ground and ultra-fine grain power gating switches	2013	-6.603929820864433	14.13781835215714	2613882
2613919	EDA	estimation of snm in latches and subsequent formation of a 10t cnfet bitcell	2013	-6.171673013191423	13.35270283735425	2613946
2613950	EDA	design of voltage-scalable meta-functions for approximate computing	2011	-5.495783186206491	13.587814767705293	2613977
2614654	Security	bitline puf: building native challenge-response puf capability into any sram	2014	-5.716950385805979	14.922995001537327	2614681
2615619	EDA	novel cntfet-based reconfigurable logic gate design	2007	-5.9578442966929614	13.204811823685565	2615646
2615699	Arch	the asynchronous counterflow pipeline bit-serial multiplier	1998	-6.564862489706135	13.56477239215156	2615726
2616330	EDA	active leakage power optimization for fpgas	2004	-6.877706851183162	13.440332639785426	2616357
2616440	EDA	circuit failure prediction and its application to transistor aging	2007	-5.54181759789436	13.48758686252726	2616467
2617107	EDA	gate-length biasing for runtime-leakage control	2006	-6.303714832759434	13.459489078796015	2617134
2617194	EDA	design of self correcting radiation hardened digital circuits using decoupled ground bus	2010	-5.873352098338523	13.528463124717117	2617221
2617512	EDA	reconfigurable logic gate implemented by suspended-gate single-electron transistors	2010	-6.351679883297945	13.6787066033408	2617539
2617555	EDA	a cost-effective approach to the design and layout of a 14-b current-steering dac macrocell	2004	-6.438625922706389	13.496771761162545	2617582
2618408	EDA	design of asynchronous circuits for high soft error tolerance in deep submicrometer cmos circuits	2010	-5.979957031149037	13.628504372060425	2618435
2618767	Arch	design tradeoffs of vertical rram-based 3-d cross-point array	2016	-6.41032098820733	13.901770193445165	2618794
2619810	Arch	workload-aware neuromorphic design of low-power supply voltage controller	2010	-5.502750352582789	14.0587586232471	2619837
2619817	EDA	energy-efficient logic-in-memory i-bit full adder enabled by a physics-based rram compact model	2018	-6.212333312839958	13.642706454301246	2619844
2623580	Robotics	impact of gate-oxide breakdown on power-gated sram	2009	-6.140577148774656	13.899999296390565	2623607
2623874	NLP	reversible computing using adiabatic superconductor logic	2014	-5.686140238403604	13.643549938147347	2623901
2624996	EDA	parameter variation tolerance and error resiliency: new design paradigm for the nanoscale era	2010	-5.473013874778063	13.483864417809205	2625023
2625286	EDA	energy-efficient cache memories using a dual-vt 4t sram cell with read-assist techniques	2016	-6.495512962580805	14.048681887525001	2625313
2625950	EDA	a 1.4mb 40-nm embedded reram macro with 0.07um2 bit cell, 2.7ma/100mhz low-power read and hybrid write verify for high endurance application	2017	-6.587632338750463	14.17818684004959	2625977
2626217	EDA	an analysis of delay based puf implementations on fpga	2010	-5.635330958572259	14.928220624437893	2626244
2626484	Arch	analysis of rram reliability soft-errors on the performance of rram-based neuromorphic systems	2017	-5.922352998891184	13.696753827934852	2626511
2626524	Arch	energy profile of a microcontroller for neural prosthetic application	2010	-6.9048884215368025	14.203767039931572	2626551
2627888	EDA	design of logic-compatible embedded dram using gain memory cell	2012	-6.48617138816933	14.060996993225592	2627915
2628155	EDA	a hybrid cmos/nano fpga architecture built fromprogrammable majority logic arrays	2008	-5.859120369701794	13.68928993538121	2628182
2628708	EDA	low ir drop and low power parallel cam design using gated power transistor technique	2010	-6.9071662542463645	13.860504031880676	2628735
2629340	EDA	a 5.92-mb/mm2 28-nm pseudo 2-read/write dual-port sram using double pumping circuitry	2016	-6.964136632798487	14.115869690485285	2629367
2629542	EDA	challenges and trends in low-power 3d die-stacked ic designs using ram, memristor logic, and resistive memory (reram)	2011	-5.900923905884074	14.069750788464004	2629569
2629623	EDA	implementation of structured asic fabric using via-programmable differential mcml cells	2006	-6.680915129422715	13.373240437759446	2629650
2630220	EDA	dram reliability	2002	-5.951512073598188	13.422339005609114	2630247
2630957	EDA	complementary nano-electro-mechanical switch for ultra-low-power applications: design and modeling	2011	-6.845486864110437	13.514336261108513	2630984
2631871	EDA	understanding and alleviating intra-die and intra-dimm parameter variation in the memory system	2016	-5.572327439959482	13.941541748294945	2631898
2632341	EDA	an efficient gate library for ambipolar cntfet logic	2011	-6.8100869912575694	13.484470175522725	2632368
2632650	EDA	ensuring on-die power supply robustness in high-performance designs	2011	-5.824137172903932	13.593029886244883	2632677
2633930	EDA	an impact of process variation on supply voltage dependence of logic path delay variation	2015	-6.265017469905255	13.535391264600424	2633957
2634281	EDA	adaptive static and dynamic noise margin improvement in minimum-sized 6t-sram cells	2014	-6.594021526227437	14.003912894502154	2634308
2634351	Arch	low power techniques for address encoding and memory allocation	2001	-6.204926667208843	13.99038753642385	2634378
2634889	EDA	holistic technology optimization and key enablers for 7nm mobile soc	2015	-5.512605036841658	13.734341076451278	2634916
2636314	EDA	a low power, high speed finfet based 6t sram cell with enhanced write ability and read stability	2016	-6.6920870385873785	14.051917976167527	2636341
2636602	EDA	podia: power optimization through differential imbalanced amplifier	2013	-6.036448462776617	13.668310110407855	2636629
2636656	HCI	digital fingerprints for low-cost platforms using mems sensors	2013	-5.3740591736592505	14.953100906540264	2636683
2637354	Arch	mitigating parameter variation with dynamic fine-grain body biasing	2007	-5.666364135159968	13.757049253597607	2637381
2637390	EDA	sram design for 22-nm etsoi technology: selective cell current boosting and asymmetric back-gate write-assist circuit	2015	-6.727629524001014	14.148703722510412	2637417
2638057	Arch	ultra-low power flip-flops for mtcmos circuits	2005	-6.6784928323417985	13.852939813054993	2638084
2640109	EDA	a closed-form expression for minimum operating voltage of cmos d flip-flop	2017	-6.832293592491629	13.44696517863637	2640136
2640648	EDA	a design flow and evaluation framework for dpa-resistant instruction set extensions	2009	-5.5147251365087095	15.07110212896575	2640675
2642578	EDA	new power-aware placement for region-based fpga architecture combined with dynamic power gating by pchm	2011	-5.620341400140755	13.37144471417363	2642605
2643661	EDA	an efficient numerical-based crosstalk avoidance codec design for nocs	2017	-5.779789420380072	13.729198934075733	2643688
2643720	EDA	area-efficient puf-based key generation on system-on-chips with fpgas	2016	-5.7410204683062585	15.029750879546526	2643747
2643750	EDA	a novel energy-efficient self-correcting methodology employing inwe	2016	-5.95714093316526	13.630265128384789	2643777
2643883	EDA	phase-tolerant latency control for a combination 512mb 2.0gb/s/pin gddr3 and 2.5gb/s/pin gddr4 sdram	2007	-6.149570640090697	13.941620034794203	2643910
2645013	EDA	modeling and analysis of iiiâv logic fets for devices and circuits: sub-22nm technology iiiâv sram cell design	2010	-6.344288691724333	13.589908320795784	2645040
2646382	Arch	10t sram using half- $v_{\text {dd}}$ precharge and row-wise dynamically powered read port for low switching power and ultralow rbl leakage	2017	-6.793226225944294	14.221267589695954	2646409
2647949	Arch	lap: a logic activity packing methodology for leakage power-tolerant fpgas	2005	-6.344436499859742	13.584241453426314	2647976
2648088	EDA	precharge node based variable forward body bias for low-energy lsis	2006	-6.692093510017793	13.744422227613795	2648115
2648288	HPC	directory and trace memory chip with active discharge cell	1992	-6.605900070883084	14.082644417290052	2648315
2648443	EDA	inverse polarity techniques for high-speed/low-power multipliers	1999	-6.8973871148095895	13.476276435453913	2648470
2649175	EDA	low complexity on-chip distributed dc-dc converter for low power wsn nodes	2015	-6.0429272378555225	14.06845733827899	2649202
2649804	Arch	a novel hardened design of a cmos memory cell at 32nm	2009	-6.264367422131383	13.82339041140726	2649831
2649888	EDA	boosting performance of self-timed delay-insensitive bit parallel on-chip interconnects	2011	-7.151036487282169	13.825211539599815	2649915
2650831	EDA	design of variable latency adder based on present and transitional states prediction	2013	-6.007705713961417	13.674724381609776	2650858
2650955	EDA	a custom processor for node and power management of a battery-less body sensor node in 130nm cmos	2012	-5.364917451072378	14.334749818278675	2650982
2651030	NLP	a novel serial multiplier using floating-gate transistors	2004	-7.0446718404406266	13.65923651227962	2651057
2651875	EDA	characterization of radiation-induced sram and logic soft errors from 0.33v to 1.0v in 65nm cmos	2014	-6.373544368481465	13.937432081858628	2651902
2652042	EDA	reconfigurable circuits using hybrid hall effect devices	2003	-6.2175200090522145	13.465195197823475	2652069
2652114	EDA	a 1.2v 30nm 1.6gb/s/pin 4gb lpddr3 sdram with input skew calibration and enhanced control scheme	2012	-6.494287507713865	14.26855635677926	2652141
2652124	EDA	comparative study of finfets versus 22nm bulk cmos technologies: sram design perspective	2014	-6.446292490140508	13.918938201541033	2652151
2652896	EDA	on the effects of ring oscillator length and hardware trojan size on an fpga-based implementation of aes	2017	-5.3684826644620465	15.042660762317832	2652923
2652984	EDA	dpa-resistant qdi dual-rail aes s-box based on power-balanced weak-conditioned half-buffer	2017	-6.8221863505877325	14.377893835516401	2653011
2653309	Arch	high robustness energy- and area-efficient dynamic-voltage-scaling 4-phase 4-rail asynchronous-logic network-on-chip (anoc)	2015	-7.014943854730192	13.896900451760805	2653336
2654257	EDA	design and implementation of 8-bit vedic multiplier using mgdi technique	2017	-7.2272094466821315	13.936131026304936	2654284
2654279	Arch	monitoring and reconfiguration techniques for power supply variation tolerant on-chip links	2010	-6.634672947530127	13.992353339960538	2654306
2654617	EDA	iterative skew minimization for low swing clocks	2014	-6.831253561647541	13.73614782630898	2654644
2655342	EDA	temperature, voltage, and aging effects in ring oscillator physical unclonable function	2015	-6.128980211842669	13.864852949103401	2655369
2655811	NLP	dynamic random-access memories without sense amplifiers	2012	-6.848122862611996	14.258924017317051	2655838
2656727	EDA	10 ghz throughput finfet dual-edge triggered flip-flops	2014	-6.984794752808907	13.888283627592195	2656754
2658455	Arch	design of low-power variation tolerant signal processing systems with adaptive finite word-length configuration	2010	-6.110295896047392	13.405630166890411	2658482
2658860	EDA	nbti monitoring and design for reliability in nanoscale circuits	2011	-6.10151330775984	13.657035347614107	2658887
2659170	EDA	performance analysis of fpga interconnect fabric for ultra-low power applications	2011	-6.412339260829049	13.882627457218073	2659197
2659607	Arch	sneak path enabled authentication for memristive crossbar memories	2016	-5.5605031678030565	14.71364863783486	2659634
2662499	Arch	increasing the bitlength of a crypto-coprocessor	2002	-7.18535928628278	15.114410769490759	2662526
2662762	EDA	low-cost configurable ring oscillator puf with improved uniqueness	2016	-5.729956513309156	14.949072636610286	2662789
2663782	EDA	analysis and optimization of cmos switched-capacitor converters	2015	-6.0826052802663435	13.62727189848263	2663809
2663958	Arch	impact of partial resistive defects and bias temperature instability on sram decoder reliablity	2013	-5.574887587129132	13.677100525409731	2663985
2665534	Arch	resilient microprocessor design for high performance & energy efficiency	2010	-5.381051738576874	13.947187957236713	2665561
2666398	EDA	susceptible workload evaluation and protection using selective fault tolerance	2017	-5.435994884322874	13.496020134947846	2666425
2667210	EDA	current-comparison-based domino: new low-leakage high-speed domino circuit for wide fan-in gates	2013	-6.749260880513402	13.851561560927193	2667237
2667998	EDA	high performance 4:1 multiplexer with ambipolar double-gate fets	2011	-6.859390283897613	13.437158384228619	2668025
2668012	EDA	mitigating nbti in the physical register file through stress prediction	2012	-5.671437461681144	13.906883688216267	2668039
2668336	EDA	zero skew differential clock distribution network	2006	-6.887252918254205	13.290696045903307	2668363
2668781	EDA	approximate distributed arithmetic for variable-latency table lookup	2017	-5.542729713539869	13.493708027412046	2668808
2668823	Metrics	boosted bit line program scheme for low operating voltage mlc nand flash memory	2010	-6.883129520094258	14.213840687431981	2668850
2669568	Arch	framework of an adaptive delay-insensitive asynchronous platform for energy efficiency	2014	-6.011488328544582	14.039731919410364	2669595
2670866	EDA	single-supply 3t gain-cell for low-voltage low-power applications	2016	-6.7385619150531735	14.104577802205968	2670893
2671449	EDA	energy efficient and ultra low voltage security circuits for nanoscale cmos technologies	2017	-6.0108280440393695	15.116063421063357	2671476
2671491	EDA	chippower: an architecture-level leakage simulator	2004	-5.343059433211866	13.66259489167011	2671518
2671514	EDA	body bias control for a coarse grained reconfigurable accelerator implemented with silicon on thin box technology	2014	-6.366362582510424	14.176597505449742	2671541
2671582	EDA	a 128Ã128b high-speed wide-and match-line content addressable memory in 32nm cmos	2011	-6.832233697493676	13.874078772991274	2671609
2671600	Arch	fast, efficient, recovering, and irreversible	2005	-5.747262892865764	13.491660868866587	2671627
2672312	EDA	effectiveness and scaling trends of leakage control techniques for sub-130nm cmos technologies	2003	-6.596560936328004	14.016218968300585	2672339
2672764	EDA	high performance dual gate gnr fet	2011	-6.0559089925731895	13.561319578611537	2672791
2672937	Arch	finfet-based power simulator for interconnection networks	2008	-5.512737065309222	13.530536595213196	2672964
2673297	Crypto	enhancing power analysis attacks against cryptographic devices	2006	-5.586257010578239	15.113841303793555	2673324
2673327	EDA	a low standby power flip-flop with reduced circuit and control complexity	2007	-6.566783534950208	14.077640586706574	2673354
2674848	Arch	short-circuit power driven gate sizing technique for reducing power dissipation	1995	-6.692289719609945	13.348339509725685	2674875
2675430	EDA	high-performance low-power cmos circuits using multiple channel length and multiple oxide thickness	2000	-6.7034205333302745	13.62214408611743	2675457
2676744	EDA	masking and dual-rail logic don't add up	2007	-5.522289696863184	15.117401851879865	2676771
2677338	Robotics	adaptive refresh structure for gain cell embedded dram	2016	-6.555637341694761	14.065005286988539	2677365
2677979	EDA	session 8 overview: digital plls and security circuits	2017	-5.639928377301258	14.830707409741347	2678006
2679123	EDA	a new xor-based content addressable memory architecture	2012	-6.976506090280597	13.873664042413006	2679150
2679457	Arch	designs of emerging memory based non-volatile tcam for internet-of-things (iot) and big-data processing: a 5t2r universal cell	2016	-6.672168885282483	14.073637267557618	2679484
2679561	Arch	clock trees: differential or single ended?	2005	-6.904820507517616	13.439442859286235	2679588
2679996	EDA	behavioral model of trng based on oscillator rings implemented in fpga	2011	-5.83520272424337	15.040976526181815	2680023
2680233	EDA	variability analysis of finfet-based devices and circuits considering electrical confinement and width quantization	2009	-6.5325685365979025	13.838582367315608	2680260
2680630	Arch	a low-leakage high-speed monotonic static cmos 64b adder in a dual gate oxide 65-nm cmos technology	2006	-7.2080666191463925	13.70059147486583	2680657
2680766	EDA	temperature-insensitive synthesis using multi-vt libraries	2008	-6.168500466276398	13.248776243888704	2680793
2681217	EDA	comparison of bi-stable and delay-based physical unclonable functions from measurements in 65nm bulk cmos	2012	-5.653646783744111	15.017499356940418	2681244
2681554	EDA	a voltage controlled nano addressing circuit	2008	-5.913577691385872	13.403475100987224	2681581
2682092	EDA	a dual-threshold voltage approach for timing speculation in cmos circuits	2016	-5.83878163642852	13.388458020032294	2682119
2682388	EDA	low standby power capacitively coupled sense amplifier for wide voltage range operation of dual rail srams	2015	-6.609150876869888	14.020779010990374	2682415
2683067	EDA	a low-power apuf-based environmental abnormality detection framework	2017	-5.724076442579531	14.720014511764571	2683094
2683144	EDA	designing pipelined delay lines with dynamically-adaptive granularity for low-energy applications	2012	-5.961010531386013	14.056608645309467	2683171
2683966	OS	initialize and weak-program erasing scheme for high-performance and high-reliability ferroelectric nand flash solid-state drive	2012	-6.5626350151727735	14.315961440478336	2683993
2684932	EDA	analytic modeling of static noise margin considering dibl and body bias effects	2017	-6.333994197324849	13.347055607418664	2684959
2685105	EDA	behavior modeling of programmable metallization cell using verilog-a	2012	-5.960863130527022	13.480524893278975	2685132
2685656	EDA	improved circuits for microchip identification using sram mismatch	2011	-5.598471682917451	14.93436083841908	2685683
2686137	EDA	standby power reduction using optimal supply voltage and body-bias voltage	2008	-6.768306017463262	13.60663947112341	2686164
2686273	EDA	a 28 nm dsp powered by an on-chip ldo for high-performance and energy-efficient mobile applications	2014	-6.048982386040549	14.220619319536953	2686300
2687103	EDA	a mini-mips microprocessor for adiabatic computing	2016	-6.069892399389997	13.382352712101635	2687130
2687509	EDA	decreasing low-voltage manufacturing-induced delay variations with adaptive mixed-voltage-swing circuits	1998	-6.844467613546724	13.883880771142369	2687536
2688024	EDA	fast boolean logic mapped on memristor crossbar	2015	-6.842573164183178	13.538552291659805	2688051
2688246	OS	write endurance in flash drives: measurements and analysis	2010	-5.521315913487111	13.426286469847765	2688273
2688352	Arch	ultra-low power 90nm 6t sram cell for wireless sensor network applications	2006	-6.3067950005109585	13.757471308052974	2688379
2688722	EDA	ultra-low power nems fpga	2012	-7.062857926267366	13.517532553503198	2688749
2688776	EDA	six and seven transistor leakage suppressed sram cells with improved read stability	2007	-6.538170594610128	13.908659803910767	2688803
2689224	EDA	pre-charged local bit-line sharing sram architecture for near-threshold operation	2017	-6.745864713844467	14.148598942176267	2689251
2689492	EDA	automating the cmos gate sizing for reduced power/energy	2014	-6.4756232770027005	13.450486317344966	2689519
2689589	EDA	voltage-based concatenatable full adder using spin hall effect switching	2017	-6.759731762930592	13.863105667993262	2689616
2689864	EDA	design and analysis of spatial encoding circuits for peak power reduction in on-chip buses	2005	-7.0239381075381795	13.722246129598613	2689891
2689999	EDA	scouting logic: a novel memristor-based logic design for resistive computing	2017	-6.225722503479849	13.9559055864801	2690026
2690121	EDA	a variation-tolerant, sneak-current-compensated readout scheme for cross-point memory based on two-port sensing technique	2018	-6.6051225270791845	14.08138742827715	2690148
2690827	EDA	8.3 a 553f2 2-transistor amplifier-based physically unclonable function (puf) with 1.67% native instability	2017	-5.745393494477012	14.911441842901626	2690854
2691647	Mobile	a high-speed and edp-efficient range-matching scheme for packet classification	2009	-7.226023112359194	14.157446177834506	2691674
2691892	EDA	enhancing the reliability of stt-ram through circuit and system level techniques	2012	-6.274563466572973	14.211881322573328	2691919
2692095	OS	a high-reliability and low-power computing-in-memory implementation within stt-mram	2018	-6.424776529670853	14.273278059947426	2692122
2692654	EDA	reliability-oriented placement and routing algorithm for sram-based fpgas	2014	-5.350880981386153	13.299911509041333	2692681
2693272	EDA	pseudo-footless cmos domino logic circuits for high-performance vlsi designs	2004	-7.109434344498613	13.645986338634408	2693299
2693362	EDA	implementation of efficient sr-latch puf on fpga and soc devices	2017	-5.7397899591181005	14.952566509547028	2693389
2693677	Arch	adapting synchronizers to the effects of on chip variability	2008	-6.664527109370243	13.93938953633471	2693704
2693821	EDA	stability analysis of sram cell using cnt and gnr field effect transistors	2017	-6.704868526322462	13.868286301936912	2693848
2694178	EDA	minimizing detection-to-boosting latency toward low-power error-resilient circuits	2017	-5.607454978453305	13.660458702567285	2694205
2694562	EDA	impact of aging on the reliability of delay pufs	2018	-5.8050719314320105	13.568944970514655	2694589
2694992	EDA	analyzing the impact of joint optimization of cell size, redundancy, and ecc on low-voltage sram array total area	2012	-5.64713681301434	14.112891289200116	2695019
2695161	EDA	efficient and secure on-chip reconfigurable voltage regulation for iot devices	2017	-5.589054413580064	15.099366212397944	2695188
2695419	EDA	a 128 kbit sram with an embedded energy monitoring circuit and sense-amplifier offset compensation using body biasing	2014	-6.6508392170561255	14.126441973283455	2695446
2695551	EDA	design and evaluation of a memristor-based look-up table for non-volatile field programmable gate arrays	2016	-7.186279500392259	13.915649652229442	2695578
2696278	EDA	mtj-based nonvolatile logic-in-memory circuit, future prospects and issues	2009	-5.969529403518778	13.874672753170467	2696305
2696742	EDA	low-power switched current memory cell with cmos-type configuration	2008	-6.863216983127263	13.994415176151055	2696769
2697593	EDA	power optimization techniques for ddr3 sdram	2015	-5.8740194262952015	14.094064363369787	2697620
2698453	EDA	sleep power minimisation using adaptive duty-cycling of dc-dc converters in state-retentive systems	2014	-6.032657812213439	14.246579171397315	2698480
2698656	Arch	low-power effective memory-size expanded tcam using data-relocation scheme	2015	-7.048727730047858	14.365302767299774	2698683
2698749	Arch	avoiding unnecessary write operations in stt-mram for low power implementation	2014	-6.609827935502057	14.24474183293432	2698776
2699287	EDA	effect of technology scale-down on power reduction strategies	2012	-6.760009500858484	13.869729634167175	2699314
2699815	EDA	slackprobe: a low overhead in situ on-line timing slack monitoring methodology	2013	-5.463969061846031	13.347400170892515	2699842
2701042	EDA	low-power floating bitline 8-t sram design with write assistant circuits	2008	-6.674653344531561	14.131851016786266	2701069
2701053	EDA	mitigating row hammer attacks based on dummy cells in dram	2017	-5.820135631961571	13.554288264127507	2701080
2702032	EDA	non-volatile memory devices based on chalcogenide materials	2009	-5.371896178825488	13.631742765536082	2702059
2702198	EDA	efficient peak power estimation using probabilistic cost-benefit analysis	2015	-6.095931325376093	13.287537487420714	2702225
2702425	EDA	ilp models for energy and transient power minimization during behavioral synthesis	2004	-6.411783698218316	13.258027174087026	2702452
2703357	EDA	comparison of null convention booth2 multipliers	2010	-7.222782596485946	13.413469811510993	2703384
2704069	EDA	security primitives (puf and trng) with stt-mram	2016	-5.54714824930612	14.976114177324064	2704096
2704867	EDA	dynamic voltage scaling continuous adaptive-size cell design technique	2008	-7.118696747719551	13.631894474508496	2704894
2704941	EDA	temperature-aware placement for socs	2006	-5.707851152335843	13.224969325986526	2704968
2705361	EDA	low power sram design for 14 nm gaa si-nanowire technology	2015	-6.744482343176031	14.02282281622337	2705388
2706513	EDA	an efficient trade-off between yield and energy for edram caches under process variations	2017	-5.694665196720478	13.958097034504194	2706540
2706672	Arch	guidelines for mitigating nbti degradation in on-chip memories	2012	-5.752168875858184	13.781074826790793	2706699
2707226	EDA	a high performance seu-tolerant latch for nanoscale cmos technology	2014	-5.869028276331577	13.442829835172859	2707253
2707302	EDA	a temperature compensated read assist for low vmin and high performance high density 6t sram in finfet technology	2018	-6.747268839616496	14.182582568457727	2707329
2707483	Arch	zettaram: a power-scalable dram alternative through charge-voltage decoupling	2007	-5.884894023078893	14.2314495399947	2707510
2708457	EDA	controlling-value-based power gating considering controllability propagation and power-off probability	2013	-6.753392737991325	13.596734381090908	2708484
2708619	EDA	customized sram design for low power video code applications	2016	-6.314256856989722	14.049132280977108	2708646
2709372	Arch	an lsi implementation of a bit-parallel cellular multiplier over gf(24) using secure charge-sharing symmetric adiabatic logic	2014	-7.022734386749536	14.119524946548937	2709399
2709442	EDA	a new thermal-conscious system-level methodology for energy-efficient processor voltage selection	2006	-6.234050558966165	13.424514830124943	2709469
2709749	EDA	bti reliability of ultra-thin eot mosfets for sub-threshold logic	2012	-6.3075566756651815	13.488108779076896	2709776
2709760	EDA	a new and efficient approach for high-speed and very compact realization of secure hash algorithm	2009	-6.924403819644907	13.2436713895132	2709787
2709778	HCI	evaluating the impact of environmental factors on physically unclonable functions (abstract only)	2016	-5.696471487097052	14.766648334928878	2709805
2709958	EDA	temporal performance degradation under rtn: evaluation and mitigation for nanoscale circuits	2012	-6.129730735402914	13.337913620367635	2709985
2709983	EDA	optimum supply voltages for minimization of leakage currents in sram in stand-by mode	2007	-6.829347341862508	14.072707397409205	2710010
2710110	Arch	pros and cons of schmitt trigger inverters to mitigate pvt variability on full adders	2018	-6.312662064840556	13.637832530883768	2710137
2710519	EDA	new design of scan flip-flop to increase speed and reduce power consumption	2015	-6.615917818158171	13.397807550661161	2710546
2710739	EDA	himap: a hierarchical mapping approach for enhancing lifetime reliability of dark silicon manycore systems	2018	-5.4425031184375205	13.803992909902544	2710766
2711352	EDA	high-performance energy-efficient memory circuit technologies for sub-45nm technologies	2006	-5.339919636542943	13.421639513879294	2711379
2712580	EDA	well tapping methodologies in power-gating design	2011	-6.465777713162256	13.860379567131181	2712607
2712823	EDA	an improved pass transistor synthesis method for low power, high speed cmos circuits	2000	-6.920931987850658	13.4098027663423	2712850
2712847	EDA	memristor-based low-power high-speed nonvolatile hybrid memory array design	2017	-6.467422051772918	13.820436839041125	2712874
2713362	Arch	power-aware implementation of asic/soc in 0.13 micron cmos technology	2004	-6.335231234805157	13.525672200899796	2713389
2714219	EDA	gate delay modeling for pre- and post-silicon timing related tasks for ultra-low power cmos circuits	2013	-6.250449550739843	13.22052784168694	2714246
2714495	Arch	ultra-wide voltage range pulse-triggered flip-flops and register file with tunable energy-delay target in 28 nm utbb-fdsoi	2016	-7.0039237755083885	13.873995481317431	2714522
2715710	EDA	synchronous 8-bit non-volatile full-adder based on spin transfer torque magnetic tunnel junction	2015	-6.68166573296499	13.952550186025093	2715737
2716004	EDA	reductions of instantaneous power by ripple scan clocking	2005	-5.7880640118192535	13.339681616204984	2716031
2716088	EDA	switching-time dependent puf using stt-mram	2018	-6.0972732639698926	14.220730308220235	2716115
2716701	Embedded	perspectives of racetrack memory based on current-induced domain wall motion: from device to system	2015	-5.900104933158293	14.162866026027762	2716728
2716890	Embedded	fast and low-cost clock deskew buffer	2004	-6.0485957663953265	13.428060335374893	2716917
2717994	EDA	a dram based physical unclonable function capable of generating >1032 challenge response pairs per 1kbit array for secure chip authentication	2017	-6.048413949422599	14.154126359908838	2718021
2720006	EDA	dual-threshold voltage assignment with transistor sizing for low power cmos circuits	2001	-6.677725232214702	13.218689081330991	2720033
2720094	Arch	pvt variation impact on voltage island formation in mpsoc design	2009	-5.451562388499523	13.763661715827553	2720121
2720218	Arch	post-layout energy-delay analysis of parallel multipliers	2006	-6.365436588462213	13.26549242878551	2720245
2721443	Arch	hierarchical sector biasing organization for flash memories	2000	-6.692963617342629	14.132113646100313	2721470
2721531	Arch	dual-vt fpga design for leakage power reduction (abstract only)	2005	-6.446491617349979	13.300514731236088	2721558
2721552	EDA	test solution for data retention faults in low-power srams	2013	-5.664349750828892	13.624883808411465	2721579
2722540	Arch	power consumption of a hamming distance search cam using neuron mos transistors	2006	-7.101919376003778	13.65200510968991	2722567
2722568	EDA	effects of aging and compensation mechanisms in ordering based ro-pufs	2016	-5.6689140605555846	14.900675551825824	2722595
2722653	EDA	mitigating lifetime underestimation: a system-level approach considering temperature variations and correlations between failure mechanisms	2012	-5.935167879904151	13.260430740006573	2722680
2723182	EDA	static and dynamic energy losses vs. temperature in different cmos technologies	2015	-6.349411347886084	13.84030260245613	2723209
2723313	EDA	a radiation tolerant phase locked loop design for digital electronics	2009	-6.08424406195802	13.701190882457006	2723340
2723524	EDA	low power synthesis of dynamic logic circuits using fine-grained clock gating	2006	-6.654494780951676	13.582876509026717	2723551
2724902	Arch	maximum operating voltage (vmax) limit for socs in thin form factor mobile devices with touch sensitive displays	2015	-5.448698242738823	13.690039887589851	2724929
2725966	EDA	low-power circuit applicability of hetero-gate-dielectric tunneling field-effect transistors (hg tfets)	2012	-6.564940690628887	13.862379010102687	2725993
2726406	EDA	a novel technique to improve noise immunity of cmos dynamic logic circuits	2004	-6.1793658036089	13.568828345994786	2726433
2727748	Logic	impact of resistive paths on nvm array reliability: application to flash & reram memories	2016	-6.702354841650011	14.133667842446242	2727775
2728606	EDA	low voltage dual mode logic: model analysis and parameter extraction	2013	-6.905753131608673	13.494171347713944	2728633
2729145	EDA	aging-resilient design of pipelined architectures using novel detection and correction circuits	2010	-5.696051065896139	13.433449949363327	2729172
2729931	EDA	pmos nbti-induced circuit mismatch in advanced technologies	2004	-6.144488279598063	13.341848635455413	2729958
2730519	EDA	an evaluation of bti degradation of 32nm standard cells	2015	-5.873140816851097	13.38109710466117	2730546
2730638	Security	investigating the dpa-resistance property of charge recovery logics	2008	-5.615478405091528	15.097356582329526	2730665
2731406	EDA	a power efficient masking technique for design of robust embedded systems against seus and sets	2008	-5.637035730622616	13.432634763974495	2731433
2731448	EDA	impact of interconnect resistance increase on system performance of low power and high performance designs	2006	-6.091661053162057	13.491514027397187	2731475
2732026	EDA	internal write-back and read-before-write schemes to eliminate the disturbance to the half-selected cells in srams	2018	-6.203143823726222	14.08876017737092	2732053
2732419	EDA	circuit-level techniques to control gate leakage for sub-100nm cmos	2002	-6.588561108358718	13.780795090568958	2732446
2732479	Mobile	low-voltage embedded nand-rom macros using data-aware sensing reference scheme for vddmin, speed and power improvement	2013	-6.822932167403366	14.204046357328444	2732506
2732811	EDA	implementation of a thermal management unit for canceling temperature-dependent clock skew variations	2008	-6.130984769005938	13.562142187472544	2732838
2733044	Arch	fast tag comparator using diode partitioned domino for 64-bit microprocessors	2007	-6.837512028728483	14.136887934046323	2733071
2733065	EDA	reconfigurable sleep transistor for gidl reduction in ultra-low standby power systems	2012	-6.390369046664387	13.964668907986171	2733092
2733737	EDA	transistor aging-induced degradation of analog circuits: impact analysis and design guidelines	2011	-5.86081075969275	13.22442172062818	2733764
2733950	EDA	analysis and implementation of charge recycling for deep sub-micron buses	2001	-6.841734473996277	13.832749719803742	2733977
2734215	EDA	analytical model for sensor placement on microprocessors	2005	-5.579901662089639	13.39802383095849	2734242
2735108	EDA	generalized power-delay metrics in deep submicron cmos designs	2007	-6.2059981014573475	13.622864437973972	2735135
2735463	EDA	an embedded reconfigurable logic core based on variable grain logic cell architecture	2007	-7.09386835588722	13.512983764464083	2735490
2735607	EDA	multiple memristor read and write circuit for neuromorphic applications	2011	-6.658283872754169	13.650882006248064	2735634
2736334	EDA	an analytical model for predicting the residual life of an ic and design of residual-life meter	2017	-5.742168623376192	13.315335879114835	2736361
2736341	EDA	thermal characterization of test techniques for finfet and 3d integrated circuits	2013	-5.652062130843271	13.253558288431222	2736368
2736373	Arch	hardware to solve sparse systems of linear equations over gf(2)	2003	-7.166670173352054	15.029808205223672	2736400
2736461	EDA	energy efficiency degradation caused by random variation in low-voltage sram and 26% energy reduction by bitline amplitude limiting (bal) scheme	2011	-6.6249657015806775	14.055386527176438	2736488
2736610	EDA	a novel synthesis approach for active leakage power reduction using dynamic supply gating	2005	-6.565588886158933	13.286233562471907	2736637
2736809	EDA	a 1.6v 1.4gb/s/pin consumer dram with self-dynamic voltage-scaling technique in 44nm cmos technology	2011	-5.629869084976381	13.91924749720762	2736836
2737161	EDA	mram crossbar based configurable logic block	2012	-6.015466359407178	14.098357251316767	2737188
2737388	EDA	a 28nm 0.6v low-power dsp for mobile applications	2011	-6.97450357927479	14.00449747227396	2737415
2737493	EDA	temperature-aware nbti modeling and the impact of input vector control on performance degradation	2007	-6.150550277271866	13.58150904660887	2737520
2737747	Robotics	improving multilevel pcm reliability through age-aware reading and writing strategies	2014	-6.756582259735109	14.594249332513053	2737774
2738037	EDA	power line communication for hybrid power/signal pin soc design	2015	-5.723495470047901	13.59896051247108	2738064
2739342	EDA	mos current mode logic exclusive-or gate using multi-threshold triple-tail cells	2016	-7.136623636057473	13.354500284763086	2739369
2739487	Theory	asynchronous switching for low-power networks-on-chip	2011	-6.698935649433218	14.240463826472045	2739514
2739972	EDA	bit-interleaving-enabled 8t sram with shared data-aware write and reference-based sense amplifier	2016	-6.7958063357992735	14.09473705581469	2739999
2740617	EDA	unified gated flip-flops for reducing the clocking power in register circuits	2011	-6.8736289992205934	13.511545769133294	2740644
2741105	Embedded	detection conditions for errors in self-adaptive better-than-worst-case designs	2014	-5.631279399165107	13.370110006366048	2741132
2741128	HPC	endurance-based dynamic vthdistribution shaping of 3d-tlc nand flash memories to suppress both lateral charge migration and vertical charge de-trap and increase data-retention time by 2.7x	2018	-6.287544573881442	14.12801685403718	2741155
2741971	Arch	s2ap: an efficient numerical-based crosstalk avoidance code for reliable data transfer of nocs	2015	-5.745456475196889	13.673506305311424	2741998
2742235	EDA	a 55nm ultra high density two-port register file compiler with improved write replica technique	2011	-6.548675946026255	14.216008833276966	2742262
2742965	EDA	a 0.33 v 2.5 Î¼w cross-point data-aware write structure, read-half-select disturb-free sub-threshold sram in 130 nm cmos	2017	-6.7805003242246995	14.173832390661287	2742992
2743433	EDA	design of spin-torque transfer magnetoresistive ram and cam/tcam with high sensing and search speed	2010	-6.509131381394662	13.899764637420171	2743460
2743701	EDA	investigation of noise-margin-enhanced and low-power memory techniques for soc applications	2015	-6.598044758712828	13.983629344693465	2743728
2744821	Arch	28-nm 1t-1mtj 8mb 64 i/o stt-mram with symmetric 3-section reference structure and cross-coupled sensing amplifier	2017	-6.759122634918505	14.141033534420266	2744848
2744823	EDA	a universal method for designing low-power carbon nanotube fet-based multiple-valued logic circuits	2013	-7.0020448899893175	13.55099451009346	2744850
2745996	Arch	low power adaptive pipeline based on instruction isolation	2009	-5.945414123921868	13.773018539490035	2746023
2746699	EDA	ilp models for simultaneous energy and transient power minimization during behavioral synthesis	2006	-6.586077349227855	13.250381434949341	2746726
2746995	Arch	jazio signal-switching technology: a low-cost digital i/o for high-speed applications	2001	-6.552713439579374	14.212050820344682	2747022
2747040	EDA	static and dynamic power management in 14nm fdsoi technology	2015	-6.559994279202559	13.852228180004284	2747067
2747736	EDA	a noise-immune sub-threshold circuit design based on selective use of schmitt-trigger logic	2012	-6.171056870256714	13.528627233237856	2747763
2748094	EDA	circuit authentication based on ring-oscillator pufs	2011	-5.692921176242807	14.90616950484138	2748121
2748953	EDA	adaptive voltage scaling by in-situ delay monitoring for an image processing circuit	2012	-5.881611939288327	13.800152880519324	2748980
2749764	Arch	in-memory computing with spintronic devices	2017	-5.76395266550238	14.277460821866686	2749791
2749963	EDA	memristive circuits for ldpc decoding	2014	-6.9176801254060285	13.727923322367008	2749990
2750056	Arch	nbti product level reliability for a low-power sram technology	2007	-6.0032634750763085	13.38725489169245	2750083
2750083	Arch	analysis of stt-ram cell design with multiple mtjs per access	2011	-6.2145113049058756	13.812016321311743	2750110
2750257	EDA	glitch-aware variable pipeline optimization for cgras	2017	-6.1784182527135485	14.01456277577542	2750284
2750785	Arch	a high speed and low power 8 bit Ã 8 bit multiplier design using novel two transistor (2t) xor gates	2015	-7.188311764536325	13.2516765458092	2750812
2751554	EDA	efficient cache architectures for reliable hybrid voltage operation using edc codes	2013	-5.3745028879207775	14.078409351527645	2751581
2751716	EDA	a leakage-aware cad flow for mtcmos fpga architectures (abstract only)	2005	-6.047531658892609	13.577565400640035	2751743
2751997	EDA	energy-efficient xor gate with embedded level conversion for serial-link encoding	2011	-6.8603020216025055	13.711660280971582	2752024
2752098	Mobile	dual-source-line-bias scheme to improve the read margin and sensing accuracy of sttram in sub-90-nm nodes	2010	-6.138351741615903	13.955118025776606	2752125
2752159	EDA	breaking landauer's limit\\using quantum-dot cellular automata.	2018	-5.972227249679402	13.38823532623018	2752186
2752418	EDA	lateral asynchronous and vertical synchronous 3d network on chip with double pumped vertical links	2015	-6.124758672161327	13.524900475455912	2752445
2753158	EDA	in situ delay-slack monitor for high-performance processors using an all-digital self-calibrating 5ps resolution time-to-digital converter	2010	-5.750636115523419	13.8165486711236	2753185
2753319	EDA	efficient layout generation and evaluation of vertical channel devices	2014	-6.36370394763817	13.68799556619889	2753346
2753349	EDA	a reconfigurable sense amplifier with 3x offset reduction in 28nm fdsoi cmos	2015	-6.746026875037928	13.624939540145295	2753376
2753954	EDA	an incremental floorplanning algorithm for temperature reduction	2007	-5.901141640784918	13.377707057008948	2753981
2754171	EDA	robust c-element design for soft-error mitigation	2015	-6.262386812131507	13.564211322184722	2754198
2754452	Arch	sensitivity analysis of drv for various configurations of sram	2015	-6.444004275298028	13.404422799002893	2754479
2754624	EDA	the low power design of sm4 cipher with resistance to differential power analysis	2015	-6.372017682619117	15.103997492288194	2754651
2754699	EDA	the implementation of scalable atm frame delineation circuits	2004	-6.63246752687026	14.854069111252928	2754726
2754974	Arch	a 2 gb/s balanced aes crypto-chip implementation	2004	-6.912417598117987	15.065179607562653	2755001
2755092	EDA	fault-tolerant design and analysis of qca-based circuits	2018	-5.585982314117111	13.205603253044288	2755119
2756433	EDA	a million cycle 0.13um 1mb embedded sonos flash memory using successive approximated read calibration	2008	-6.756786145316747	14.185570950372494	2756460
2757147	AI	a physical approach for stochastic modeling of tero-based trng	2015	-5.725740532368753	15.075922992630586	2757174
2757203	EDA	improved ring oscillator puf: an fpga-friendly secure primitive	2010	-5.770460067283678	14.914390443250895	2757230
2757970	Arch	a case for dynamic pipeline scaling	2002	-6.46569981469008	14.162849576545756	2757997
2758362	EDA	a 445f2 leakage-based physically unclonable function with lossless stabilization through remapping for iot security	2018	-5.886756217156348	14.841916966030698	2758389
2758938	EDA	a 240mv 1mhz, 340mv 10mhz, 40nm cmos, 252 bits frame decoder using ultra-low voltage circuit design platform	2011	-6.974199836275032	13.939686237233374	2758965
2759079	EDA	power modeling and characterization of graphene-based logic gates	2013	-5.901750641392947	13.441570610633129	2759106
2759281	Visualization	advanced finfet technologies for boosting sram performance	2017	-6.038104038782903	13.523142833990102	2759308
2759627	EDA	a power reduction scheme for data buses by dynamic detection of active bits	2003	-6.8180387280691015	13.655604237743956	2759654
2760393	Arch	low-leakage asymmetric-cell sram	2002	-6.355249796124559	14.124513578010502	2760420
2761890	Logic	preface: aspects in language and automata theory special issue dedicated to jÃ¼rgen dassow	2007	-6.616136247947281	14.119452594061313	2761917
2762156	Arch	slim: simultaneous logic-in-memory computing exploiting bilayer analog oxram devices	2018	-5.71633276998438	13.948179899169336	2762183
2762191	EDA	sram devices and circuits optimization toward energy efficiency in multi-vth cmos	2015	-6.6448678167156014	14.134202550478552	2762218
2762366	Security	secure self-seeding with power-up sram states	2017	-5.477580851799722	15.02936902775854	2762393
2762528	Arch	design of tamper-resistant registers for multiple-valued cryptographic processors	2010	-5.8949275555113205	15.08499489583991	2762555
2763037	EDA	modeling and designing energy-delay optimized wide domino circuits	2004	-6.9039788023231665	13.763434984488638	2763064
2763381	HCI	evaluation of radiation-induced soft error in majority voters designed in 7 nm finfet technology	2017	-5.309576167983047	13.255969406505876	2763408
2763786	Arch	a system-level scheme for resistance drift tolerance of a multilevel phase change memory	2014	-6.3411094518386175	13.573057048314807	2763813
2763874	EDA	design of unique and reliable physically unclonable functions based on current starved inverter chain	2011	-5.907208704524519	14.749905046207145	2763901
2763941	EDA	data-dependent evaluating latched cmos differential logic family for statistical power reduction	2000	-7.105202347406697	13.804747362632124	2763968
2764600	EDA	a reduced voltage swing circuit using a single supply to enable lower voltage operation for sram-based memory	2012	-6.67253752026966	14.04289464791785	2764627
2765268	EDA	a novel encoding scheme for delay and energy minimization in vlsi interconnects with built-in error detection	2008	-6.701916104190974	13.661389329196885	2765295
2765457	EDA	a direct measurement scheme of amalgamated aging effects with novel on-chip sensor	2013	-6.07306319005117	13.682467690361912	2765484
2765573	EDA	a low-power sram using bit-line charge-recycling	2007	-6.8361044793426835	14.117767609623373	2765600
2765906	EDA	a refresh-less edram macro with embedded voltage reference and selective read for an area and power efficient viterbi decoder	2015	-6.859349599524004	14.243788333922524	2765933
2766368	Arch	a clockless sequential puf with autonomous majority voting	2016	-5.665158909635442	14.954393808495176	2766395
2766375	EDA	energy-efficiency in presence of deep submicron noise	1998	-7.160279701907027	13.83023940072666	2766402
2766551	EDA	techniques for designing noise-tolerant multi-level combinational circuits	2007	-6.225953649866431	13.232537412674274	2766578
2767144	OS	exploiting heat-accelerated flash memory wear-out recovery to enable self-healing ssds	2011	-5.4746605155788135	13.898404053474165	2767171
2767206	Crypto	error-correction schemes with erasure information for fast memories	2013	-5.866418693381206	13.53083233926579	2767233
2767350	EDA	mapping statistical process variations toward circuit performance variability: an analytical modeling approach	2005	-6.159054333876835	13.311964656120105	2767377
2768079	EDA	design of risc microcontroller with dynamic thermal management unit for temperature-controlled oscillator	2014	-7.178280814679615	13.877652880743687	2768106
2768676	Arch	the statistics of device variations and its impact on sram bitcell performance, leakage and stability	2006	-6.083973898980905	13.29740685890459	2768703
2768921	EDA	design of a novel cntfet-based reconfigurable logic gate	2007	-5.935262002787787	13.226964250554488	2768948
2769574	Robotics	interconnect opportunities for gigascale integration	2002	-5.611812626762752	13.369526163389981	2769601
2770066	EDA	synchronous programmable divider design for pll using 0.18 um cmos technology	2003	-6.928438435505804	13.82376659132492	2770093
2770793	Visualization	soft error hardened latch scheme with forward body bias in a 90-nm technology and beyond	2006	-6.114793301569128	13.712146136650796	2770820
2771041	EDA	a$^{\mbox{\huge\bf 2}}$bc: adaptive address bus coding for low power deep sub-micron designs	2001	-6.700562241401434	13.291716276847756	2771068
2771771	EDA	write disturbance modeling and testing for mram	2008	-6.485870748824472	13.982864090132134	2771798
2772818	EDA	an efficient reliable puf-based cryptographic key generator in 65nm cmos	2014	-5.814328016494929	15.008375324051487	2772845
2773083	EDA	design and analysis of 2t2m hybrid cmos-memristor based rram	2018	-6.914976857804778	13.608485888474336	2773110
2773349	EDA	stress-aware performance evaluation of 3d-stacked wide i/o drams	2017	-6.203184576133393	13.663045534605033	2773376
2773438	EDA	design techniques for nbti-tolerant power-gating architectures	2012	-6.191617538767133	13.362220238027765	2773465
2773668	EDA	reliability-aware soc voltage islands partition and floorplan	2006	-6.4292735836356245	13.236257024893328	2773695
2773700	EDA	very compact and efficient 32-bit aes core design using fpgas for small-footprint low-power embedded applications	2016	-6.947399564062869	14.92026246798444	2773727
2773763	EDA	gms: generic memristive structure for non-volatile fpgas	2012	-6.295885630516206	13.581755628056127	2773790
2774239	EDA	on quaternary 1-of-4 id generator circuits	2018	-6.145344585116494	14.721874671770847	2774266
2774342	EDA	sram circuits for true random number generation using intrinsic bit instability	2018	-5.869128237484863	14.49481806028637	2774369
2774410	NLP	design and evaluation of mixed 3t-4t finfet stacks for leakage reduction	2008	-6.663581630980822	13.498160684691687	2774437
2774485	Arch	common-source-line array: an area efficient memory architecture for bipolar nonvolatile devices	2013	-5.963122696702633	13.970998040068709	2774512
2774596	EDA	an fram-based nonvolatile logic mcu soc exhibiting 100% digital state retention at  ${\rm vdd}=$ 0 v achieving zero leakage with ${<}$ 400-ns wakeup time for ulp applications	2014	-6.746327510357553	14.137817861844773	2774623
2774618	EDA	centip3de: a 3930dmips/w configurable near-threshold 3d stacked system with 64 arm cortex-m3 cores	2012	-5.496612945689941	13.926538650344698	2774645
2775650	EDA	analysis and design of high performance, low power multiple ports register files	2006	-6.656647583431994	13.957136722835815	2775677
2775793	EDA	energy-efficient noise-tolerant dynamic styles for scaled-down cmos and mtcmos technologies	2002	-6.761803514309551	13.756379401556073	2775820
2776386	EDA	a new crossbar architecture based on two serial memristors with threshold	2015	-6.558142477549769	13.86465000070059	2776413
2776831	Arch	binary adder circuit design using emerging migfet devices	2017	-6.547895062260772	13.231936371870436	2776858
2777062	EDA	full-adder circuit design based on all-spin logic device	2015	-6.804622579775863	13.72831607358037	2777089
2777348	EDA	variation and reliability in digital cmos circuit design	2014	-5.38791869568357	13.372022014258102	2777375
2777826	EDA	determination of power gating granularity for fpga fabric	2006	-5.7454796753957424	13.517084842712547	2777853
2778010	EDA	advanced performance improvement algorithms for emerging resistive memory: cbram case study	2017	-5.93344249882926	13.860328152202744	2778037
2778108	EDA	latched cmos dram sense amplifier yield analysis and optimization	2008	-6.398310269958047	13.458110894781205	2778135
2778166	EDA	a data aware 9t static random access memory cell for low power consumption and improved stability	2014	-6.485930636251669	14.161902043758333	2778193
2778323	EDA	on cmos memory design in low supply voltage for integrated biosensor applications	2010	-6.481096080100764	14.100821779126289	2778350
2779602	EDA	impact of dynamic voltage scaling and thermal factors on sram reliability	2015	-5.889095406452062	13.535442680306664	2779629
2780026	EDA	a new soft-error resilient voltage-mode quaternary latch	2010	-6.245060763051961	13.575809475763789	2780053
2780409	EDA	an aging-aware flip-flop design based on accurate, run-time failure prediction	2012	-5.724674649250696	13.39812622417643	2780436
2781216	EDA	thermal effects with leakage power considered in 2d/3d floorplanning	2007	-6.42709888687029	13.485602604231426	2781243
2781657	Arch	energy-efficient power trimming for reliable nanophotonic noc microring resonators	2016	-6.052338273938086	13.73431832872252	2781684
2782268	Arch	an efficient self-routing and non-blocking interconnection network on chip	2017	-7.068742131130977	13.296104137520585	2782295
2782504	EDA	employing dual-complementary flip-flops to detect emfi attacks	2017	-5.303358135109043	14.855352248323705	2782531
2782622	EDA	reliability enhancement of power gating transistor under time dependent dielectric breakdown	2012	-5.945711949588749	13.36990283625564	2782649
2782870	EDA	ultra-low-power digital design with body biasing for low area and performance-efficient operation	2010	-6.512215231871393	13.506789055313813	2782897
2783089	EDA	multi-function logic synthesis of silicon and beyond-silicon ultra-low power pass-gates circuits	2016	-5.46997818172464	13.51170954649826	2783116
2783674	Arch	a sub-pico joules per bit robust physical unclonable function based on subthreshold voltage references	2018	-6.100799160129777	14.941597062379884	2783701
2784032	EDA	design and analysis of isolated noise-tolerant (int) technique in dynamic cmos circuits	2008	-7.0474477262400175	13.709737809908653	2784059
2784523	Theory	a variation-aware low-power coding methodology for tightly coupled buses	2005	-5.9357023243890055	13.57681167791249	2784550
2785970	EDA	energy efficient dual threshold voltage dynamic circuits employing sleep switches to minimize subthreshold leakage	2004	-6.888342803090272	13.961021935691686	2785997
2786029	Arch	comparative analysis of ultra-low voltage flip-flops for energy efficiency	2007	-6.640277576089822	13.832581115012081	2786056
2786554	EDA	boostable repeater design for variation resilience in vlsi interconnects	2013	-5.838105808687353	13.988003423869033	2786581
2787043	EDA	design optimization of low-power 90nm cmos soc application using 0.5v bulk pmos dynamic-threshold with dual threshold (mtcmos): bp-dtmos-dt technique	2009	-7.103166830974593	13.804368622676003	2787070
2787289	EDA	q-learning based dynamic voltage scaling for designs with graceful degradation	2015	-5.817482420394765	13.80513049316534	2787316
2787547	EDA	coding approach for low-power 3d interconnects	2018	-6.2488713291902505	13.47078161438577	2787574
2788023	EDA	low power wide gates for modern power efficient processors	2014	-6.868648111104845	14.149815500792792	2788050
2788827	EDA	tunable error detection-correction for efficient adaptive voltage over-scaling	2017	-5.9323072859735815	14.159548408885346	2788854
2790090	EDA	quality metric evaluation of a physical unclonable function derived from an ic's power distribution system	2010	-5.579684550495723	15.029720560716472	2790117
2790108	Arch	a low-cost scalable voltage-frequency adjustor for implementing low-power systems	2013	-6.854443724726214	13.695640968775097	2790135
2791114	EDA	high-yield design of high-density sram for low-voltage and low-leakage operations	2017	-6.23319399278179	13.680553461543894	2791141
2791418	EDA	a new radiation hardened by design latch for ultra-deep-sub-micron technologies	2008	-5.648608763873399	13.229529503111376	2791445
2791653	Crypto	a novel current controlled configurable ro puf with improved security metrics	2017	-5.569270099051916	15.11891896353585	2791680
2791831	EDA	power-aware design of an 8-bit pipelining ant-based cla using data transition detection	2008	-7.084592681700298	13.473350618097408	2791858
2791983	Arch	combined magnetic- and circuit-level enhancements for the nondestructive self-reference scheme of stt-ram	2010	-6.230187823489459	14.000499228753386	2792010
2792157	Mobile	field tolerant dynamic intrinsic chip id using 32 nm high-k/metal gate soi embedded dram	2013	-5.8706217964407195	14.710068816440186	2792184
2792820	EDA	a high-throughput low-power fully parallel 1024-bit 1/2-rate low density parity check code decoder in 3-dimensional integrated circuits	2006	-5.778007946350077	14.040338957151329	2792847
2793142	EDA	altering lut configuration for wear-out mitigation of fpga-mapped designs	2013	-5.871885427224407	13.577556565527788	2793169
2794822	EDA	extending a 65nm cmos process design kit for high total ionizing dose effects	2018	-6.373499320703411	13.892175485743106	2794849
2795187	Security	a chemical memory snapshot	2008	-5.326107027702284	15.041331828539322	2795214
2796003	EDA	variations-aware low-power design and block clustering with voltage scaling	2007	-5.736535240558612	13.667965541631167	2796030
2796109	EDA	variability analysis of a 28nm near-threshold synchronous voltage converter	2013	-6.511436956853586	13.45119817116786	2796136
2796245	EDA	ambient energy harvesting nonvolatile processors: from circuit to system	2015	-5.470268179565605	14.139632561993235	2796272
2796297	HPC	power analysis of drams	1998	-6.411970701829582	13.819965155374904	2796324
2796477	EDA	mixed-vth (mvt) cmos circuit design methodology for low power applications	1999	-6.795663363953652	13.231928219776874	2796504
2796913	EDA	a burst-mode word-serial address-event link-ii: receiver design	2004	-6.331888859878091	13.973646726811289	2796940
2797265	EDA	compact modeling of variation in finfet sram cells	2010	-5.818584412849125	13.313692297135578	2797292
2797293	EDA	use of cmos technology in wave pipelining	1992	-7.028967276113574	13.475235754938463	2797320
2798469	EDA	an integrated approach to thermal management in high-level synthesis	2006	-5.542377456572361	13.599334057343508	2798496
2798756	EDA	performance evaluation of multi-gate fets using the bsim-cmg model	2014	-6.822894472495625	13.601017829111461	2798783
2798857	Arch	pre-calculating ising memory: low cost method to enhance traditional memory with ising ability	2018	-6.003533431989777	13.745495499554846	2798884
2800483	EDA	design of low leakage variability aware onofic cmos standard cell library	2016	-6.887318352681608	13.930852440898885	2800510
2800793	EDA	a method to estimate effectiveness of weak bit test: comparison of weak pmos and wl boost based test - 28nm fdsoi implementation	2016	-6.3886901624193575	13.785081149601922	2800820
2801692	EDA	a technique to mitigate impact of process, voltage and temperature variations on design metrics of sram cell	2012	-6.606994194652308	14.000496193554874	2801719
2802586	EDA	impact of statistical variability and charge trapping on 14 nm soi finfet sram cell stability	2013	-6.2560268416537275	13.404369045610636	2802613
2802762	EDA	sequential element design with built-in soft error resilience	2006	-5.532678450240981	13.913702605221811	2802789
2803005	EDA	autonomous, multilevel ring tuning scheme for post-silicon active clock deskewing over intra-die variations	2011	-6.465085974105821	13.5593255567024	2803032
2804124	Arch	efficient leakage power saving by sleep depth controlling for multi-mode power gating	2012	-6.632221276202746	13.7225126269812	2804151
2804799	EDA	fpga based on integration of cmos and rram	2011	-6.264533818467902	13.688632234851143	2804826
2805074	HPC	survey and analysis of delay-locked loops used in dram interfaces	2014	-6.707219845656981	13.971687374820403	2805101
2805385	EDA	improved ring oscillator puf on fpga and its properties	2016	-5.776703773948982	15.087943576291297	2805412
2806008	EDA	dynamic data stability in low-power sram design	2007	-6.60990158012064	14.010438581498006	2806035
2806147	EDA	modeling of failure probability and statistical design of sram array for yield enhancement in nanoscaled cmos	2005	-5.719228445882322	13.279739387252036	2806174
2806171	Arch	interconnect signaling and layout optimization to manage thermal effects due to self heating in on-chip signal buses	2008	-6.665743173789222	13.430920162685366	2806198
2806536	Arch	stt-mram-based strong puf architecture	2015	-5.5672163558474335	14.945387835853012	2806563
2806559	EDA	evaluation of granularity on threshold voltage control in flex power fpga	2006	-6.549429918314806	13.95433669503874	2806586
2806987	EDA	sram oriented memory sense amplifier design in 0.18 /spl mu/m cmos technology	2002	-6.784231492262009	13.873308588793893	2807014
2807575	EDA	application of concurrency in the asynchronous design of write-after-read operations	2009	-7.038875966591941	13.548727226810527	2807602
2807684	Arch	an effective bist architecture for power-gating mechanisms in low-power srams	2016	-5.637055170833068	13.520331886509476	2807711
2807777	EDA	design of a soft-error tolerant 9-transistor/6-magnetic-tunnel-junction hybrid cell based nonvolatile tcam	2014	-6.333103116144312	14.078569729949734	2807804
2808555	Arch	probabilistically programmed stt-mram	2012	-6.504261060778651	13.992256469839079	2808582
2808571	EDA	a leakage control system for thermal stability during burn-in test	2005	-5.803277796367594	13.422613608344443	2808598
2808682	EDA	3d serial tsv link for low-power chip-to-chip communication	2014	-5.575362260123407	13.9393857152433	2808709
2809180	EDA	single poly non-volatile memory cells for miniaturized sensors in 90nm cmos technology	2013	-6.461663605279405	14.09850648477622	2809207
2810111	EDA	independent gate sram based on asymmetric gate to source/drain overlap-underlap device finfet	2012	-6.378764672460075	13.93061567398251	2810138
2810345	EDA	a dual oxide cmos universal voltage converter for power management in multi-vdd socs	2008	-6.896601551952597	13.230176790504368	2810372
2810501	EDA	leakage-and crosstalk-aware bus encoding for total power reduction	2004	-6.7618197020062025	13.514680702294342	2810528
2810867	Arch	analysis of a memristor based 1t1m crossbar architecture	2011	-6.392646881650815	13.501031125257752	2810894
2811655	Arch	a pcm-based tcam cell using ndr	2013	-6.6666470305078445	13.890520824630206	2811682
2811734	EDA	multi-threshold asynchronous circuit design for ultra-low power	2008	-7.0037459515782325	13.732221556221347	2811761
2811809	EDA	a metastability-immune error-resilient flip-flop for near-threshold variation-tolerant designs	2017	-5.72139092255274	13.702255086803007	2811836
2812554	EDA	noise-tolerant xor-based conditional keeper for high fan-in dynamic circuits	2005	-6.8322249536452535	13.790945167745507	2812581
2813395	EDA	single-ended 9t sram cell for near-threshold voltage operation with enhanced read performance in 22-nm finfet technology	2015	-6.5511303186967424	14.021433484657452	2813422
2813467	EDA	design techniques for eeproms embedded in portable systems on chips	2003	-6.1670293618281695	13.934870414648232	2813494
2814674	Arch	high-speed reduced stack dual lock circuits	2004	-6.897588454360919	13.408296087303507	2814701
2815433	EDA	sub-row sleep transistor insertion for concurrent clock-gating and power-gating	2011	-6.323912817486888	13.2545441624643	2815460
2815613	EDA	glitch-free design for multi-threshold cmos ncl circuits	2009	-7.146504565032798	13.594874341989145	2815640
2815967	EDA	design of a novel quantum-dot cellular automata field programmable gate array	2012	-5.952193244501268	13.292671206279069	2815994
2816220	EDA	novel asynchronous adders	2011	-6.879542392978692	13.763863032657714	2816247
2816757	EDA	caci: dynamic current analysis towards robust recycled chip identification	2014	-5.4212569390126015	14.011146411610913	2816784
2816860	Robotics	using gidl mechanism for low-power consumption and data retention time improvement in a double-gate nanowire tft 1t-dram with fin-gate and pillar-body structure	2015	-6.508745089108093	14.123023775962515	2816887
2817414	EDA	guest editorial: ieee transactions on emerging topics in computing special issue on design & technology of integrated systems in deep submicron era	2018	-5.807131265445473	13.843840150127642	2817441
2817863	Arch	an area efficient on-chip static ir drop detector/evaluator	2009	-6.187057862929069	13.749760037788056	2817890
2818101	EDA	low leakage and highly noise immune finfet-based wide fan-in dynamic logic design	2015	-6.765729469775769	13.674196778571934	2818128
2818339	EDA	design and analysis of racetrack memory based on magnetic domain wall motion in nanowires	2014	-6.012415955349522	13.820059251649694	2818366
2819372	EDA	parasitics-aware design of symmetric and asymmetric gate-workfunction finfet srams	2014	-6.217344597103809	13.215384882459775	2819399
2819581	EDA	soft error rate reduction using redundancy addition and removal	2008	-5.392198561106831	13.484451599854474	2819608
2819697	EDA	logic synthesis for energy-efficient photonic integrated circuits	2018	-6.774010424538531	13.625593955812388	2819724
2819848	EDA	improving the security of dual rail logic in fpga using controlled placement and routing	2009	-5.433273954720029	14.530321883655493	2819875
2820096	EDA	industrial evaluation of transition fault testing for cost effective offline adaptive voltage scaling	2018	-5.698671087820588	13.293448339002635	2820123
2820562	EDA	a 5-20 ghz, low power fpga implemented by sige hbt bicmos technology	2003	-5.3591395158146735	13.503984369134672	2820589
2821184	Arch	analysis of nbti-induced snm degradation in power-gated sram cells	2010	-6.063180030979974	13.624872092503411	2821211
2821677	EDA	a conditional clocking flip-flop for low power h.264/mpeg-4 audio/visual codec lsi	2005	-6.994531743389613	13.651343077395813	2821704
2823011	EDA	a 27% active and 85% standby power reduction in dual-power-supply sram using bl power calculator and digitally controllable retention circuit	2013	-6.865815580550059	14.075842927740394	2823038
2823522	Arch	a nonvolatile associative memory-based context-driven search engine using 90 nm cmos/mtj-hybrid logic-in-memory architecture	2014	-6.581867770113066	14.036476568825591	2823549
2824468	Arch	speculative lookahead for energy-efficient microprocessors	2016	-5.800226035915793	13.932787361037176	2824495
2824667	Arch	analysis and optimization for dynamic read stability in 28nm sram bitcells	2015	-6.171880737562024	13.637525923428043	2824694
2824675	Arch	12.7-times energy efficiency increase of 16-bit integer unit by power supply voltage (vdd) scaling from 1.2v to 310mv enabled by contention-less flip-flops (clff) and separated vdd between flip-flops and combinational logics	2011	-6.936683327830894	13.916505840754006	2824702
2824765	Arch	low-leakage storage cells for ternary content addressable memories	2009	-6.391180844868559	13.993486932773619	2824792
2824928	EDA	layout dependent phenomena a new side-channel power model	2012	-5.856002817433477	14.277784519138176	2824955
2825353	EDA	minimizing ohmic loss and supply voltage variation using a novel distributed power supply network	2006	-6.0371701062672685	13.781496534800153	2825380
2825494	Arch	an adaptively dividable dual-port bitcam for virus-detection processors in mobile devices	2008	-6.632441962198584	14.88895189468612	2825521
2825675	EDA	embedding read-only memory in spin-transfer torque mram-based on-chip caches	2016	-6.5361729901647845	14.036853764982645	2825702
2825785	EDA	sram stability design comprehending 14nm finfet reliability	2015	-5.993425696026122	13.574059418058072	2825812
2826014	EDA	sleep-transistor based power-gating tradeoff analyses	2012	-6.46770323057621	13.57369919929588	2826041
2826305	Arch	technology exploration for adaptive power and frequency scaling in 90nm cmos	2004	-6.543940784998036	14.03094332037744	2826332
2826459	Mobile	a 128-bit chip identification generating scheme exploiting sram bitcells with failure rate of 4.45 Ã 10â19	2011	-5.966802796081676	14.61943273990883	2826486
2826593	EDA	low power and high performance clock delayed domino logic using saturated keeper	2006	-7.08608391767366	13.847170594458374	2826620
2826681	Security	clock glitch attacks in the presence of heating	2014	-5.366506376144863	15.097355972287069	2826708
2827316	Vision	a 3.1 gb/s, 8 kb, zero precharge, pipelined, highly stable 2-port 8t sram design in 65 nm	2013	-6.759990315285653	14.118517849433243	2827343
2828377	EDA	design and characterization of a qlut in a standard cmos process	2012	-6.762295801225138	13.25916971890965	2828404
2830516	EDA	a counter-based read circuit tolerant to process variation for 0.4-v operating stt-mram	2016	-6.654695238207707	14.058697540431847	2830543
2830618	EDA	new optimal design strategies and analysis of ultra-low leakage circuits for nano-scale soi technology	2003	-6.5188840992037775	13.644864638011494	2830645
2830869	EDA	experimental evaluation of physically unclonable functions in 65 nm cmos	2012	-5.877645534258613	14.787225988729006	2830896
2830878	EDA	stt mram-based pufs	2015	-5.442981315942449	14.992672296807722	2830905
2831015	EDA	power-aware soft error hardening via selective voltage scaling	2008	-5.7619495050093485	13.70100738414537	2831042
2831018	EDA	a low power-delay product page-based address bus coding method	2003	-6.708830762003258	13.840832717956227	2831045
2831797	Arch	comparative study on power gating techniques for lower power delay product, smaller power loss, faster wakeup time	2018	-6.557767696785018	13.809539841436456	2831824
2831855	EDA	a single-ended with dynamic feedback control 8t subthreshold sram cell	2016	-6.804401479857298	14.183913012137616	2831882
2832102	Arch	dvfs based on voltage dithering and clock scheduling for gals systems	2012	-5.977067150155423	14.014836654137845	2832129
2833101	Arch	efficient adaptive voltage scaling system through on-chip critical path emulation	2004	-6.056758083246387	13.70972229335521	2833128
2833134	EDA	high efficiency time redundant hardened latch for reliable circuit design	2013	-6.079986991101787	13.716274788166942	2833161
2834446	EDA	misleading energy and performance claims in sub/near threshold digital systems	2010	-5.3957816952480995	13.551979529960313	2834473
2835031	EDA	temperature and process variations aware power gating of functional units	2008	-5.872432350400324	13.832098576965173	2835058
2835206	EDA	improving the efficiency of puf-based key generation in fpgas using variation-aware placement	2016	-5.7199217492933725	15.102719188488328	2835233
2835571	EDA	analysis of retention time under multi-configuration on a dorga	2008	-5.300847270762113	13.774058279727829	2835598
2835721	EDA	minimizing energy of integer unit by higher voltage flip-flop: $v_{\rm ddmin}$-aware dual supply voltage technique	2013	-6.981698002144256	13.56550704234674	2835748
2836309	EDA	bti-aware sleep transistor sizing algorithm for reliable power gating designs	2014	-6.590885516727426	13.374071957718087	2836336
2836378	EDA	configurable memristive logic block for memristive-based fpga architectures	2017	-7.215025784873804	13.737314699143775	2836405
2836502	Arch	limits to performance spread tuning using adaptive voltage and body biasing	2005	-6.807839903809228	14.079021758137348	2836529
2836890	EDA	exploring high-speed low-power hybrid arithmetic units at scaled supply and adaptive clock-stretching	2008	-6.038445431660676	13.617507961206336	2836917
2837104	EDA	direct challenge ring oscillator puf (dc-ropuf) with novel response selection	2017	-5.677725614288896	14.905163000054545	2837131
2837515	EDA	optimizating emerging nonvolatile memories for dual-mode applications: data storage and key generator	2015	-5.613866995869992	15.078982601492346	2837542
2838086	EDA	a 40nm 256kb 6t sram with threshold power-gating, low-swing global read bit-line, and charge-sharing write with vtrip-tracking and negative source-line write-assists	2014	-6.851517679773825	14.144237332747036	2838113
2838199	Arch	a resistance drift compensation scheme to reduce mlc pcm raw ber by over $100\times $ for storage class memory applications	2017	-6.498387864086945	14.325310329925232	2838226
2839618	EDA	impact of process variations on multicore performance symmetry	2007	-5.42212699825795	13.868783385282734	2839645
2839687	EDA	design and implementation of a true random number generator based on digital circuit artifacts	2003	-5.678146420973509	14.544696395546488	2839714
2839971	EDA	a physical unclonable function based on a 2-transistor subthreshold voltage divider	2017	-6.185017676032763	14.773018944041267	2839998
2840196	Arch	adaptive refreshing and read voltage control scheme for fedram	2016	-6.432905205927992	14.156326341320828	2840223
2840381	EDA	optimal set of body bias voltages for an fpga with field-programmable v/sub th/ components	2006	-6.596663460848283	13.791833402617359	2840408
2840604	EDA	circuit to reduce gate induced drain leakage in cmos output buffers	2014	-6.4074126086766094	13.820524569702792	2840631
2841205	EDA	an adaptive frequency control method using thermal feedback for reconfigurable hardware applications	2006	-5.506419600598881	14.185344731732721	2841232
2841630	EDA	on predicting nbti-induced circuit aging by isolating leakage change	2013	-5.847962139633311	13.397268113659315	2841657
2841846	EDA	ultra-fine grain reconfigurability using cntfets	2007	-6.075526124621211	13.31372713635478	2841873
2842252	Embedded	energy-efficient associative memory based on neural cliques	2016	-6.6353463616315045	13.758435292930178	2842279
2842991	Arch	quality of a bit (qob): a new concept in dependable sram	2008	-5.438231752302425	13.295790668819661	2843018
2843374	EDA	in field, energy-performance tunable fpga architectures	2009	-5.941000083180603	13.94706838086313	2843401
2844045	Arch	exploiting process variations and programming sensitivity of phase change memory for reconfigurable physical unclonable functions	2014	-5.576543739048073	15.010115676966645	2844072
2844105	EDA	temperature-aware nbti modeling and the impact of standby leakage reduction techniques on circuit performance degradation	2011	-5.96597104130944	13.66856966859758	2844132
2845174	EDA	built-in self test design of power switch with clock-gated charge/discharge transistor	2014	-7.15113734337497	13.829838462906432	2845201
2845355	EDA	leakage current based stabilization scheme for robust sense-amplifier design for yield enhancement in nano-scale sram	2005	-5.998023448035016	13.6475440317668	2845382
2845925	Arch	a 40-nm 256-kb 0.6-v operation half-select resilient 8t sram with sequential writing technique enabling 367-mv vddmin reduction	2012	-6.748692838784961	14.173760983742163	2845952
2846855	EDA	a 3 ghz dual core processor arm cortex tm -a9 in 28 nm utbb fd-soi cmos with ultra-wide voltage range and energy efficiency optimization	2014	-6.705055937216313	14.097551020202234	2846882
2848584	EDA	low power nonvolatile sram circuit with integrated low voltage nanocrystal pmos flash	2010	-6.523877123595103	14.115699976023016	2848611
2848631	EDA	a storage cell reduction technique for ros design	1971	-6.427846945438282	13.349001856537454	2848658
2849032	EDA	thermal-aware test scheduling using on-chip temperature sensors	2011	-5.474345745320532	13.568258714145902	2849059
2849192	Arch	integrated test structures for reliability investigation under dynamic stimuli	2018	-6.096006094469539	13.301630439803855	2849219
2850293	EDA	statistical design of the 6t sram bit cell	2010	-6.2035392986136655	13.395873738148115	2850320
2850601	EDA	a robust, subthreshold 12t sram bitcell with bl leakage compensation and bit-interleaving capability	2018	-6.557305037482482	14.051463322871616	2850628
2850790	EDA	energy-efficient high-level synthesis for hdr architectures with clock gating	2012	-6.327034430478218	13.568800862339431	2850817
2851155	EDA	aging-aware design of microprocessor instruction pipelines	2014	-5.565806927972711	13.839000899340364	2851182
2852927	EDA	cmos implementation of threshold gates with hysteresis	2012	-7.013515593612485	13.260315985974538	2852954
2853262	EDA	direct cell-stability test techniques for an sram macro with asymmetric cell-bias-voltage modulation	2008	-6.745921662496513	13.917199030844102	2853289
2853336	EDA	low cost nbti degradation detection and masking approaches	2013	-5.65461230125721	13.300070165920165	2853363
2853890	EDA	low-power fpga using pre-defined dual-vdd/dual-vt fabrics	2004	-6.258067146102164	13.271527309651587	2853917
2855569	EDA	a 32nm 0.5v-supply dual-read 6t sram	2010	-6.623353182656528	14.153637050053964	2855596
2855598	EDA	performance analysis of dynamic threshold-voltage cntfet for high-speed multi-level voltage detector	2012	-6.572304242471554	13.822974398912544	2855625
2855619	Arch	effect of power optimizations on soft error rate	2003	-5.98716146944	13.454052029057033	2855646
2855659	EDA	reliable in-memory neuromorphic computing using spintronics	2019	-5.933535581283593	14.001060421383949	2855686
2855791	EDA	temperature aware microprocessor floorplanning considering application dependent power load	2007	-5.387441420044423	13.784249317844205	2855818
2857573	EDA	variation-aware static and dynamic writability analysis for voltage-scaled bit-interleaved 8-t srams	2011	-6.691120459914403	14.150042181311473	2857600
2857966	EDA	a 45nm soi compiled embedded dram with random cycle times down to 1.3ns	2010	-6.822474136170312	14.130461882304125	2857993
2858387	EDA	an fpga implementation of a timing-error tolerant discrete cosine transform (abstract only)	2015	-6.924567572061722	13.92887794247982	2858414
2859046	EDA	average 7t1r nonvolatile sram with r/w margin enhanced for low-power application	2018	-6.631926322715696	14.036030072707705	2859073
2860045	EDA	ultra-low-power sram design in high variability advanced cmos	2009	-6.2335336221859885	13.996734633021948	2860072
2860304	EDA	a better-than-worst-case circuit design methodology using timing-error speculation and frequency adaptation	2012	-5.527462802035936	13.622786601457353	2860331
2860307	Arch	row-by-row dynamic source-line voltage control (rrdsv) scheme for two orders of magnitude leakage current reduction of sub-1-v-vdd sram's	2005	-6.7238359344605385	14.202710699956171	2860334
2860370	Embedded	impact of technology scaling on digital subthreshold circuits	2008	-6.106992971196601	13.852672166435793	2860397
2860379	Arch	a robust alternate repeater technique for high performance busses in the multi-core era	2008	-6.8180275947555415	13.840724147998758	2860406
2860495	EDA	time-borrowing platform in the xilinx ultrascale+ family of fpgas and mpsocs	2016	-6.350184071541209	13.97811197019311	2860522
2860890	EDA	temperature-aware soc test scheduling considering inter-chip process variation	2010	-5.640727861157408	13.475341784441724	2860917
2862640	EDA	high-speed cmos switch designs for free-space optoelectronic min's	1998	-6.359921576320224	14.729990616673431	2862667
2863392	Arch	a 100-mhz 51.2-gb/s packet lookup engine lsi based on missmatch detection circuit combined with linked-list hash table	2015	-6.954495939715938	14.032614969283335	2863419
2863449	Mobile	novel boosted-voltage sensing scheme for variation-resilient stt-mram read	2016	-6.519465574962868	14.049807317028526	2863476
2864399	EDA	an efficient and low power one-lambda crosstalk avoidance code design for network on chips	2018	-5.441613224409534	13.890609543442483	2864426
2864544	Arch	stem: a scheme for two-phase evaluation of majority logic	2017	-7.001085010727129	13.772009625119463	2864571
2865705	EDA	impacts of nbti/pbti and contact resistance on power-gated sram with high-$\kappa$  metal-gate devices	2011	-6.12470889274066	13.826144626058214	2865732
2865852	EDA	clock network optimization with multibit flip-flop generation considering multicorner multimode timing constraint	2018	-6.6573879109464835	13.422361625942642	2865879
2865870	EDA	full-vdd and near-threshold performance of 8t finfet sram cells	2017	-6.684907557307656	14.008164434886913	2865897
2866386	EDA	a robust handshake for asynchronous system	2003	-6.8125943457620615	13.564629136459393	2866413
2866543	Arch	fine-grained power gating for leakage and short-circuit power reduction by using asynchronous-logic	2009	-6.65823809320569	13.902548993999314	2866570
2866632	EDA	tunnel fet current mode logic for dpa-resilient circuit designs	2017	-5.757602392183361	14.876921002751756	2866659
2866940	EDA	26.3 reconfigurable clock networks for random skew mitigation from subthreshold to nominal voltage	2017	-6.741888493317225	13.372596909788644	2866967
2867817	EDA	design methodologies for stt-mram (spin-torque transfer magnetic random access memory) sensing circuits	2010	-6.288312825460357	13.935300764140784	2867844
2868882	Arch	uls: a dual-vth/high-kappa nano-cmos universal level shifter for system-level power management	2008	-5.795975083289108	13.820308359434565	2868909
2869423	EDA	cpdi: cross-power-domain interface circuit design in monolithic 3d technology	2013	-6.192708102827719	13.70513009972001	2869450
2869608	EDA	low-noise embedded cam with reduced slew-rate match-lines and asynchronous search-lines	2005	-6.850128101138633	14.01252331079032	2869635
2869846	EDA	energy reduction by built-in body biasing with single supply voltage operation	2015	-6.638262257044965	13.911910374870756	2869873
2870389	EDA	an accurate model for soft error rate estimation considering dynamic voltage and frequency scaling effects	2011	-5.936976402609159	13.243244203387475	2870416
2870666	EDA	comparative soft error evaluation of layout cells in finfet technology	2014	-6.088287047699157	13.655716121092002	2870693
2870693	Mobile	survey of stt-mram cell design strategies: taxonomy and sense amplifier tradeoffs for resiliency	2017	-5.404401423547903	13.815260835522844	2870720
2870828	EDA	clock-logic domino circuits for high-speed and energy-efficient microprocessor pipelines	2007	-7.108089303613695	13.594044497513972	2870855
2871880	EDA	improving reliability of weak pufs via circuit techniques to enhance mismatch	2017	-5.767829873868674	14.830994062604127	2871907
2872140	Logic	radix-4 recoded multiplier on quantum-dot cellular automata	2009	-7.047230614305444	13.28317638833252	2872167
2872572	EDA	an improved feedthrough logic for low power circuit design	2012	-7.068758405406423	13.55002562645773	2872599
2872641	Arch	high-performance architecture for elliptic curve cryptography over binary field	2010	-7.218677908549557	14.986218976714644	2872668
2872723	EDA	gating techniques for 6t sram cell using different modes of finfet	2015	-6.654343169305048	13.962642075495188	2872750
2873157	EDA	the performance improvement of a photo card reader by the use of a high-integration chip solution with double fifo buffers	2005	-6.100082205111026	14.278069770441954	2873184
2874465	Security	a reconfigurable programmable logic block for a multi-style asynchronous fpga resistant to side-channel attacks	2008	-5.3613080115050975	14.920542932064155	2874492
2875239	EDA	effect of variations and variation tolerance in logic circuits	2011	-5.5559921110318555	13.4862961866898	2875266
2875768	EDA	determining the quality metrics for pufs and performance evaluation of two ro-pufs	2012	-5.497722121128031	15.079005065066776	2875795
2876089	EDA	comparative study of power-gating architectures for nonvolatile finfet-sram using spintronics-based retention technology	2015	-6.164990608113665	14.08191189366342	2876116
2876431	EDA	nbti aging on 32-bit adders in the downscaling planar fet technology nodes	2014	-5.906410192752179	13.619322945624287	2876458
2876475	EDA	soft error reduction through gate input dependent weighted sizing in combinational circuits	2011	-5.933214694939245	13.225462802631224	2876502
2877540	EDA	a low-overhead timing monitoring technique for variation-tolerant near-threshold digital integrated circuits	2018	-5.791984603007449	13.757326028969427	2877567
2877813	Embedded	power supply glitch induced faults on fpga: an in-depth analysis of the injection mechanism	2013	-5.553574562750414	13.400593434654152	2877840
2878934	EDA	time-encoded values for highly efficient stochastic circuits	2017	-7.112110884353519	13.705783898249715	2878961
2879333	EDA	low-power functionality enhanced computation architecture using spin-based devices	2011	-6.87892430482468	13.70276873393002	2879360
2879585	EDA	an energy-efficient near/sub-threshold fpga interconnect architecture using dynamic voltage scaling and power-gating	2016	-6.466279528677084	14.047861765621992	2879612
2879699	Arch	intrinsically reliable and lightweight physical obfuscated keys	2017	-5.6012620412808385	15.05807631240783	2879726
2880071	EDA	performance analysis of a memristive crossbar puf design	2015	-5.602170119040493	14.941624308611633	2880098
2880399	EDA	the design of low leakage sram cell with high snm	2011	-6.695941051523431	14.066141762093675	2880426
2880610	Arch	analysis of clocked timing elements for dynamic voltage scaling effects over process parameter variation	2001	-6.411580633685823	13.748816411499345	2880637
2880875	EDA	a yield and speed enhancement technique using reconfigurable devices against within-die variations on the nanometer regime	2006	-6.086274345753001	13.453645994350682	2880902
2882510	Arch	a low power, process invariant keeper for high speed dynamic logic circuits	2008	-6.850126702776139	13.985702442051956	2882537
2882561	EDA	reliable ultra-low-voltage low-power probabilistic-based noise-tolerant latch design	2013	-7.2163520747780945	13.707294342508881	2882588
2882972	Arch	sense amplifier power and delay characterization for operation under low-vdd and low-voltage clock swing	2009	-6.6876662855891285	13.639473843072693	2882999
2883748	EDA	reducing consuming clock power optimization of a 90 nm embedded processor core	2006	-6.471228331091886	13.43289118919854	2883775
2884624	Arch	comparative analysis of power yield improvement under process variation of sub-threshold flip-flops	2010	-6.635342963063099	13.65871278945685	2884651
2884695	EDA	dtmos based low power high speed interconnects for fpga	2009	-6.8721134306576275	13.735043995350152	2884722
2885002	EDA	monolithic 3d ic design: power, performance, and area impact at 7nm	2016	-6.251225049610487	13.59388039295142	2885029
2886103	EDA	aggressive voltage scaling through fast correction of multiple errors with seamless pipeline operation	2015	-5.782777999474909	13.612997928279665	2886130
2886331	EDA	a dual-mosfet equivalent resistor thermal sensor	2009	-5.587628039937388	13.58890268667617	2886358
2886381	EDA	edf scheduling using two-mode voltage-clock-scaling for hard real-time systems	2001	-5.764789112577028	13.8770978223235	2886408
2886785	Arch	4t gain-cell with internal-feedback for ultra-low retention power at scaled cmos nodes	2014	-6.394517685929464	14.158939977816589	2886812
2886861	EDA	exploration of associative power management with instruction governed operation for ultra-low power design	2016	-5.774201820702436	14.025122433356893	2886888
2887023	Arch	impact of scaling on the effectiveness of dynamic power reduction schemes	2002	-5.824587489511572	13.60590433839776	2887050
2887328	EDA	a new simulator based on multi core processor with improved sense amplifier	2015	-6.7049670568505535	13.787340381264286	2887355
2887829	EDA	energy-efficiency bounds for noise-tolerant dynamic circuits	2000	-6.842299147163464	13.473137946199026	2887856
2889269	EDA	monolithic graphene nanoribbon electronics for interconnect performance improvement	2009	-5.425709816784346	13.679432256971912	2889296
2889283	EDA	read disturbance and temperature variation aware spintronic memristor model	2016	-6.078085663491407	13.877947511283686	2889310
2889637	Arch	effect of measurement speed (Î¼s-800 ps) on the characterization of reliability behaviors for fdsoi nmosfets	2018	-6.05307026996108	13.552177830790047	2889664
2890099	EDA	a low-leakage dynamic multi-ported register file in 0.13mm cmos	2001	-6.543497451473429	13.95072468528974	2890126
2890748	Arch	2.4 gbps, 7 mw all-digital pvt-variation tolerant true random number generator for 45 nm cmos high-performance microprocessors	2012	-6.340835047869293	14.726289921584485	2890775
2890992	EDA	a 2-gb/s/ch data-dependent swing-limited on-chip signaling for single-ended global i/o in sdram	2017	-6.983239311507652	14.05202333490392	2891019
2891164	EDA	yield-driven near-threshold sram design	2007	-5.976147462722625	13.900626314851793	2891191
2891380	Mobile	a low-voltage bulk-drain-driven read scheme for sub-0.5 v 4 mb 65 nm logic-process compatible embedded resistive ram (reram) macro	2013	-6.6793101846185525	14.186579988570786	2891407
2891478	EDA	limits of bias based assist methods in nano-scale 6t sram	2010	-6.057805503234228	13.429419308933484	2891505
2891641	Arch	independently-controlled-gate finfet 6t sram cell design for leakage current reduction and enhanced read access speed	2014	-6.401115906176446	14.040538415486742	2891668
2891930	Mobile	a 0.2 v-1.8 v 8t sram with bit-interleaving capability	2014	-6.63181303381294	14.010113686548305	2891957
2892317	Arch	a 300 mv 10 mhz 4 kb 10t subthreshold sram for ultralow-power application	2012	-6.787295598113077	14.155875487752164	2892344
2892932	EDA	graphene tunneling fet and its applications in low-power circuit design	2010	-6.159323268832008	13.754542632796396	2892959
2893714	EDA	fincacti: architectural analysis and modeling of caches with deeply-scaled finfet devices	2014	-5.57135741942342	13.561061235404107	2893741
2895501	EDA	independent double-gate finfet sram technology	2011	-6.202308201503676	13.448708858766944	2895528
2896001	EDA	power consumption analysis in static cmos gates	2013	-6.343592614446503	13.515574822109524	2896028
2896688	EDA	14nm finfet based supply voltage boosting techniques for extreme low vmin operation	2015	-6.510220218697883	13.560570852434607	2896715
2897270	Embedded	reducing mlc flash memory retention errors through programming initial step only	2015	-6.429108242441026	14.010918837930108	2897297
2898755	EDA	a 1r/1w sram cell design to keep cell current and area saving against simultaneous read/write disturbed accesses	2007	-6.622374936583216	14.024756226608686	2898782
2898862	EDA	error prediction and detection methodologies for reliable circuit operation under nbti	2014	-5.3638359329475325	13.238471243508947	2898889
2899139	EDA	reliability enhancement using in-field monitoring and recovery for rf circuits	2014	-5.625204558661413	13.404027102642207	2899166
2899532	Robotics	aging effects in fpgas: an experimental analysis	2014	-5.702401751785273	13.489432876321432	2899559
2900452	EDA	variation-tolerant sensing circuit for ultralow-voltage operation of spin-torque transfer magnetic ram	2017	-6.43943594666892	14.043030796445706	2900479
2900543	Crypto	breaking through fixed puf block limitations with differential sequence coding and convolutional codes	2013	-5.7614927051312925	15.115048515088393	2900570
2900975	EDA	modeling symmetrical independent gate finfet using predictive technology model	2013	-6.666723578785303	13.594156019513466	2901002
2901515	Arch	ultra low voltage synthesizable memories: a trade-off discussion in 65 nm cmos	2016	-6.826266689764759	13.870192756771369	2901542
2903011	EDA	a 7nm finfet sram using euv lithography with dual write-driver-assist circuitry for low-voltage applications	2018	-6.672222584825146	13.612094724542512	2903038
2903383	EDA	a 130nm canary sram for sram dynamic write vmin tracking across voltage, frequency, and temperature variations	2015	-6.270309372823255	13.95566103161321	2903410
2903903	Arch	adaptive error correction in orthogonal latin square codes for low-power, resilient on-chip interconnection network	2013	-5.680586126471827	14.13651967089048	2903930
2904733	Arch	resistive computation: a critique	2014	-5.595253834658989	13.783854016527295	2904760
2904847	EDA	low-power clustering with minimum logic replication for coarse-grained, antifuse based fpgas	2006	-6.3823023969115695	13.216675693218356	2904874
2905021	Security	time-bounded authentication of fpgas	2011	-5.6197853589195335	15.037012498407137	2905048
2905207	Arch	minimizing critical access time for 3d data bus based on inserted bus switches and repeaters	2017	-6.884759574829628	13.268111922751196	2905234
2905791	Arch	the limit of dynamic voltage scaling and insomniac dynamic voltage scaling	2005	-5.94528299680058	14.002310423857601	2905818
2906471	EDA	a pair selection algorithm for robust ro-puf against environmental variations and aging	2015	-5.74201970189876	14.864256428934965	2906498
2906942	Arch	adaptive comparator bias-current control of 0.6 v input boost converter for reram program voltages in low power embedded applications	2016	-6.720421895486876	14.245596290023098	2906969
2907011	EDA	a 45nm 4gb 3-dimensional double-stacked multi-level nand flash memory with shared bitline structure	2008	-5.919569431438313	13.896658084029946	2907038
2907147	EDA	a configurable sram with constant-negative-level write buffer for low-voltage operation with 0.149Âµm2 cell in 32nm high-k metal-gate cmos	2010	-6.736700178682015	14.168595491846213	2907174
2907652	EDA	a methodology for the behavioral-level event-driven power management of digital receivers	2000	-5.995487305431638	13.273188518144268	2907679
2907754	EDA	hot-carrier and bti damage distinction for high performance digital application in 28nm fdsoi and 28nm lp cmos nodes	2016	-6.122750266778063	13.294443637104347	2907781
2908173	EDA	xor gates for low-energy and near-vth operation	2015	-6.925035794172218	13.465648396220436	2908200
2908563	Arch	simultaneous optimization of battery-aware voltage regulator scheduling with dynamic voltage and frequency scaling	2008	-6.799375835195517	13.260616855786507	2908590
2909828	EDA	subthreshold operation of caac-igzo fpga by overdriving of programmable routing switch and programmable power switch	2017	-6.68492439382274	14.17372792823417	2909855
2910977	EDA	making non-volatile nanomagnet logic non-volatile	2012	-6.099703540511347	14.13283050996217	2911004
2911132	EDA	multiple sleep mode leakage control for cache peripheral circuits in embedded processors	2008	-6.140943360826455	13.40057315212908	2911159
2911145	EDA	low-power field-programmable vlsi processor using dynamic circuits	2004	-7.056935866973325	13.702121065488464	2911172
2911181	EDA	compact model of magnetic tunnel junction with stochastic spin transfer torque switching for reliability analyses	2014	-6.123786657547434	13.702291623445456	2911208
2911963	EDA	towards systematic design of 3d pnml layouts	2015	-5.746550263810481	13.498712159322181	2911990
2912403	EDA	fine-grained power and body-bias control for near-threshold deep sub-micron cmos circuits	2011	-6.432911992520722	13.74721945010266	2912430
2912586	EDA	a scalable in-memory logic synthesis approach using memristor crossbar	2018	-7.042923180568127	13.892665598599708	2912613
2912861	EDA	the effects of logic partitioning in a majority logic based cmos-nano fpga	2009	-6.149944265200663	13.724553139220165	2912888
2914138	EDA	workload-aware static aging monitoring and mitigation of timing-critical flip-flops	2018	-5.315557632062356	13.712697376642911	2914165
2914155	EDA	implementation of ring-oscillators-based physical unclonable functions with independent bits in the response	2012	-5.5984474177767565	15.035961311943804	2914182
2914166	EDA	a bit-interleaved 2-port subthreshold 6t sram array with high write-ability and snm-free read in 90 nm	2011	-6.890566557661262	14.231825757906135	2914193
2914415	EDA	impact of voltage scaling on nanoscale sram reliability	2009	-5.921855526972308	13.707660341548774	2914442
2914421	EDA	modeling and design exploration of fbdram as on-chip memory	2012	-5.392297439411373	13.880258252007014	2914448
2914792	Arch	a spin hall effect-based multi-level cell for mram	2016	-6.5360252667833665	14.22794205341007	2914819
2914971	EDA	a 104.8tops/w one-shot time-based neuromorphic chip employing dynamic threshold error correction in 65nm	2018	-6.150373918836613	14.069363940122454	2914998
2915175	EDA	a high-throughput low-power aes cipher for network applications	2007	-6.915573922410914	14.969094732499835	2915202
2916241	Arch	transient voltage noise in charge-recycled power delivery networks for many-layer 3d-ic	2015	-6.273034688784338	13.534975047346474	2916268
2916298	EDA	employing circadian rhythms to enhance power and reliability	2013	-5.887181302014277	13.582989995267859	2916325
2916951	EDA	a low-noise, process-variation-tolerant double-gate finfet based sense amplifier	2011	-6.316593233616933	13.600337441276386	2916978
2916968	EDA	variation tolerant clsas for nanoscale bulk-cmos and finfet sram	2012	-6.5610342793335725	13.991056708819231	2916995
2920336	Arch	block-basis on-line bist architecture for embedded sram using wordline and bitcell voltage optimal control	2011	-5.857939053685612	13.625351298700574	2920363
2921537	EDA	robust via-programmable rom design based on 45nm process considering process variation and enhancement vmin and yield	2015	-6.932821589139937	14.120551442286986	2921564
2921680	EDA	power-aware resource management techniques for low-power embedded systems	2007	-6.061856267068619	14.022540111311017	2921707
2921859	Arch	on improving reliability of delay based physically unclonable functions under temperature variations	2011	-5.876439014790126	14.825539381077954	2921886
2921873	EDA	energy-efficient magnetic circuits based on nanoelectronic devices	2017	-6.718314027135728	13.81042797823628	2921900
2922117	EDA	novel ram cell designs based on inherent capabilities of quantum-dot cellular automata	2011	-7.173902513680396	13.298946935286958	2922144
2922215	EDA	asymmetric underlapped finfet based robust sram design at 7nm node	2015	-6.473350011515656	14.064323971978974	2922242
2922861	EDA	exploiting semiconductor properties for hardware trojans	2009	-5.336770192993403	13.363070847179143	2922888
2923803	EDA	an ultra-low-power/high-speed 9-bit adder design: analysis and comparison vs. technology from 130nm-lp to utbb fd-soi-28nm	2015	-6.598342887806063	13.754305405646164	2923830
2925176	EDA	performance enhancement of a time-delay puf design by utilizing integrated nanoscale reram devices	2017	-6.361976459907737	14.091847191252112	2925203
2925522	EDA	the design and implementation of a power efficient embedded sram	2007	-6.469968017454102	13.91382995928782	2925549
2925569	HCI	energy efficient low area error tolerant adder with higher accuracy	2014	-6.983302072222836	13.409760619413587	2925596
2925773	Arch	tdtb error detecting latches: timing violation sensitivity analysis and optimization	2015	-5.820102100469972	13.218625943611135	2925800
2926009	EDA	combining low-leakage techniques for fpga routing design	2005	-7.044852689771871	13.833116359592061	2926036
2926492	EDA	temperature-aware dynamic voltage scaling to improve energy efficiency of near-threshold computing	2017	-5.379915806200748	14.081521767269292	2926519
2926501	Security	zero bit-error-rate weak puf based on spin-transfer-torque mram memories	2017	-5.601755974186469	14.994759291311288	2926528
2926579	EDA	reducing the impact of process variability with prefetching and criticality-based resource allocation	2007	-5.589892567255784	13.699963343336375	2926606
2926843	Arch	constructing fast and energy efficient 1tnr based reram crossbar memory	2017	-6.177822388638291	14.22526868279268	2926870
2926858	Arch	memristor content addressable memory	2014	-7.048156019602119	13.780642764099882	2926885
2926876	EDA	a read-assist write-back voltage sense amplifier for low voltage-operated srams	2012	-6.292682394605206	13.860731187836851	2926903
2928450	EDA	pulsed-latch replacement using concurrent time borrowing and clock gating	2013	-6.4610519072088275	13.782893947650399	2928477
2929390	Arch	optimization of vdd and vth for low-power and high speed applications	2000	-6.754525142779652	13.375345709047973	2929417
2929392	EDA	measurement of a system-adaptive error-detection sequential circuit with subthreshold scl	2011	-6.569160105078639	14.006858425430256	2929419
2929552	EDA	mechanical strain and temperature aware design methodology for thin-film transistor based pseudo-cmos logic array	2018	-6.248600072055981	13.311390552332066	2929579
2930697	EDA	enhancing the efficiency of cluster voltage scaling technique for low-power application	2005	-6.712081647207148	13.274227670097225	2930724
2930774	EDA	a pipelined adc macro design for multiple applications	2001	-6.800578705095909	13.683042476707294	2930801
2930957	EDA	data-stationary controller for 32-bit application-specific risc	1993	-5.5931692250730185	13.607713796520553	2930984
2931416	Networks	a large $\sigma $v$_{\rm th}$/vdd tolerant zigzag 8t sram with area-efficient decoupled differential sensing and fast write-back scheme	2011	-6.797481075240767	14.151826622305336	2931443
2932448	EDA	a novel gate-level nbti delay degradation model with stacking effect	2007	-6.026272728228196	13.382283190339832	2932475
2933425	HPC	analysis of the effect of cell parameters on the maximum rram array size considering both read and write	2012	-6.418615366650736	13.598267246035345	2933452
2933575	EDA	nbti induced performance degradation in logic and memory circuits: how effectively can we approach a reliability solution?	2008	-5.914476584579844	13.477611615473172	2933602
2934550	EDA	evaluation of delay pufs on cmos 65 nm technology: asic vs fpga	2013	-5.74766682840057	14.955541448001108	2934577
2934840	EDA	compact one-transistor-n-rram array architecture for advanced cmos technology	2015	-5.9840067080151	13.99147912295687	2934867
2935058	Arch	design and analysis of two low-power sram cell structures	2009	-6.630576407020972	14.076258003321252	2935085
2936353	EDA	a high reliability puf using hot carrier injection based response reinforcement	2013	-5.7910771282394435	14.639600230842268	2936380
2936437	EDA	impact of inductive integrated voltage regulator on the power attack vulnerability of encryption engines: a simulation study	2014	-5.5833135504500095	15.071649457194981	2936464
2936656	Arch	a 0.2 v 32-kb 10t sram with 41 nw standby power for iot applications	2018	-6.760444600546876	14.182575017548823	2936683
2936732	EDA	a 4-transistor nmos-only logic-compatible gain-cell embedded dram with over 1.6-ms retention time at 700 mv in 28-nm fd-soi	2018	-6.346694811380598	14.144207867144587	2936759
2936785	Arch	write scheme for multiple complementary resistive switch (crs) cells	2014	-6.291064357866489	14.017314587456982	2936812
2937027	EDA	impact of random telegraph noise on cmos logic circuit reliability	2014	-5.487868273878611	13.314243865996136	2937054
2937388	EDA	addressing crosstalk issue in on-chip carbon nanotube interconnects using negative capacitance	2011	-5.323989157927297	13.243402044341545	2937415
2937509	EDA	robust sub-powered asynchronous logic	2014	-6.127432724137057	13.904032318611405	2937536
2937887	Arch	complementary structure of memristive devices based passive memory arrays	2011	-6.485941700704008	13.902862379066415	2937914
2939369	Arch	an energy-efficient true random number generator based on current starved ring oscillators	2017	-6.094223565313293	15.000768387470414	2939396
2940059	EDA	nonvolatile magnetic flip-flop for standby-power-free socs	2008	-6.196604536554741	13.702492775392132	2940086
2940134	EDA	ultra low power dual-gate 6t and 8t stack forced cnfet sram cells	2013	-6.602938709584862	14.071122706212163	2940161
2940305	Arch	analysis and reduction of sram puf bit error rate	2017	-6.4617707828069495	13.899049496325835	2940332
2940823	EDA	area-efficient one-cycle correction scheme for timing errors in flip-flop based pipelines	2016	-6.173376657290971	13.82816950089066	2940850
2941512	Arch	stable and secure delay-based physical unclonable functions using device aging	2015	-5.6974115650540575	14.95313036873076	2941539
2943083	EDA	hardware reliability margining for the dark silicon era	2016	-5.521746334172579	13.504121687863774	2943110
2943758	EDA	a 0.2v 2.3pj/cycle 28db output snr hybrid markov random field probabilistic-based circuit for noise immunity and energy efficiency	2017	-7.16152726238363	13.622926273022873	2943785
2943868	EDA	"""cash: a novel """"clock as shield"""" design methodology for noise immune precharge-evaluate logic"""	2001	-6.474795174372268	13.475707487070908	2943895
2944124	EDA	a graded-channel mos (gcmos) vlsi technology for low power dsp applications	1996	-7.038955261083848	13.907195674480937	2944151
2944275	EDA	a thermally-aware methodology for design-specific optimization of supply and threshold voltages in nanometer scale ics	2005	-5.600944381374993	13.230663344883904	2944302
2944350	EDA	concurrent error detection for involutional functions with applications in fault-tolerant cryptographic hardware design	2006	-5.418465815233748	15.019476347365039	2944377
2944980	Arch	multi-port finfet sram design	2013	-6.414657026685952	14.093664201446163	2945007
2945063	EDA	a novel and improved design of a ternary cntfet-based cell	2013	-6.743934288392111	13.46443635717562	2945090
2945826	EDA	reducing the power consumption in networks-on-chip through data coding schemes	2007	-6.458197922320131	13.443754414420026	2945853
2945869	EDA	coupled thermo-fluidic simulation for design space exploration of microchannels in liquid-cooled 3d ics	2016	-5.3175188598513214	13.559456022449933	2945896
2946487	EDA	flexible and reconfigurable mismatch-tolerant serial clock distribution networks	2012	-6.532907357178027	13.413235799340146	2946514
2946592	Logic	a novel separated pre-discharging sense amplifier for stt-mram	2016	-6.6942532488412665	14.072083598652878	2946619
2946656	EDA	stack sizing analysis and optimization for finfet logic cells and circuits operating in the sub/near-threshold regime	2014	-6.486097165737759	13.489900037201094	2946683
2946946	EDA	a novel adder cell for ultra low voltage, ultra low power networks in nanoscale vlsi circuits	2011	-6.949507254437938	13.507372674366655	2946973
2947656	Arch	process variation immune and energy aware sense amplifiers for resistive non-volatile memories	2017	-6.441362740591752	14.207416680022366	2947683
2947774	EDA	an effective power mode transition technique in mtcmos circuits	2005	-6.950209162838775	13.46980792460729	2947801
2949208	EDA	a non-volatile multi-level memory cell using molecular-gated nanowire transistors	2006	-6.111014991396525	13.723363689397118	2949235
2949220	EDA	modular design of testable reversible alu by qca multiplexer with increase in programmability	2014	-6.662353205475442	13.210754967378659	2949247
2950361	EDA	performance analysis and technology of 3-d ics	2000	-5.59514233269163	13.703142477602876	2950388
2950965	EDA	stack effect and logic restructuring on high fan-in finfets logic gates	2016	-6.767750417603105	13.564693645739546	2950992
2951117	EDA	fault tolerant implementations of delay-based physically unclonable functions on fpga	2016	-5.296288060945628	14.940085170149032	2951144
2951233	EDA	subthreshold logical effort: a systematic framework for optimal subthreshold device sizing	2006	-6.516457079394575	13.458917803858233	2951260
2951251	Arch	a comprehensive comparison of superior triple-threshold-voltage 7-transistor, 8-transistor, and 9-transistor sram cells	2014	-6.39140175480145	14.150880997756559	2951278
2951501	EDA	gate delay modeling for static timing analysis of body-biased circuits	2012	-6.728139491458872	13.211058357344614	2951528
2952607	Arch	tv-puf : a fast lightweight aging-resistant threshold voltage puf	2016	-5.708178520183543	14.99418403018853	2952634
2953214	EDA	asic implementation of a hardware-embedded physical unclonable function	2014	-5.539051083402077	14.978540011230507	2953241
2953426	Visualization	multiple-bit-upset and single-bit-upset resilient 8t sram bitcell layout with divided wordline structure	2011	-6.67083602945895	14.111635215878325	2953453
2953447	EDA	an improved sram cell design for tolerating radiation-induced single-event effects	2007	-6.1214796893214025	13.696048850987234	2953474
2953753	EDA	a 7t sram bit-cell for low-power embedded memories	2011	-6.646357104754852	14.135719552881264	2953780
2954109	HPC	optimization of master-slave flip-flops for high-performance applications	2006	-6.178193070029977	13.24588119477726	2954136
2954600	EDA	critical path monitor enabled dynamic voltage scaling for graceful degradation in sub-threshold designs	2014	-5.842972468397927	13.838316087776315	2954627
2955312	EDA	heterogeneous energy-sparing reconfigurable logic: spin-based storage and cnfet-based multiplexing	2017	-6.454873903636101	13.953952229734698	2955339
2956252	EDA	energy efficient swing signal generation circuits for clock distribution networks	2009	-6.835435280906856	13.906262511621545	2956279
2956683	Arch	stt-mtj-based trng with on-the-fly temperature/current variation compensation	2016	-5.749051866988026	14.947527593407507	2956710
2957286	Security	on a new way to read data from memory	2002	-5.3176907991082905	14.907099215335784	2957313
2957832	EDA	optimization of the pll based trng design using the genetic algorithm	2017	-5.929581818484043	14.97088369660048	2957859
2958921	EDA	puf-based fuzzy authentication without error correcting codes	2017	-5.310248699627109	15.089669723686617	2958948
2959229	EDA	optimization of periphery circuits in a 1k-bit pcram chip for highly reliable write and read operations	2014	-6.478370909739852	13.821845072776973	2959256
2959511	Arch	switch block architecture for multi-context fpgas using hybrid multiple-valued/binary context switching signals	2006	-6.480056735490741	13.72243894744473	2959538
2959776	EDA	two-level logic synthesis for low power based on new model of power dissipation	2007	-6.4364199412601195	13.234160204253206	2959803
2959993	EDA	a robust level-shifter design for adaptive voltage scaling	2008	-5.8761619240201695	13.845864848639236	2960020
2960911	Visualization	high-performance and low-power conditional discharge flip-flop	2004	-6.934497812990407	13.832315696197776	2960938
2961111	EDA	online measurement of degradation due to bias temperature instability in srams	2016	-5.775857460265293	13.582953170125412	2961138
2962935	EDA	an eda-friendly protection scheme against side-channel attacks	2013	-5.3056072545451896	15.066367833102484	2962962
2963137	EDA	elimination of half select disturb in 8t-sram by local injected electron asymmetric pass gate transistor	2010	-6.5167706572583874	14.107251111460199	2963164
2966076	Arch	a power-efficient 32 bit arm processor using timing-error detection and correction for transient-error tolerance and adaptation to pvt variation	2011	-5.915264429632568	13.931859197147329	2966103
2966396	EDA	design investigation of nanoelectronic circuits using crossbar-based nanoarchitectures	2013	-6.814376384196173	13.529083969284567	2966423
2966755	EDA	an analytical model for the upper bound on temperature differences on a chip	2008	-5.385264962404783	13.536811544407062	2966782
2966859	EDA	low-cost scratchpad memory organizations using heterogeneous cell sizes for low-voltage operations	2014	-5.7931536777049235	14.244866381821229	2966886
2967463	EDA	dedicated technology threshold voltage tuning for 6t sram beyond n7	2017	-5.7108928538862145	13.714917700655706	2967490
2967987	EDA	magnetic look-up table (mlut) featuring radiation hardness, high performance and low power	2011	-6.806415195209977	13.77261397528928	2968014
2968818	EDA	low-power asynchronous ncl pipelines with fine-grain power gating and early sleep	2014	-6.825666278178789	13.608339948850926	2968845
2968866	EDA	performance of cmos and floating-gate full-adders circuits at subthreshold power supply	2007	-7.0353174329901735	13.888456149072685	2968893
2968969	EDA	a novel soft error tolerant fpga architecture	2016	-5.354372804768071	13.789404139447687	2968996
2969171	EDA	design of combinational and sequential circuits using novel feedthrough logic	2012	-7.099128913896282	13.706956752725574	2969198
2969620	EDA	representative critical reliability paths for low-cost and accurate on-chip aging evaluation	2012	-5.335910773813311	13.402998418412821	2969647
2970305	EDA	a testable random bit generator based on a high resolution phase noise detection	2007	-5.661561078644406	15.118601029823818	2970332
2970684	EDA	novel low-overhead operand isolation techniques for low-power datapath synthesis	2005	-6.3262760156208255	13.749049683206625	2970711
2970749	EDA	low power circuit techniques for optimizing power in high speed srams	2016	-6.824825643598759	13.916666513285609	2970776
2971059	EDA	a general cost-effective design structure for probabilistic-based noise-tolerant logic functions in nanometer cmos technology	2013	-7.078875507706148	13.504527220592802	2971086
2971591	EDA	high performance low power array multiplier using temporal tiling	1999	-7.211737030849545	13.478151482542524	2971618
2971659	Arch	threshold read method for multi-bit memristive crossbar memory	2011	-6.6138390557843625	13.860312941716193	2971686
2971672	EDA	adiabatic cmos: limits of reversible energy recovery and first steps for design automation	2014	-6.248761371646928	13.577928746843126	2971699
2971763	EDA	cmos-compatible ternary device platform for physical synthesis of multi-valued logic circuits	2017	-6.971686344596968	13.340633750579645	2971790
2972616	EDA	sub-threshold charge recovery circuits	2010	-6.199318601676634	13.66648139753149	2972643
2972676	EDA	3-d thermal simulation with dynamic power profiles	2008	-6.025521214919407	13.401671952223055	2972703
2972877	Arch	energy recovering static memory	2002	-6.924336644647127	13.900386323924296	2972904
2973640	Arch	post silicon power/performance optimization in the presence of process variations using individual well-adaptive body biasing	2004	-6.104636991540911	13.20467837423818	2973667
2974013	Arch	a 32-mb spram with 2t1r memory cell, localized bi-directional write driver and `1'/`0' dual-array equalized reference scheme	2010	-6.631440015125353	14.132613905423176	2974040
2974094	EDA	ultra low-leakage power strategies for sub-1 v vlsi: novel circuit styles and design methodologies for partially depleted silicon-on-insulator (pd-soi) cmos technology	2003	-6.856028003516728	13.732740745047447	2974121
2974650	EDA	a worst-case-aware design methodology for noise-tolerant oscillator-based true random number generator with stochastic behavior modeling	2013	-5.915048597393542	14.726091096592775	2974677
2974857	EDA	oxide based resistive ram: on/off resistance analysis versus circuit variability	2014	-5.9637712079229335	13.417461191888034	2974884
2975125	EDA	sd-puf: spliced digital physical unclonable function	2018	-5.4338666121022365	15.07376387902057	2975152
2975971	EDA	logic design considerations for 0.5-volt cmos	2001	-5.951667526174907	13.579565797194054	2975998
2976768	Arch	a self-biased charge-transfer sense amplifier	2007	-6.753161215165491	14.013571100303517	2976795
2977801	Arch	establishing read operation bias schemes for 3-d pillar structure flash memory devices to overcome paired cell interference (pci)	2008	-6.148735129243827	13.954399096678689	2977828
2977810	EDA	challenges in sleep transistor design and implementation in low-power designs	2006	-5.935002241311516	13.897764638778114	2977837
2978482	Arch	interconnect and thermal-aware floorplanning for 3d microprocessors	2006	-5.9469870696737175	13.436881468131638	2978509
2978701	EDA	single event double-upset fully immune and transient pulse filterable latch design for nanoscale cmos	2017	-6.160818552338783	13.722991626392226	2978728
2979249	EDA	leakageâdelay tradeoff in finfet logic circuits: a comparative analysis with bulk technology	2010	-6.51630843275188	13.75467661665424	2979276
2979547	EDA	technology mapping flow for emerging reconfigurable silicon nanowire transistors	2018	-6.433490315375928	13.306175146925485	2979574
2980324	EDA	constant power consumption design of novel differential logic gate for immunity against differential power analysis	2019	-5.590040773386419	15.075841470351856	2980351
2980360	Arch	nodal thermal analysis for multi-vt soffet based subthreshold circuits	2017	-5.84275513539234	13.84351771117099	2980387
2980820	EDA	a 4.3 gb/s mobile memory interface with power-efficient bandwidth scaling	2010	-7.0775630628625095	13.925433070499949	2980847
2980896	Visualization	single-event-upset tolerant rs flip-flop with small area	2010	-6.1749153544959245	13.488118688965738	2980923
2981351	EDA	sleepy keeper: a new approach to low-leakage power vlsi design	2006	-6.380531303813032	13.805033145447874	2981378
2981402	EDA	energy efficient magnetic tunnel junction based hybrid lsi using multi-threshold utbb-fd-soi device	2017	-6.613991965095424	13.974182164539261	2981429
2982156	Arch	a charge recovery logic system bus	2017	-6.846713317442801	14.078339713389688	2982183
2983040	EDA	a transmission gate physical unclonable function and on-chip voltage-to-digital conversion technique	2013	-5.74073882871259	14.873983659511307	2983067
2983265	HPC	a low-power dependable berger code for fully asymmetric communication	2008	-5.588194336528739	13.591941848848085	2983292
2984074	EDA	high speed low power composite field sbox	2010	-7.012067420387071	14.818584620685911	2984101
2984629	EDA	design of peripheral circuits for the implementation of memory array using data-aware (da) sram cell in 65 nm cmos technology for low power consumption	2016	-5.552624992553797	13.464733006380401	2984656
2984795	EDA	a tool flow for predicting system level timing failures due to interconnect reliability degradation	2008	-5.354119259629021	13.322645580601597	2984822
2985371	EDA	improving performance of fpga-based sr-latch puf using transient effect ring oscillator and programmable delay lines	2018	-5.957441111906292	14.960623919174555	2985398
2985429	EDA	3-gb/s high-speed true random number generator using common-mode operating comparator and sampling uncertainty of d flip-flop	2017	-6.057161010929785	15.03888517642433	2985456
2985496	EDA	write current self-configuration scheme for mram yield improvement	2013	-6.054416504483562	13.492605886468	2985523
2985890	EDA	crpuf: a modeling-resistant delay puf based on cylindrical reconvergence	2018	-5.594732069555434	15.00008153484167	2985917
2986257	EDA	analyzing energy-delay behavior in room temperature single electron transistors	2010	-6.389515671265235	13.787499266557068	2986284
2986935	EDA	double edge triggered feedback flip-flop in sub 100nm technology	2006	-6.687709492732817	13.604305530079815	2986962
2986941	EDA	low power and high performance sram design using bank-based selective forward body bias	2009	-6.083517817083557	14.120623371691881	2986968
2987456	Arch	variation-driven device sizing for minimum energy sub-threshold circuits	2006	-5.922894961652143	13.502494331779065	2987483
2987656	EDA	inserting active delay elements to achieve wave pipelining	1989	-6.819664327162383	13.413348391880188	2987683
2988146	EDA	high-speed low-power logic gates using floating gates	2002	-6.596584871307464	13.89328392827029	2988173
2989043	EDA	low-power and compact np dynamic cmos adder with 16nm carbon nanotube transistors	2013	-6.809452199723528	13.772133104791793	2989070
2989780	EDA	low-power cmos synchronous counter with clock gating embedded into carry propagation	2009	-7.106122175910026	13.694759873234885	2989807
2990481	EDA	field programmable stateful logic array	2011	-5.584096538898955	13.487435097863667	2990508
2990926	EDA	modeling and design optimization of reram	2015	-5.4676206300152606	13.489761922379206	2990953
2991214	Arch	error resilient logic circuits under dynamic variations	2013	-5.872632873831978	13.462849417814365	2991241
2992164	EDA	a semiempirical model for wakeup time estimation in power-gated logic clusters	2012	-6.433305362718491	13.324660082809382	2992191
2992539	Arch	low-power design methodology for an on-chip bus with adaptive bandwidth capability	2003	-6.816378694653131	13.804268667816494	2992566
2993223	EDA	novel self-convergent scheme logic-process-based multilevel/analog eeprom memory	2005	-6.585559891046804	13.869829513246625	2993250
2993256	EDA	robust low power design in nano-cmos technologies	2010	-5.793357282888158	13.524116753459925	2993283
2993349	EDA	decoupling capacitor design strategy for minimizing supply noise of ultra low voltage circuits	2012	-6.624458921485759	13.80935875454158	2993376
2993370	Arch	design and application of multimodal power gating structures	2009	-6.294207262881388	13.726143468859625	2993397
2993798	Arch	statistical sizing of an esram dummy bitline driver for read margin improvement in the presence of variability aspects	2008	-6.367358211434637	13.622733181787002	2993825
2994375	EDA	optimization and predication of leakage current characteristics in wide domino or gates under pvt variation	2010	-6.580408605805773	13.705262602016676	2994402
2995196	EDA	self-timed sram for energy harvesting systems	2010	-6.428630609296969	13.68854355899548	2995223
2995444	EDA	a 9t subthreshold sram bitcell with data-independent bitline leakage for improved bitline swing and variation tolerance	2010	-6.679070596054895	14.111760221452085	2995471
2995453	EDA	generating power-hungry test programs for power-aware validation of pipelined processors	2010	-6.083869072094921	13.488040870229346	2995480
2996235	EDA	design of a branch-based carry-select adder ip portable in 0.25 Âµm bulk and silicon-on-insulator cmos technologies	2001	-6.808427160328015	13.799641202030369	2996262
2996437	EDA	on enhancing power benefits in 3d ics: block folding and bonding styles perspective	2014	-5.472659289567949	13.469709043243606	2996464
2998431	EDA	sub-threshold sram design in 14 nm finfet technology with improved access time and leakage power	2015	-6.698661447732303	14.104226164165047	2998458
2998580	EDA	reducing sram power using fine-grained wordline pulsewidth control	2010	-6.669702818394897	14.05146071601964	2998607
2999615	EDA	an ultra-low-power true single-phase clocking flip-flop with improved hold time variation using logic structure reduction scheme	2018	-7.148150255797124	13.657908094592733	2999642
2999623	Arch	a novel back-biasing low-leakage technique for finfet forced stacks	2011	-6.701564987895168	13.339511007392636	2999650
3000220	Arch	"""correction to """"a power-efficient 32 bit arm processor using timing-error detection and correction for transient-error tolerance and adaptation to pvt variation"""""""	2011	-5.89893795009104	13.928037454492376	3000247
3000295	EDA	level-shifter free design of low power dual supply voltage cmos circuits using dual threshold voltages	2005	-6.943819388036383	13.628680084541724	3000322
3000305	Arch	sram leakage suppression by minimizing standby supply voltage	2004	-6.461063327682514	13.758282410072644	3000332
3000516	Arch	micropipeline-based asynchronous design methodology for robust system design using nanoscale crossbar	2008	-6.2089725173669565	13.518630987144213	3000543
3001627	Crypto	synthesis of standard functions and generic ex-or module using layered t gate	2017	-7.07055458587651	13.298483887637413	3001654
3001694	EDA	high-density and fast-configuration non-volatile look-up table based on nand-like spintronic memory	2018	-6.47174435319456	13.979077203095665	3001721
3002225	Arch	limit study of energy & delay benefits of component-specific routing	2012	-5.802816914048246	13.647503442815589	3002252
3002327	EDA	comparative study on srams for suppressing both oxide-tunneling leakage and subthreshold leakage in sub-70-nm leakage dominant vlsis	2007	-6.763835112474097	14.060338839498133	3002354
3002859	Arch	zero-bias true random number generator using lfsr-based scrambler	2017	-5.901518068471588	15.109130977909652	3002886
3003066	EDA	low-power 2p2n sram with column hidden refresh	2002	-6.534827423810878	13.741553968588569	3003093
3003894	EDA	integral impact of bti and voltage temperature variation on sram sense amplifier	2015	-6.092800644353559	13.728072644219274	3003921
3004305	EDA	circuit sizing and supply-voltage selection for low-power digital circuit design	2006	-6.217030814941142	13.40897603753461	3004332
3004377	Arch	adiabatic 5t sram	2011	-6.62085654731592	13.995331941420815	3004404
3005008	Arch	match-line division and control to reduce power dissipation in content addressable memory	2018	-6.894655586981453	14.142215741909599	3005035
3005179	EDA	a fine-grained technique of nbti-aware voltage scaling and body biasing for standard cell based designs	2011	-6.588128766071143	13.26896749788135	3005206
3005804	EDA	ground gated 8t sram cells with enhanced read and hold data stability	2013	-6.624550247287644	14.0349340623456	3005831
3005827	EDA	a low-power sense amplifier for adiabatic memory using memristor	2012	-6.67667580275175	13.754156369669278	3005854
3006293	EDA	mttf-aware design methodology of error prediction based adaptively voltage-scaled circuits	2018	-6.189096217057237	13.563248014034054	3006320
3006348	Arch	improving read performance via selective vpass reduction on high density 3d nand flash memory	2017	-5.89586628618237	14.07914971088264	3006375
3007071	EDA	prognosis of nbti aging using a machine learning scheme	2016	-5.540046697511838	13.36505806336525	3007098
3007122	EDA	on enhancing reliability of weak pufs via intelligent post-silicon accelerated aging	2018	-5.513529637675049	14.463500399645788	3007149
3007568	Crypto	modified conditional-precharge sense-amplifier-based flip-flop with improved speed	2007	-7.100682092271588	13.868842204160357	3007595
3007976	EDA	7.7 a 768gb 3b/cell 3d-floating-gate nand flash memory	2016	-6.129408330631968	13.841003230921373	3008003
3009141	Arch	a pseudo-weighted sensing scheme for memristor based cross-point memory	2013	-6.277695068476338	13.94931285161768	3009168
3009821	EDA	static average case power estimation technique for block ciphers	2010	-5.778849065247276	15.015768158660402	3009848
3010059	Arch	modeling and optimization of switching power dissipation in static cmos circuits	2008	-7.071575757528006	13.433678934610956	3010086
3010092	EDA	propagation delay variation due to process induced threshold voltage variation	2010	-6.2044798937359715	13.450077875440247	3010119
3010226	EDA	adaptive clock generation technique for variation-aware subthreshold logics	2012	-6.5567992629133	13.926695603606804	3010253
3010421	Vision	a new mode of operation for arbiter puf to improve uniqueness on fpga	2014	-5.877255235050549	15.035129766118967	3010448
3010624	EDA	ambient electronics and ultra-low power lsi design	2012	-5.79375158484376	13.878947248045858	3010651
3010753	EDA	vertically-stacked double-gate nanowire fets with controllable polarity: from devices to regular asics	2013	-5.650161515303121	13.520012878150835	3010780
3011421	Theory	high quality uniform random number generation through lut optimised linear recurrences	2005	-6.9251231797563575	15.064614625040146	3011448
3012129	EDA	a novel 6t sram cell with asymmetrically gate underlap engineered finfets for enhanced read data stability and write ability	2013	-6.66880484589652	14.100867161045551	3012156
3012410	EDA	adaptive power management for nanoscale soc design	2011	-5.601487384942256	13.85203884098614	3012437
3012553	EDA	an energy efficient half-static clock-gating d-type flip-flop	2007	-6.953603724058353	13.720651335046814	3012580
3012797	Arch	architecture, design and technology guidelines for crosspoint memories	2017	-5.885682376734144	13.958225687265545	3012824
3013065	Arch	gate-level mitigation techniques for neutron-induced soft error rate	2005	-5.98791548462321	13.598571115886694	3013092
3013208	EDA	a 250mv sub-threshold asynchronous 8051microcontroller with a novel 16t sram cell for improved reliability in 40nm cmos	2013	-6.969380633743238	14.211206270033749	3013235
3013801	EDA	power and substrate noise tolerance of configurable embedded memories in soc	2005	-6.18338485176981	13.42279257583942	3013828
3014454	EDA	leakage current starved domino logic	2006	-6.941301548867331	14.129995623655107	3014481
3014460	EDA	low-swing signaling for fpga power reduction (abstract only)	2016	-6.8032126280679295	13.225269649574553	3014487
3015652	HPC	cmos scaling in the 0.1-Âµm, 1.x-volt regime for high-performance applications	1995	-6.307556034136188	13.949817227705465	3015679
3015919	EDA	radiation-induced soft error analysis of srams in soi finfet technology: a device to circuit approach	2014	-6.025003462870681	13.662366031718864	3015946
3016408	EDA	current mode on-chip interconnect using level-encoded two-phase dual-rail encoding	2007	-7.183378032940802	13.846408793805134	3016435
3016613	Arch	220mv-900mv 794/584/754 gbps/w reconfigurable gf(24)2 aes/sms4/camellia symmetric-key cipher accelerator in 14nm tri-gate cmos	2018	-7.001114809759068	14.85935915962929	3016640
3016985	EDA	built-in self-test for bias temperature instability, hot-carrier injection, and gate oxide breakdown in embedded drams	2015	-6.012661760964253	13.824289292580247	3017012
3017998	Security	physical characterization of arbiter pufs	2014	-5.4547018374542935	15.047398721431598	3018025
3018256	EDA	d-puf: an intrinsically reconfigurable dram puf for device authentication in embedded systems	2016	-5.556970449035259	15.03593070053358	3018283
3018724	EDA	cost-effective power delivery to support per-core voltage domains for power-constrained processors	2012	-5.814877746136348	14.092563959212615	3018751
3018827	EDA	hybrid monolithic 3-d ic floorplanner	2018	-5.763538432642505	13.733184838123579	3018854
3018831	Arch	extending non-volatile operation to dram cells	2013	-6.275196716061902	14.016061856146793	3018858
3018939	Arch	dynamically adaptable pipeline for energy-efficient microarchitectures under wide voltage scaling	2018	-6.170068243830768	13.957617607318303	3018966
3020094	EDA	a burst-mode word-serial address-event link-i: transmitter design	2004	-6.321690443956872	13.983166991912215	3020121
3020500	EDA	enabling sram-pufs on xilinx fpgas	2014	-5.41835398706763	14.722832921315696	3020527
3020540	Arch	reconfigurable regenerator-based interconnect design for ultra-dynamic-voltage-scaling systems	2014	-5.7308357080121946	13.800359162608665	3020567
3020667	Arch	circuit-level approach to improve the temperature reliability of bi-stable pufs	2014	-5.739333208760088	14.86050169696792	3020694
3021559	EDA	empirical word-level analysis of arithmetic module architectures for hardware trojan susceptibility	2018	-5.3409383200681235	15.057278259603171	3021586
3021860	EDA	thermal-aware design techniques for nanometer cmos circuits	2008	-5.6548901955911415	13.455549850254815	3021887
3021962	EDA	a novel cmos full adder	2007	-7.177674874719442	13.535662932506387	3021989
3023304	EDA	scan-puf: puf elements selection methods for viable ic identification	2015	-5.415768966748666	14.79444635377712	3023331
3026621	EDA	physical design of 3d fpgas embedded with micro-channel-based fluidic cooling	2016	-6.026980023905683	13.361629041579956	3026648
3026705	EDA	low-power instruction bus encoding for embedded processors	2004	-6.231719116421959	13.611779716191016	3026732
3026869	EDA	analysis of electrostatic coupling in monolithic 3d integrated circuits and its impact on delay testing	2016	-5.588318688751521	13.265112700847814	3026896
3027788	EDA	formal derivation of optimal active shielding for low-power on-chip buses	2004	-6.973930714412957	13.421264250097703	3027815
3027921	EDA	hybrid polymorphic logic gate using 6 terminal magnetic domain wall motion device	2017	-5.868146494785023	14.786653667650334	3027948
3028668	EDA	design of efficient bcd adders in quantum-dot cellular automata	2017	-7.144893551607858	13.32329151284976	3028695
3028864	Arch	low power and reliable interconnection with self-corrected green coding scheme for network-on-chip	2008	-7.1673330763022705	14.218199493708632	3028891
3028907	Security	ground-up root-cause analysis guided low-overhead generic countermeasure for electro-magnetic side-channel attack	2018	-5.440052272071852	15.04203983750358	3028934
3030233	EDA	comparative bti reliability analysis of sram cell designs in nano-scale cmos technology	2011	-6.279986976936418	13.716034277220805	3030260
3032838	Arch	a 40 nm 0.32 v 3.5 mhz 11t single-ended bit-interleaving subthreshold sram with data-aware write-assist	2013	-6.816581491243402	14.170719261554149	3032865
3034267	EDA	an at-speed test technique for high-speed high-order adder by a 6.4-ghz 64-bit domino adder example	2012	-7.108733545866821	13.335422919771485	3034294
3034750	EDA	analog circuits for wireless communications	2000	-7.073896542321661	14.857571514108413	3034777
3034971	EDA	robust differential asynchronous nanoelectronic circuits	2009	-5.659325031519388	13.475480226770733	3034998
3035910	EDA	combining error masking and error detection plus recovery to combat soft errors in static cmos circuits	2005	-5.597457052073262	13.64368130446791	3035937
3036269	EDA	an efficient delay model for mos current-mode logic automated design and optimization	2010	-6.9047409742525065	13.231137208142492	3036296
3037808	Arch	a digital dynamic write margin sensor for low power read/write operations in 28nm sram	2014	-6.44414751753059	13.904243485089353	3037835
3038044	Arch	extending moore's law via computationally error tolerant computing.	2018	-5.462085720985553	14.010020549067269	3038071
3038688	Embedded	critical charge characterization in 6-t srams during read mode	2009	-5.907301915474182	13.392574761337311	3038715
3039287	EDA	thermal aware test scheduling for ntv circuit	2018	-5.893507758178935	13.338240393053516	3039314
3039397	Arch	write-operation frequency reduction for nonvoratile logic lsi with a short break-even time	2015	-6.8553007906928745	13.966456899816633	3039424
3039427	EDA	stt-mram memory cells with enhanced on/off ratio	2012	-6.4318750028738805	14.123889926611366	3039454
3039695	EDA	adaptive pseudo dual keeper for wide fan-in dynamic circuits	2011	-7.067647880948909	13.968752523137407	3039722
3040504	EDA	a multilevel memristor-cmos memory cell as a reram	2015	-6.629168123356748	13.865752561576347	3040531
3041730	EDA	using the reconfigurability of modern fpgas for highly efficient puf-based key generation	2015	-5.466930426298732	15.006867993442958	3041757
3041789	EDA	a scalable sub-1.2mw 300mhz-to-1.5ghz host-clock pll for system-on-chip in 32nm cmos	2011	-5.972087910761199	14.113361261089887	3041816
3041946	Arch	automatic insertion of gated clocks at register transfer level	1999	-6.690244896265456	13.317697666141026	3041973
3042996	Arch	error-tolerant bit generation techniques for use with a hardware-embedded path delay puf	2013	-5.664761949896921	14.973057411855335	3043023
3043863	EDA	multi-level memristive voltage divider: programming scheme trade-offs	2018	-7.1644363541924765	13.508630803991768	3043890
3043985	Mobile	energy-efficient voltage scheduling of peripheral components on wireless sensor nodes	2014	-5.6637372014277405	14.351596325541625	3044012
3044148	Logic	formal evaluation of the robustness of dual-rail logic against dpa attacks	2006	-5.487050113267058	14.722798413375287	3044175
3045702	EDA	design of 8t-nanowire ram array	2013	-6.0889514511569285	13.941602309384436	3045729
3046264	EDA	soft errors issues in low-power caches	2005	-5.336469992981715	14.025487976708874	3046291
3046773	EDA	energy-efficient single-layer qca logical circuits based on a novel xor gate	2018	-7.188898731615944	13.230233918905865	3046800
3046988	EDA	a multi-stage thermal management strategy for 3d multicores	2014	-6.46311273916939	13.295684230025742	3047015
3047128	EDA	process variation tolerant finfet based robust low power sram cell design at 32 nm technology	2011	-6.3110365820430125	13.53633304257622	3047155
3047289	EDA	a low voltage capacitor based current controlled sense amplifier for input offset compensation	2017	-6.83065209969001	14.135638714197533	3047316
3047373	EDA	opportunities for pmos read and write ports in low voltage dual-port 8t bit cell arrays	2010	-6.030287210368291	13.903685794829313	3047400
3048522	EDA	sleepy stack leakage reduction	2006	-6.358489592965969	13.969801931036544	3048549
3048652	HPC	novel low-voltage small-area i/o buffer for mixed-voltage application	2011	-6.868544551362526	13.950355686461911	3048679
3049134	Arch	razor: circuit-level correction of timing errors for low-power operation	2004	-5.785580306846222	13.360496760605564	3049161
3049821	EDA	state-preserving vs. non-state-preserving leakage control in caches	2004	-5.910056580852042	13.743211905606787	3049848
3052266	Mobile	a new event-driven dynamic vision sensor based physical unclonable function for camera authentication in reactive monitoring system	2016	-5.618658298155056	15.011404813146891	3052293
3052682	EDA	impact of switching activity on the energy minimum voltage for 65 nm sub-vt cmos	2011	-6.663993211626573	13.680452914289756	3052709
3053875	EDA	time-differential sense amplifier for sub-80mv bitline voltage embedded stt-mram in 40nm cmos	2013	-6.447487950009701	14.058476431046461	3053902
3054755	EDA	critical-path aware power consumption optimization methodology (capcom) using mixed-vth cells for low-power soc designs	2014	-6.9181768338051395	13.70050517356019	3054782
3054938	Metrics	scaling challenges of nand flash memory and hybrid memory system with storage class memory & nand flash memory	2013	-6.173693284841454	14.223531157389965	3054965
3055045	EDA	difficulty of power supply voltage scaling in large scale subthreshold logic circuits	2010	-6.692811363528002	13.66185924856248	3055072
3056302	EDA	a novel scheme to reset through clock	2013	-7.22653674726841	13.74607766040048	3056329
3056501	Arch	a 40-nm resilient cache memory for dynamic variation tolerance with bit-enhancing memory and on-chip diagnosis structures delivering Ã91 failure rate improvement	2014	-5.921171765719824	14.025687824008678	3056528
3057058	EDA	embedded mram for high-speed computing	2011	-5.478711334605608	13.860797418164465	3057085
3057217	Crypto	online reliability testing for puf key derivation	2016	-5.633484678639798	15.114766356255881	3057244
3057305	EDA	on random dynamic voltage scaling for internet-of-things: a game-theoretic approach	2018	-5.544811286106646	15.097075456390298	3057332
3058549	EDA	use of arbiter physical unclonable function to solve identification problem of digital devices	2015	-5.303962118122947	14.956688485991368	3058576
3058865	EDA	lightweight trng based on multiphase timing of bistables	2016	-5.968466397776224	14.838864409034949	3058892
3060131	Embedded	analysis and performance evaluation of area-efficient true random bit generators on fpgas	2008	-6.189954149264815	14.883625089726653	3060158
3060813	Arch	extended exploration of low granularity back biasing control in 28nm utbb fd-soi technology	2016	-6.701634803181579	13.919091587926705	3060840
3060855	EDA	multiple-valued sram with fg-mosfets	2006	-7.183172861210452	13.354962010171338	3060882
3061137	EDA	characterization of a novel low leakage power and area efficient 7t sram cell	2016	-6.630276536380809	14.063185595908296	3061164
3061571	EDA	godson-3b1500: a 32nm 1.35ghz 40w 172.8gflops 8-core processor	2013	-5.928415810574617	14.068432537162224	3061598
3061612	EDA	performance of submicron cmos devices and gates with substrate biasing	2000	-6.527549247700646	13.773074562699016	3061639
3061969	Arch	an asymmetric sram cell to lower gate leakage	2004	-6.486865111745008	14.030043705546765	3061996
3062017	EDA	read-out schemes for a cntfet-based crossbar memory	2010	-6.580516724429832	13.909254035959101	3062044
3062320	EDA	a study on the programming structures for rram-based fpga architectures	2016	-6.124601633099978	14.046518069726824	3062347
3062476	EDA	an 8mhz 75Âµa/mhz zero-leakage non-volatile logic-based cortex-m0 mcu soc exhibiting 100% digital state retention at vdd=0v with <400ns wakeup and sleep transitions	2013	-6.079707391512351	14.074784413374955	3062503
3062696	Visualization	a reliable 1t1c feram using a thermal history tracking 2t2c dual reference level technique for a smart card application chip	2007	-6.795726855572879	14.253259974169184	3062723
3063944	EDA	crosstalk based fine-grained reconfiguration techniques for polymorphic circuits	2018	-5.77354857306824	13.299699037529235	3063971
3064472	EDA	standby leakage current estimation model for multi threshold cmos inverter circuit in deep submicron technology	2015	-6.784050961726287	13.713351525897908	3064499
3064616	EDA	sacta: a self-adjusting clock tree architecture for adapting to thermal-induced delay variation	2010	-5.897956827341687	13.651986751399301	3064643
3064733	EDA	design considerations for variation tolerant multilevel cmos/nano memristor memory	2010	-6.066467324835743	13.817674564010293	3064760
3065072	HPC	a new dram architecture and its control method for the system power consumption	2014	-6.487369924185885	14.312889623264885	3065099
3065269	EDA	constant power reconfigurable computing	2011	-5.908469586531585	14.924209565949619	3065296
3066071	EDA	realizing reversible computing in qca framework resulting in efficient design of testable alu	2014	-6.147192147719606	13.283534224564027	3066098
3066167	EDA	on potential design impacts of electromigration awareness	2013	-6.015570981565354	13.508762707338333	3066194
3066403	EDA	two-step state transition minimization for lifetime and performance improvement on mlc stt-ram	2016	-6.447290077930917	14.210690640447181	3066430
3067184	EDA	clock data compensation aware digital circuits design for voltage margin reduction	2017	-6.015831439677955	13.694997728070035	3067211
3067962	EDA	variations-tolerant 9t sram circuit with robust and low leakage sleep mode	2016	-6.339028852930528	13.938565116590896	3067989
3068065	EDA	leakage current in deep-submicron cmos circuits	2002	-6.096525097247866	13.486421442661655	3068092
3068633	EDA	variation aware low power buffered interconnect design	2009	-5.47183509103666	13.627517417235564	3068660
3068790	Arch	a massively parallel rc4 key search engine	2002	-6.751963897268277	15.075883029251635	3068817
3069069	Arch	moras: an energy-scalable system using adaptive voltage scaling	2018	-5.665975535670008	14.102979017219422	3069096
3069235	EDA	11.3 a 10nm 32kb low-voltage logic-compatible anti-fuse one-time-programmable memory with anti-tampering sensing scheme	2017	-5.836028631939733	13.516580135720403	3069262
3069380	EDA	exploiting aging benefits for the design of reliable drowsy cache memories	2018	-5.6566616808891474	13.95432372840792	3069407
3069737	Arch	ultra-low-voltage operation: device perspective	2011	-6.111180069688079	13.548711924357555	3069764
3070784	EDA	thermal modeling, analysis, and management in vlsi circuits: principles and methods	2006	-5.477605871532232	13.259676031477374	3070811
3071519	EDA	architectures and synthesis algorithms for power-efficient businterfaces	2000	-6.038223479726153	13.481022590749676	3071546
3071685	Arch	a physical unclonable function based on capacitor mismatch in a charge-redistribution sar-adc	2018	-5.9763939347446	14.684267571256385	3071712
3073869	EDA	an energy-efficient microprocessor using multilevel error correction for timing error tolerance	2015	-5.773423798467745	13.835472190627222	3073896
3073882	EDA	non-volatile low-power crossbar memcapacitor-based memory	2017	-6.438475287268888	13.676921326961864	3073909
3075738	EDA	cost-effective integration of an fn-programmed embedded flash memory into a 0.25mum sige: c rf-bicmos technology	2006	-6.511540284524304	14.02000119683022	3075765
3075922	Arch	simultaneous peak and average power minimization during datapath scheduling	2003	-6.519320423918519	13.289154075652512	3075949
3076272	Arch	a cpl-based dual supply 32-bit alu for sub 180 nm cmos technologies	2004	-6.917456020775803	13.830572532694044	3076299
3076882	EDA	low-power secure s-box circuit using charge-sharing symmetric adiabatic logic for advanced encryption standard hardware design	2015	-6.640202156813679	14.710796145896325	3076909
3077142	EDA	novel eight-transistor sram cell for write power reduction	2010	-6.7247615006078005	14.030218210392912	3077169
3078533	HPC	retention time measurements and modelling of bit error rates of wide i/o dram in mpsocs	2015	-5.808713930768096	13.514069804705207	3078560
3078554	EDA	asymmetric aging and workload sensitive bias temperature instability sensors	2012	-5.748174851726383	13.33595290274215	3078581
3078678	Arch	robust, low-cost, and accurate detection of recycled ics using digital signatures	2018	-5.323458133679103	14.510130044691177	3078705
3079780	EDA	a novel low-energy cnfet-based full adder cell using pass-transistor logic	2015	-6.768081435540637	13.668059702210787	3079807
3080322	EDA	evaluation methodology for single electron encoded threshold logic gates	2003	-6.401228589449997	13.54892980373131	3080349
3080602	EDA	single bit-line 7t sram cell for near-threshold voltage operation with enhanced performance and energy in 14 nm finfet technology	2016	-6.586725857113018	14.12545783831326	3080629
3080700	EDA	entropy justification for metastability based nondeterministic random bit generator	2017	-5.864792996856488	14.485179165880973	3080727
3080932	Arch	suitability of finfet introduction into edram cells for operate at sub-threshold level	2017	-5.836191891137183	14.031229500479295	3080959
3081064	EDA	variation tolerant differential 8t sram cell for ultralow power applications	2016	-6.681668324288112	14.029327658345034	3081091
3081452	Arch	energy-efficient encoding for high-performance buses with staggered repeaters	2009	-6.686196305605883	13.511769236101658	3081479
3082409	EDA	an improved dynamic optically reconfigurable gate array	2005	-5.490801766076926	13.73815761595465	3082436
3082414	EDA	sram leakage reduction by row/column redundancy under random within-die delay variation	2010	-6.123153537166022	13.804582192782073	3082441
3082461	Arch	12-nm fin-fet 3.0g-search/s 80-bit Ã 128-entry dual-port ternary cam	2018	-6.971858435025876	14.042526923196425	3082488
3083277	EDA	estimation of characteristic variation of photodiodes and its compensation method in an optically reconfigurable gate array	2010	-5.337519555977265	13.759186519453989	3083304
3084662	Arch	master-clone placement with individual clock tree implementation â a case on physical chip design	2018	-5.947382101120179	13.847099209173114	3084689
3085444	Arch	the sfra: a corner-turn fpga architecture	2004	-7.026364384102813	13.233264672868488	3085471
3086492	Arch	a clock power model to evaluate impact of architectural and technology optimizations	2002	-6.05391060119115	13.259816752312824	3086519
3088382	Visualization	ultra-fast sot-mram cell with stt current for deterministic switching	2017	-6.35890560075604	14.02965855644428	3088409
3088495	EDA	flexible circuits and architectures for ultralow power	2010	-5.688175849203581	13.960902533166875	3088522
3089006	EDA	an efficient design of full adder in quantum-dot cellular automata (qca) technology	2016	-7.212922057293763	13.406658974441536	3089033
3089795	EDA	stability and yield-oriented ultra-low-power embedded 6t sram cell design optimization	2012	-6.458669363185089	13.806778614168485	3089822
3089981	EDA	power estimation of a lut-based mpga	2006	-6.538295375757816	13.632202515339706	3090008
3090123	EDA	power modeling and architecture evaluation for fpga with novel circuits for vdd programmability	2005	-5.978692770250156	13.45747098557331	3090150
3090135	EDA	leakage-aware interconnect for on-chip network	2005	-5.609828243720718	13.84779477054273	3090162
3090321	Arch	predicting voltage droops using recurring program and microarchitectural event activity	2010	-5.346379903800307	13.627778178701954	3090348
3090328	EDA	analysis of time dependent dielectric breakdown in nanoscale cmos circuits	2011	-6.063340049968632	13.319565415171695	3090355
3090385	EDA	energy vs. reliability trade-offs exploration in biomedical ultra-low power devices	2016	-5.37386512512185	14.376816132925644	3090412
3090906	Arch	soft-delay-error evaluation in content-addressable memory	2014	-6.737910121971757	13.707671347510011	3090933
3092055	EDA	automated selective multi-threshold design for ultra-low standby applications	2002	-6.640597692935913	13.542368018781211	3092082
3093857	EDA	dual-threshold pass-transistor logic design	2009	-6.85140189520243	13.592613534422163	3093884
3093869	EDA	a unipolar-cmos with recessed source/drain load	2011	-6.7220922119839415	13.621486088905895	3093896
3094036	EDA	performance optimization and parameter sensitivity analysis of ultra low power junctionless mosfets	2014	-6.593828020602184	13.625533937926965	3094063
3094095	Arch	floating-point unit design with nano-electro-mechanical (nem) relays	2014	-6.942575849865342	13.896050796337557	3094122
3094470	Arch	on-chip process variation detection and compensation using delay and slew-rate monitoring circuits	2008	-6.300717134846408	13.583123723820679	3094497
3095365	Arch	circuit-level techniques for reliable physically uncloneable functions	2009	-5.829319068835591	14.793304316794908	3095392
3095717	Arch	more than two orders of magnitude leakage current reduction in look-up table for fpgas	2005	-7.220327923205729	13.831861426227714	3095744
3097562	EDA	timing error mitigation in microprocessor cores	2016	-5.405036234669452	13.299310643964953	3097589
3098329	EDA	charge-sharing read port with bitline pre-charging and sensing scheme for low-power srams	2017	-6.905480468818742	14.205950844278533	3098356
3098578	EDA	exploring static and dynamic flash-based fpga design topologies	2016	-5.591545852653827	14.033544782350152	3098605
3098751	EDA	tutorial t6: finfet device circuit co-design: issues and challenges	2015	-5.353074415553058	13.535888509739545	3098778
3099351	EDA	an accurate interconnect test structure for parasitic validation in on-chip machine learning accelerators	2017	-5.527455188218243	13.222660877084685	3099378
3099734	EDA	voltage and temperature scalable standard cell leakage models based on stacks for statistical leakage characterization	2008	-6.355655877077488	13.407473293964875	3099761
3099761	EDA	a single-reference parasitic-matching sensing circuit for 3-d cross point pcm	2018	-6.351221834297606	13.985538035614832	3099788
3099903	Mobile	design of a temperature-aware low-voltage sram with self-adjustable sensing margin enhancement for high-temperature applications up to 300 Â°c	2014	-6.740799412822664	14.103632373329832	3099930
3100373	EDA	a framework for energy and transient power reduction during behavioral synthesis	2003	-6.497766038229432	13.345776972820154	3100400
3100879	EDA	low power bdd-based synthesis using dual rail static dcvspg logic	2006	-7.171708924632881	13.495092414393337	3100906
3101133	EDA	fine-grained 3d reconfigurable computing fabric with rram	2017	-5.711106144734068	13.970053385032955	3101160
3101300	EDA	tasser: a temperature-aware statistical soft-error-rate analysis framework for combinational circuits	2014	-5.9462559443526	13.45533367704438	3101327
3102403	Embedded	spread in alpha-particle-induced soft-error rate of 90-nm embedded srams	2007	-6.378160054992972	13.25365292138934	3102430
3103305	EDA	polymorphic fir filters with backup mode enabling power savings	2009	-6.943595564636055	13.460298766473947	3103332
3103328	Arch	skewing adjacent line repeaters to reduce the delay and energy dissipation of on-chip buses	2005	-7.030664783291654	13.658805332976119	3103355
3103536	Arch	interconnect peak current reduction for wavelet array processor using self-timed signaling	2002	-6.6929175218037855	14.019251383380025	3103563
3104583	EDA	prescott: preset-based cross-point architecture for spin-orbit-torque magnetic random access memory	2017	-6.322094024209992	14.14548989175283	3104610
3104747	EDA	exploiting serial access and asymmetric read/write of domain wall memory for area and energy-efficient digital signal processor design	2016	-6.630920118900073	14.321933713625054	3104774
3106272	EDA	a 130-nm cmos 95-mm2 1-gb multilevel ag-and-type flash memory with 10-mb/s programming throughput	2006	-6.794655067190505	14.192331409789446	3106299
3106468	EDA	high-performance fpga based on novel dss-mosfet and non-volatile configuration memory (abstract only)	2010	-6.714956946200832	14.063085812938905	3106495
3106611	EDA	comparing through-silicon-via (tsv) void/pinhole defect self-test methods	2012	-6.1228550651777764	13.356185036730981	3106638
3107596	Arch	in-memory adder functionality in 1s1r arrays	2015	-6.628283647195	13.740490228654911	3107623
3107636	Visualization	a 20 nm robust single-ended boost-less 7t finfet sub-threshold sram cell under process-voltage-temperature variations	2016	-6.750691689242996	14.145603868858498	3107663
3108115	Arch	novel pulsed-latch replacement in non-volatile flip-flop core	2017	-6.716936789710593	13.822820063251092	3108142
3108690	Mobile	an asymmetric-voltage-biased current-mode sensing scheme for fast-read embedded flash macros	2015	-6.988662065853427	14.189493427929532	3108717
3108823	EDA	a low power and high density cache memory based on novel sram cell	2009	-6.504574008688668	14.101701818730286	3108850
3109260	EDA	a fpga prototype design emphasis on low power technique	2014	-6.53220172583204	13.569751652067607	3109287
3109677	EDA	emulation of analog memristors using low yield digital switching memristors	2013	-6.508550687904184	13.501598674818268	3109704
3109716	Arch	variation-tolerant, ultra-low-voltage microprocessor with a low-overhead, within-a-cycle in-situ timing-error detection and correction technique	2015	-5.980617649275348	14.03644042638654	3109743
3109782	EDA	fifo-level-based power management and its application to an h.264 encoder	2014	-5.770468443625451	14.238579974530358	3109809
3109788	Arch	system energy minimization via joint optimization of the dc-dc converter and the core	2011	-6.152690081836321	14.134636054493036	3109815
3109925	EDA	circuit simulation for fault sensitivity analysis and its application to cryptographic lsi	2012	-5.391380185271975	14.834833236175227	3109952
3109929	EDA	a conventional design and simulation for clb implementation of an fpga quantum-dot cellular automata	2014	-6.868365597877218	13.271162844995098	3109956
3109980	EDA	a readout circuit with cell output slew rate compensation for 5t single-ended 28 nm cmos sram	2017	-6.807508014172932	14.174099501018395	3110007
3110567	HPC	parallel montgomery multipliers	2004	-7.138458634575103	15.102726969953705	3110594
3110592	EDA	novel lightweight ff-apuf design for fpga	2016	-5.664966657334367	15.093886167063847	3110619
3110989	EDA	a new spice model for organic molecular transistors and a novel hybrid architecture	2012	-6.64832300464612	13.663930289273518	3111016
3111213	Arch	breaking power delivery walls using voltage stacking	2013	-5.679827517351995	13.681140678510811	3111240
3111715	EDA	single ended static random access memory for low-vdd, high-speed embedded systems	2009	-6.554211935170457	14.010663941699752	3111742
3112015	Arch	architecting energy efficient crossbar-based memristive random-access memories	2015	-5.678521814474361	13.998742272705885	3112042
3112896	EDA	a 40-nm low-power sram with multi-stage replica-bitline technique for reducing timing variation	2009	-6.5728232482923765	13.88342227687815	3112923
3113009	EDA	design flow for radhard tmr flip-flops	2015	-5.704545134295275	13.307075165289909	3113036
3113110	EDA	a low-voltage radiation-hardened 13t sram bitcell for ultralow power space applications	2016	-6.140636128568512	14.038022669907882	3113137
3113529	Arch	evaluation on flip-flop physical unclonable functions in a 14/16-nm bulk finfet technology	2018	-5.532262880762807	15.045195217434944	3113556
3114071	Arch	power optimization considering the chip temperature of low power reconfigurable accelerator cma-sotb	2015	-6.328010241842389	14.176835654789514	3114098
3114222	EDA	âfreeâ razor: a novel adaptive voltage scaling low power technique for data path soc designs	2012	-5.937737336385507	13.826333795688006	3114249
3114731	Mobile	an offset-canceling triple-stage sensing circuit for deep submicrometer stt-ram	2014	-6.4977500262185535	14.064929468071403	3114758
3115038	EDA	future microprocessor interfaces: analysis, design and optimization	2007	-6.0106136645746195	13.391163693795436	3115065
3115202	Mobile	a low-voltage 1 mb fram in 0.13  $\mu$m cmos featuring time-to-digital sensing for expanded operating margin	2012	-6.6209481371158265	14.138761584415667	3115229
3115360	EDA	h-tree cmos logic circuit	2008	-6.398323170544641	13.5269046167712	3115387
3116335	EDA	âechoâ reconfigurable power management unit for energy reduction in sleep-active transitions	2013	-6.176618847841604	14.091263448115802	3116362
3116622	EDA	a modified sram based low power memory design	2016	-6.608578686418565	13.982728333745596	3116649
3116647	EDA	adaptive low-power address encoding techniques using self-organizing lists	2003	-6.604845523357638	13.68775306661993	3116674
3116702	EDA	larger-than-vdd forward body bias in sub-0.5v nanoscale cmos	2004	-6.635720839453041	13.8413316456004	3116729
3116925	EDA	design methodology and validity verification for a reactive countermeasure against em attacks	2015	-5.403889118263499	15.058977952633343	3116952
3117600	EDA	fabrication of a mtj-based multilevel resistor towards process-variaton-resilient logic lsi	2014	-6.999133729764835	13.458303048060742	3117627
3118468	Arch	efficient hardware for the tate pairing calculation in characteristic three	2005	-6.9722675019149	15.113856122319815	3118495
3118710	EDA	a new low-power dynamic circuit for wide fan-in gates	2018	-7.180450667792858	13.856520109685588	3118737
3118736	EDA	low-power and high-speed v vlsi design with low supply voltage through cooperation between levels (invited)	2002	-5.960684471753713	13.626649145923405	3118763
3120180	EDA	a high-throughput ecc architecture	2012	-7.037892229661107	15.119043870635345	3120207
3120495	EDA	a theoretical model to link uniqueness and min-entropy for puf evaluations	2019	-5.518810072431814	15.065132892382488	3120522
3120574	EDA	a simple circuit approach to improve speed and power consumption in pulse-triggered flip-flops	2013	-6.410859528928622	13.667157479964436	3120601
3120778	EDA	65nm sub-threshold 11t-sram for ultra low voltage applications	2008	-6.914763932203256	13.914652533888686	3120805
3121118	Arch	a 1.85fw/bit ultra low leakage 10t sram with speed compensation scheme	2011	-6.5055267771920455	14.016053135250257	3121145
3121311	EDA	reliability challenges for 45nm and beyond	2006	-5.529586822593823	13.5994727650279	3121338
3121623	EDA	design of an inter-plane circuit for clocked plas	2002	-7.02116404966984	13.662096400879886	3121650
3121884	Arch	leakage control with efficient use of transistor stacks in single threshold cmos	2002	-6.435609172129058	13.523621211733207	3121911
3122073	EDA	a 28 nm high-k/mg heterogeneous multi-core mobile application processor with 2 ghz cores and low-power 1 ghz cores	2015	-6.264052886792049	14.140624741740119	3122100
3122561	EDA	an improved memristor-cmos xor logic gate and a novel full adder	2017	-7.197275614249983	13.406689929542186	3122588
3122611	Arch	a 1 tb/s 1 pj/b 6.4  ${\rm mm}^{2}/{\rm tb/s}$ qdr inductive-coupling interface between 65-nm cmos logic and emulated 100-nm dram	2012	-6.586604199684231	14.232464487194527	3122638
3123181	EDA	a 28nm high-k metal-gate sram with asynchronous cross-couple read assist (ac2ra) circuitry achieving 3x reduction on speed variation for single ended arrays	2012	-6.652067322478018	14.040895912206063	3123208
3123603	EDA	ckvdd: a clock-controlled self-stabilized voltage technique for reducing dynamic power in cmos digital circuits	2009	-7.064223501191571	13.864649502679164	3123630
3124500	Security	mems-based gyroscopes as physical unclonable functions	2016	-5.636643058265944	15.105363710882056	3124527
3124662	EDA	investigation of aging effects in different implementations and structures of programmable routing resources of fpgas	2012	-5.987629043970817	13.28195087198692	3124689
3124780	EDA	development of a deep submicrometer embedded sram compiler	2003	-5.620788888753784	13.57273631551308	3124807
3125013	EDA	a 65nm low power 2t1d embedded dram with leakage current reduction	2007	-6.7579963105380285	14.154627109110908	3125040
3126204	EDA	post placement leakage reduction with stress-enhanced filler cells	2015	-6.579045317473486	13.674673765446679	3126231
3126599	Arch	read disturbance issue for nanoscale stt-mram	2015	-5.977232469052829	13.939734492865828	3126626
3126673	EDA	highly flexible row and column redundancy and cycle time adaptive read data path for double data rate synchronous memories	2005	-6.276546613846374	14.12656750041637	3126700
3126903	Arch	a 58-nm 2-gb mlc âb4-flashâ memory with flexible multisector architecture	2017	-6.612650142403723	14.218702742348293	3126930
3127178	Visualization	enhancing 3t drams for sram replacement under 10nm tri-gate soi finfets	2012	-6.45338398364684	14.085930457377698	3127205
3127575	EDA	circuit aging prediction for low-power operation	2009	-5.9722238175687545	13.561482067221794	3127602
3127603	Theory	a novel design of 8-bit adder/subtractor by quantum-dot cellular automata	2014	-6.628745911803871	13.370992667582767	3127630
3127914	EDA	optimization of wire grid size for differential routing and impact on the power-delay-area tradeoff	2009	-6.789847586297669	13.305519599090507	3127941
3128800	EDA	pushpull: short-path padding for timing error resilient circuits	2014	-5.513852138695968	13.538172762862981	3128827
3128970	EDA	circuit design for embedded memory in low-power integrated circuits	2012	-6.690214339583838	14.214992128455933	3128997
3129467	EDA	a stochastic perturbative approach to design a defect-aware thresholder in the sense amplifier of crossbar memories	2009	-5.913711737945335	13.604550504575208	3129494
3129483	Arch	evaluation of variability using schmitt trigger on full adders layout	2018	-6.340545139523115	13.572623317928633	3129510
3129723	HPC	a soi eeprom based configuration cell with simple scrubbing detection	2011	-5.8689142467927145	13.677785145966222	3129750
3130031	Embedded	analysis of finfet technology on memories	2012	-5.501463521884018	13.254656842586412	3130058
3130759	Logic	design and simulation of sequential circuits in quantum-dot cellular automata: falling edge-triggered flip-flop and counter study	2010	-6.7349892975752175	13.622615515674472	3130786
3131288	EDA	2t2m memristor-based memory cell for higher stability rram modules	2015	-6.707616029338128	13.803621617888274	3131315
3132062	EDA	tunnel fets for ultralow voltage digital vlsi circuits: part iâdeviceâcircuit interaction and evaluation at device level	2014	-6.463638870989968	13.7876043598977	3132089
3132192	EDA	in-circuit self-tuning of clock latencies	2005	-6.283066245538116	13.762935524752786	3132219
3132397	EDA	energy-speed exploration for very-wide range of dynamic v-f scaling	2013	-6.549928107528772	13.783964773787654	3132424
3132826	Arch	mitigating the effect of reliability soft-errors of rram devices on the performance of rram-based neuromorphic systems	2017	-5.902481773218982	14.140548951507931	3132853
3132896	Arch	variation-tolerant architecture for ultra low power shared-l1 processor clusters	2012	-5.328236950968026	13.839521019932864	3132923
3133326	Arch	evaluating the impact of scaling on temperature in finfet-technology multicore processors	2014	-5.427743020640733	13.475886636042285	3133353
3133381	Arch	comparative evaluation of spin-transfer-torque and magnetoelectric random access memory	2016	-6.600733324915423	14.052835839612484	3133408
3133448	EDA	a 260mv l-shaped 7t sram with bit-line (bl) swing expansion schemes based on boosted bl, asymmetric-vth read-port, and offset cell vdd biasing techniques	2012	-6.784002033929921	14.049146758558493	3133475
3133942	EDA	implications of small geometry effects on  $g_m/i_d$  based design methodology for analog circuits	2019	-5.956803726787128	13.24733967301774	3133969
3134431	EDA	emdbam: a low-power dual bit associative memory with match error and mask control	2016	-7.0649130912290445	14.012547023884014	3134458
3134767	EDA	a 180 kbit embeddable mram memory module	2007	-6.572796559580501	13.966613319374346	3134794
3134890	EDA	optimal timing for skew-tolerant high-speed domino logic	2002	-6.856250295298383	13.721467423880615	3134917
3135786	EDA	taphs: thermal-aware unified physical-level and high-level synthesis	2006	-6.0458024880760455	13.31366982724247	3135813
3135793	Visualization	ultra high speed cnfet full-adder cell based on majority gates	2010	-6.942423467983103	13.501202393116046	3135820
3135979	EDA	improving stt mram storage density through smaller-than-worst-case transistor sizing	2009	-6.362892881246773	13.835649998352466	3136006
3136018	EDA	estimation-based run-time power profile flattening for rf-powered smart card systems	2010	-5.712066861957709	13.357776435080545	3136045
3137414	EDA	cvns-based storage and refreshing scheme for a multi-valued dynamic memory	2011	-7.143399216321996	13.441610122737975	3137441
3137823	EDA	0.8 v cmos content-addressable-memory (cam) cell circuit with a fast tag-compare capability using bulk pmos dynamic-threshold (bp-dtmos) technique based on standard cmos technology for low-voltage vlsi systems	2002	-6.914520879685988	13.986387096581725	3137850
3139433	Arch	regenerative breaking: recovering stored energy from inactive voltage domains for energy-efficient systems-on-chip	2016	-5.679982467484384	14.153943853433413	3139460
3139602	Arch	an accelerator chip for ground-state searches of the ising model with asynchronous random pulse distribution	2015	-5.977731083411317	14.767566069315471	3139629
3139911	EDA	processor and dram integration by tsv-based 3-d stacking for power-aware socs	2013	-5.395790230986257	13.846138027264011	3139938
3141189	Arch	a low power fpga routing architecture	2005	-5.830090465738992	13.559476102001286	3141216
3141367	EDA	supply and substrate noise tolerance using dynamic tracking clusters in configurable memory designs	2004	-6.2694117134741125	13.566162044477801	3141394
3142357	Arch	a large scale characterization of ro-puf	2010	-5.710294188946523	14.948355514205177	3142384
3143844	EDA	thermal modeling methodology for efficient system-level thermal analysis	2014	-5.684623962276747	13.330171590256807	3143871
3143951	EDA	a novel gating approach to alleviate power and ground noise in silicon chips	2018	-6.362056396296738	13.554286324113807	3143978
3144246	EDA	optimal mtcmos reactivation under power supply noise and performance constraints	2008	-6.8188998203570055	13.725409301642713	3144273
3144419	EDA	spin transfer torque (stt)-mram-based runtime reconfiguration fpga circuit	2009	-6.003800944472385	13.995544247150074	3144446
3144723	EDA	designing and evaluating redundancy-based soft-error masking on a continuum of energy versus robustness	2018	-5.534464639848257	13.720441709213755	3144750
3145749	Arch	side-channel leakage on silicon substrate of cmos cryptographic chip	2014	-5.521136241182643	14.939507532723088	3145776
3145888	Arch	a 32kb secure cache memory with dynamic replacement mapping in 65nm bulk cmos	2015	-5.427171282002074	15.098991672292831	3145915
3147054	EDA	an evaluation framework for nanotransfer printing-based feature-level heterogeneous integration in vlsi circuits	2016	-5.716168548966474	13.233261168804393	3147081
3147076	Robotics	the design and verification of seu-hardened configurable dff	2011	-5.508984534223552	14.196033137519038	3147103
3147802	EDA	controlling inductive cross-talk and power in off-chip buses using codecs	2006	-7.030555561437764	13.394834647692127	3147829
3147951	Arch	novel dual-threshold-voltage energy-efficient buffers for driving large extrinsic load capacitance	2013	-6.765247669874017	14.058190197715039	3147978
3148009	Arch	robust magnetic full-adder with voltage sensing 2t/2mtj cell	2015	-6.309795105550737	13.885439469314267	3148036
3148488	EDA	nbti/pbti tolerant arbiter puf circuits	2017	-5.842098844986671	14.900436694905927	3148515
3149209		chip-package-board interactive puf utilizing coupled chaos oscillators with inductor	2018	-5.795273842759544	15.024089945082721	3149236
3149536	EDA	repeated on-chip interconnect analysis and evaluation of delay, power, and bandwidth metrics under different design goals	2007	-6.721949626548745	13.3680133506242	3149563
3149976	EDA	impact of technology scaling on substrate noise generation mechanisms [mixed signal ics]	2004	-6.114274040817937	13.413637581412509	3150003
3152094	EDA	reduction of direct tunneling power dissipation during behavioral synthesis of nanometer cmos circuits	2005	-6.283906037430223	13.36562082734051	3152121
3152205	EDA	improving reliability and energy requirements of memory in body sensor networks	2016	-6.019715604098543	14.011600677155574	3152232
3152300	EDA	energy and performance driven circuit design for emerging phase-change memory	2010	-5.697174717323087	14.029573755214507	3152327
3152705	EDA	a flip-flop implementation for the dpa-resistant delay-based dual-rail pre-charge logic family	2013	-6.042457355837064	14.802044250999945	3152732
3153503	EDA	dynamic gate-level body biasing for subthreshold digital design	2014	-6.676962721687407	13.772066586446044	3153530
3153623	EDA	low-cost resilient radiation hardened flip-flop design	2017	-6.091546048128071	13.706136349926613	3153650
3154066	EDA	clock data compensation aware clock tree synthesis in digital circuits with adaptive clock generation	2017	-6.730808050662722	13.390316780333238	3154093
3154637	Arch	dual sense amplified bit lines (dsabl) architecture for low-power sram design	2005	-6.778642037984928	14.157293838127394	3154664
3155030	EDA	a differential read subthreshold sram bitcell with self-adaptive leakage cut off scheme	2010	-6.244040699378997	14.051557742658206	3155057
3155540	EDA	design-space exploration of ultra-low power cmos logic gates in a 28 nm fd-soi technology	2017	-6.75196640527612	13.670954112383775	3155567
3155542	EDA	thermal optimization for micro-architectures through selective block replication	2011	-5.3659531450356655	13.779038258943178	3155569
3156312	EDA	new leakage reduction techniques for finfet technology with its application	2018	-6.784425789509717	13.801376243794786	3156339
3157845	EDA	low power high performance finfet standard cells based on mixed back biasing technology	2016	-6.937361739385223	13.600497041184212	3157872
3159448	EDA	device-architecture co-optimization of stt-ram based memory for low power embedded systems	2011	-6.187996754662193	14.17076594689373	3159475
3159838	Arch	a low power content addressable memory using low swing search lines	2011	-7.149782651768201	14.247096759287324	3159865
3160117	EDA	rg-sram: a low gate leakage memory design	2005	-6.023132042818527	13.648944400341067	3160144
3160431	Arch	architecture of a self-checkpointing microprocessor that incorporates nanomagnetic devices	2007	-6.0733550851850975	14.277241760235224	3160458
3161199	EDA	the impact of random device variation on sram cell stability in sub-90-nm cmos technologies	2008	-6.242170039963031	13.395449335690358	3161226
3161737	EDA	pseudoffil: power saving datapath fifo insertion logic	2006	-6.5577587862861435	13.388471249410115	3161764
3162621	EDA	a novel dynamic threshold operation using electrically induced junction mosfet in the deep sub-micrometer cmos regime	2003	-6.363391061451148	13.627113967084494	3162648
3164151	EDA	ring oscillators analysis for security purposes in spartan-6 fpgas	2016	-5.3291117080137775	15.080187986244578	3164178
3164637	Arch	coupled power and thermal simulation with active cooling	2003	-5.6521619457971095	13.694269582016725	3164664
3167095	EDA	a novel ternary half adder and multiplier based on carbon nanotube field effect transistors	2017	-6.703542581754452	13.414588221381662	3167122
3167236	EDA	cooling codes: thermal-management coding for high-performance interconnects	2018	-5.931201025378336	13.771634924798294	3167263
3167901	Arch	reliable ultra-low-voltage cache design for many-core systems	2012	-5.462189405352292	13.919505237959399	3167928
3168342	Arch	7ghz l1 cache srams for the 32nm zenterpriseâ¢ ec12 processor	2013	-6.344425907330693	13.939114276749804	3168369
3168632	Arch	recovery boosting: a technique to enhance nbti recovery in sram arrays	2010	-5.679361195339041	13.805215312944382	3168659
3168633	Arch	boomerang: reducing power consumption of response packets in nocs with minimal performance impact	2010	-6.208821685459618	13.97298054062361	3168660
3168635	Arch	stability analysis of a physical unclonable function based on metal resistance variations	2013	-5.647000502833676	14.976656178762255	3168662
3169006	EDA	low-temperature data remanence attacks against intrinsic sram pufs	2016	-5.6525406059055125	14.898138953914346	3169033
3169199	EDA	gals design for on-chip ground bounce suppression	2011	-6.663213430498988	13.329351663950671	3169226
3169202	EDA	circuit-level reliability simulator for front-end-of-line and middle-of-line time-dependent dielectric breakdown in finfet technology	2018	-5.895458524367975	13.22687794536866	3169229
3169632	EDA	managing substrate and interconnect noise from high performance repeater insertion in a mixed-signal environment	2005	-5.6116086248088894	13.720614467673785	3169659
3169667	Security	resilient aes against side-channel attack using all-spin logic	2018	-5.508370189921938	15.003730054232035	3169694
3171066	EDA	a 32-gb/s on-chip bus with driver pre-emphasis signaling	2006	-7.100233121980798	14.04420615201697	3171093
3172084	EDA	performance analysis of modified drain gating techniques for low power and high speed arithmetic circuits	2014	-7.0456563621867465	13.882799462016205	3172111
3172577	Arch	requester-aware power reduction	2000	-5.753485900805661	13.709825927348769	3172604
3173542	EDA	an integrated optical parallel adder as a first step towards light speed data processing	2016	-6.319343117431741	13.738518133135715	3173569
3173996	EDA	voltage scaling and repeater insertion for high-throughput low-power interconnects	2003	-6.719531971364645	13.686827709768993	3174023
3175093	EDA	thermal effect on performance, power, and bti aging in finfet-based designs	2017	-5.929014191932678	13.718828322050356	3175120
3175640	EDA	a 2ns-read-latency 4mb embedded floating-body memory macro in 45nm soi technology	2009	-5.761296525284778	13.934601764641108	3175667
3176418	EDA	circuit-level delay modeling considering both tddb and nbti	2011	-6.118865791101572	13.217874609825733	3176445
3176617	EDA	performance analysis of 3-d monolithic integrated circuits	2010	-5.908446613186826	13.7938449894641	3176644
3176816	EDA	synchronous-logic and globally-asynchronous-locally-synchronous (gals) acoustic digital signal processors	2012	-6.691272000436492	13.671600224894554	3176843
3176935	Arch	a reram-based nonvolatile flip-flop with self-write-termination scheme for frequent-off fast-wake-up nonvolatile processors	2017	-6.705632040264076	14.179078890630018	3176962
3177227	EDA	asymmetrical length biasing for energy efficient digital circuits	2017	-6.485802127814053	13.63501376369118	3177254
3177336	EDA	digital circuits reliability with in-situ monitors in 28nm fully depleted soi	2015	-5.772492741342522	13.472903082074218	3177363
3178710	Arch	10 gbps implementation of tls/ssl accelerator on fpga	2010	-6.814059892452615	14.748935935024631	3178737
3179324	Security	physically unclonable functions: manufacturing variability as an unclonable device identifier	2011	-5.317930272929111	15.025282347987686	3179351
3179388	EDA	on the interaction between power-aware computer-aided design algorithms for field-programmable gate arrays	2005	-6.462635646398097	13.218609851999354	3179415
3179655	EDA	memristor-based high-speed memory cell with stable successive read operation	2018	-6.650494505281285	13.872893948080034	3179682
3179695	EDA	analysis towards minimization of total sram energy over active and idle operating modes	2011	-6.1441926163224725	13.843360368012393	3179722
3179825	EDA	power-clock gating in adiabatic logic circuits	2005	-6.757701241064452	13.90324400730709	3179852
3179896	EDA	low-power subthreshold to above threshold level shifters in 90 nm and 65 nm process	2011	-6.816181277076472	13.646818542099588	3179923
3180710	EDA	logic-encrypted synthesis for energy-harvesting-powered spintronic-embedded datapath design	2018	-6.702062502049222	13.927242922435127	3180737
3180947	HCI	design of content addressable memory architecture using carbon nanotube field effect transistors	2012	-6.516762593879223	13.579934369911495	3180974
3182337	Theory	a 10-transistor 65 nm sram cell tolerant to single-event upsets	2016	-6.560324435919442	13.94620549223898	3182364
3182515	Arch	enhancing nbti recovery in sram arrays through recovery boosting	2012	-5.798262154273491	13.766574329340827	3182542
3182532	Arch	a 320mv-to-1.2v on-die fine-grained reconfigurable fabric for dsp/media accelerators in 32nm cmos	2010	-6.632153781468518	14.165310284039071	3182559
3184202	EDA	high-reliability, low-energy microarchitecture synthesis	1998	-5.851385431221369	13.377246455347441	3184229
3184219	EDA	reconfiguration performance analysis of a dynamic optically reconfigurable gate array architecture	2007	-5.411569139926279	13.688774670910867	3184246
3184446	EDA	in-situ timing monitor-based adaptive voltage scaling system for wide-voltage-range applications	2017	-6.34367254442119	14.095918280949755	3184473
3184517	EDA	a comparative study between static and dynamic sleep signal generation techniques for leakage tolerant designs	2008	-6.31719535024664	13.695824944082792	3184544
3184566	EDA	zero capacitor embedded memory technology for system on chip	2005	-5.996683161167075	13.900561599806693	3184593
3185058	Arch	performance-effective operation below vcc-min	2010	-5.414116055843785	13.731182363850527	3185085
3185191	Visualization	highly reliable spin-transfer torque magnetic ram-based physical unclonable function with multi-response-bits per cell	2015	-5.926442731221561	14.314436379295016	3185218
3185265	EDA	ultra-low voltage datapath blocks in 28nm utbb fd-soi	2014	-6.098484183905798	13.935785472563527	3185292
3186110	EDA	sleep switch dual threshold voltage domino logic with reduced subthreshold and gate oxide leakage current	2006	-6.874402913643769	13.960831049302929	3186137
3186254	EDA	a highly flexible ring oscillator puf	2014	-5.629948419143938	15.060567825597706	3186281
3186745	Arch	compact finfet memory circuits with p-type data access transistors for low leakage and robust operation	2008	-6.73019471978204	14.198761822515454	3186772
3187139	Arch	power-delay metrics revisited for 90 nm cmos technology	2005	-6.13482297358439	13.61294371324849	3187166
3187279	Arch	dynamically pulsed mtcmos with bus encoding for total power and crosstalk minimization	2005	-6.915683197071995	13.567792140209336	3187306
3188175	Arch	temperature and supply voltage aware performance and power modeling at microarchitecture level	2005	-5.684368499741727	13.867379531770105	3188202
3188678	Arch	multiple-parameter side-channel analysis: a non-invasive hardware trojan detection approach	2010	-5.356873701450434	14.945917118645664	3188705
3188875	Arch	a 32-gb mlc nand flash memory with vth endurance enhancing schemes in 32 nm cmos	2011	-6.655191601395139	14.207761956782454	3188902
3189758	Mobile	dynamic dual-reference sensing scheme for deep submicrometer stt-mram	2017	-6.815412122508124	14.101807164694526	3189785
3190267	EDA	on using on-chip clock tuning elements to address delay degradation due to circuit aging	2012	-5.5372206765842185	13.596851678347445	3190294
3190270	EDA	sensitized path puf: a lightweight embedded physical unclonable function	2017	-5.4570295357512055	15.00095694977668	3190297
3190321	EDA	a robust and power-efficient soc implementation in 65Â nm	2013	-6.326889028011869	14.056587329759074	3190348
3190576	EDA	ultra-low-leakage chip multiprocessor design with hybrid finfet logic styles	2014	-6.6787255343048075	14.032063477348187	3190603
3190695	EDA	fast digital trng based on metastable ring oscillator	2008	-5.90507674640775	15.051823088077596	3190722
3190783	EDA	cmos implementation of static threshold gates with hysteresis: a new approach	2012	-7.0514292504367475	13.362290880363693	3190810
3191405	EDA	load and logic co-optimization for design of soft-error resistant nanometer cmos circuits	2005	-6.262492373777107	13.475918120845256	3191432
3192516	Arch	design of high-temperature sram for reliable operation beyond 250Â°c	2015	-6.628637967358293	14.046301858416633	3192543
3192699	EDA	asymmetrical write-assist for single-ended sram operation	2009	-6.783554977663862	14.04589192737621	3192726
3192877	Arch	digital, analog and rf design opportunities of three-independent-gate transistors	2016	-6.213910746697929	13.667598062259113	3192904
3192984	Arch	a 0.65-v, 500-mhz integrated dynamic and static ram for error tolerant applications	2017	-5.3374399875978895	13.975309137447224	3193011
3193233	EDA	on-chip switched-capacitor dc-dc converter in memory technology: state of the art and challenges	2017	-6.252498971631947	13.795531904804411	3193260
3193475	EDA	dynamic single phase logic with self-timed stages for power reduction in pipeline circuit designs	2001	-7.173646049504054	13.579065145421815	3193502
3193747	EDA	power efficient encoding techniques for off-chip data buses	2003	-6.615209093998153	13.824979940193778	3193774
3194212	EDA	the role of adaptation and resiliency in computation and power management: special session paper	2014	-5.872876588156574	13.97681067530338	3194239
3195002	EDA	multi replica bitline delay technique for variation tolerant timing of sram sense amplifiers	2015	-6.519772929758839	13.998969428829561	3195029
3196092	EDA	novel magnetic burn-in for retention testing of sttram	2017	-5.988991085112613	13.729343654450831	3196119
3196367	EDA	reconfigurable pseudo-nmos-like logic with hybrid mos and single-electron transistors	2013	-6.610051335072622	13.406888612910617	3196394
3196458	Arch	delayed line bus scheme: a low-power bus scheme for coupled on-chip buses	2004	-6.8594776049112545	13.471217556895311	3196485
3196814	Arch	replica technique for adaptive refresh timing of gain-cell-embedded dram	2014	-6.445820421084303	14.138120691690093	3196841
3198242	EDA	phase change memory	2007	-5.552367798674716	13.809482117727462	3198269
3198727	EDA	gate-level dual-threshold static power optimization methodology (gdspom) using path-based static timing analysis (sta) technique	2006	-6.797054548691784	13.494985371925376	3198754
3199685	Arch	new nonvolatile fpga concept using magnetic tunneling junction	2006	-5.714470362292326	13.42435835981897	3199712
3200946	EDA	emerging physical unclonable functions with nanotechnology	2016	-5.362229970364903	14.953468348668403	3200973
3201189	EDA	a fault model notation and error-control scheme for switch-to-switch buses in a network-on-chip	2003	-5.356606019956626	13.440929378004782	3201216
3201484	EDA	a 0.1pj/b 5-to-10gb/s charge-recycling stacked low-power i/o for on-chip signaling in 45nm cmos soi	2013	-6.558190566218452	13.93902941838361	3201511
3201903	EDA	fully cmos-compatible on-chip optical clock distribution and recovery	2010	-5.3881172775783455	13.576934625418728	3201930
3202183	EDA	subthreshold passive rfid tag's baseband processor core design with custom modules and cells	2015	-7.165741119835403	14.269829455200608	3202210
3202353	EDA	hldtl: high-performance, low-cost, and double node upset tolerant latch design	2017	-6.556168804839863	13.689542823074985	3202380
3203641	EDA	implementation of a high-speed low-power 32-bit adder in 70nm technology	2006	-7.109791487411925	13.781601223337159	3203668
3204335	EDA	single-ended disturb-free 5t loadless sram cell using 90 nm cmos process	2012	-6.6869910604220255	14.07722793548782	3204362
3204599	EDA	read operation performance of large selectorless cross-point array with self-rectifying memristive device	2016	-6.227817328747933	14.02996520440858	3204626
3204840	EDA	power optimization techniques for sram-based fpgas	2006	-6.3219033110116865	13.438857535120126	3204867
3204928	EDA	energy-efficient high-level synthesis for hdr architecture with multi-stage clock gating	2014	-6.253761459816286	13.568419852231546	3204955
3205283	Arch	reliability challenges for 2.5d/3d integration: an overview	2018	-5.3212313197012735	13.373011229857235	3205310
3205819	Arch	level shifter architecture for dynamically biasing ultra-low voltage subcircuits of integrated systems	2018	-6.890096325529871	13.859534971223836	3205846
3206020	EDA	mtcmos with outer feedback (mtof) flip-flops	2003	-6.8552856356237815	13.90824217175125	3206047
3206490	EDA	a 77% energy-saving 22-transistor single-phase-clocking d-flip-flop with adaptive-coupling configuration in 40nm cmos	2011	-6.556630245376028	13.960453798723409	3206517
3206983	EDA	adapting the columns of storage components for lower static energy dissipation	2013	-5.901190490654483	13.98945006250418	3207010
3207316	EDA	low-power variation-tolerant nonvolatile lookup table design	2016	-6.4454189532799	13.975500033835928	3207343
3207869	EDA	a portless sram cell using stunted wordline drivers	2008	-6.6526478733967975	13.902785675544855	3207896
3207882	EDA	variation-aware clock network design methodology for ultralow voltage (ulv) circuits	2011	-6.682280275936518	13.689269839490725	3207909
3208976	EDA	performance benefits of monolithically stacked 3-d fpga	2007	-6.267082786376403	13.99799376500012	3209003
3209453	Arch	ultra-low leakage sub-32nm tfet/cmos hybrid 32kb pseudo dualport scratchpad with ghz speed for embedded applications	2015	-6.766615686472691	14.2105991581016	3209480
3209454	EDA	a feasibility study of quaternary fpga designs by implementing neuron-mos mechanism	2015	-7.1960893042614575	13.475601347469432	3209481
3209560	Visualization	an efficient multiple cell upsets tolerant content-addressable memory	2014	-5.514922499806612	14.208204079454815	3209587
3210601	Arch	double error cellular automata-based error correction with skip-mode compact syndrome coding for resilient puf design	2018	-5.755615434111286	15.010046785236266	3210628
3210854	EDA	mechanical stress aware optimization for leakage power reduction	2010	-6.514155675529652	13.232286969400215	3210881
3211415	Arch	aggressive runtime leakage control through adaptive light-weight $v_{\rm th}$  hopping with temperature and process variation	2011	-5.742566323128247	14.040866469428888	3211442
3211564	Arch	power efficient level shifter for 16 nm finfet near threshold circuits	2016	-6.592244101060821	13.725046180742822	3211591
3211934	Arch	ripple-precharge tcam: a low-power solution for network search engines	2005	-6.990717640466256	14.135380946431322	3211961
3212294	Arch	performance characterization of aes datapath architectures in 90-nm standard cell cmos technology	2014	-6.953059208895908	14.70485548819426	3212321
3212531	EDA	a new asymmetric sram cell to reduce soft errors and leakage power in fpga	2007	-5.941710127446064	13.73027076395474	3212558
3213029	Arch	a compact low-power 4-port register file with grounded write bitlines and single-ended read operations	2016	-6.806659044567034	14.253120149666474	3213056
3213219	Arch	built-in self test applicability for the non-linear operations of advanced encryption standard	2009	-5.501988668742163	14.921944396209222	3213246
3213495	Arch	r-processor: 0.4v resilient processor with a voltage-scalable and low-overhead in-situ error detection and correction technique in 65nm cmos	2014	-5.808176933772581	13.967464180101409	3213522
3213903	EDA	sensing design issues in deep submicron cmos srams	2005	-6.107790293337471	13.51489763344792	3213930
3214221	EDA	a novel low power 8t sram cell design using lower and upper self controllable voltage level techniques in 45 nm technology	2016	-6.898716790348742	14.100163335335912	3214248
3214709	Arch	performance metrics and empirical results of a puf cryptographic key generation asic	2012	-5.853484899862362	14.977946630284631	3214736
3214760	EDA	a bit-by-bit re-writable eflash in a generic logic process for moderate-density embedded non-volatile memory applications	2013	-6.726490679336657	14.073797342085134	3214787
3215191	Arch	temperature-aware dynamic voltage scaling for near-threshold computing	2016	-5.479165288199821	14.031417173685208	3215218
3215458	EDA	power-gated mos current mode logic (pg-mcml): a power aware dpa-resistant standard cell library	2011	-5.891985699847326	14.698207463302207	3215485
3216340	Arch	securing photonic noc architectures from hardware trojans	2018	-5.631834959538232	14.386262804712846	3216367
3217006	Metrics	a 1g-cell floating-gate nor flash memory in 65 nm technology with 100 ns random access time	2014	-6.719615597993503	14.100138081372707	3217033
3217128	Arch	a new tunnel-fet based ram concept for ultra-low power applications	2014	-5.465297643806438	13.810777382078824	3217155
3217251	Arch	device footprint scaling for ultra thin body fully depleted soi	2007	-6.297614302622732	13.84817040771367	3217278
3217366	EDA	128gb 3b/cell nand flash memory in 19nm technology with 18mb/s write rate and 400mb/s toggle mode	2012	-6.1965113282453865	13.934261981497128	3217393
3217565	EDA	asymmetric slew logic threshold method on near threshold region	2018	-7.020579644012309	13.754267862420285	3217592
3218715	EDA	an efficient cntfet-based 7-input minority gate	2013	-6.922826393734526	13.488594369205027	3218742
3219440	EDA	codeword selection for crosstalk avoidance and error correction on interconnects	2008	-5.610169091629583	13.457128233362598	3219467
3219562	EDA	implementation of asynchronous pipeline circuits in multi-threshold cmos technologies	2008	-6.386724356671102	13.675993939022193	3219589
3219995	EDA	high-level energy estimation for submicrometric tsv arrays	2017	-6.631850105749334	13.778398879001847	3220022
3220798	Arch	challenge of mtj/mos-hybrid logic-in-memory architecture for nonvolatile vlsi processor	2013	-6.014590093287741	13.780823512149189	3220825
3221144	EDA	a 90-nm low-power fpga for battery-powered applications	2007	-5.46941270657953	14.019180852276024	3221171
3222292	EDA	an area efficient diode and on transistor interchangeable power gating scheme with trim options for low power srams	2012	-6.789988675112525	14.055694241420104	3222319
3222881	Embedded	"""comments on """"a low-power dependable berger code for fully asymmetric communication"""""""	2010	-5.388833846204896	13.220976337015221	3222908
3224381	Arch	a 280mv-to-1.2v wide-operating-range ia-32 processor in 32nm cmos	2012	-5.302414693658241	14.057189616498144	3224408
3225399	EDA	energy efficient signaling in dsm cmos technology	2001	-6.9664499549122025	13.862226989750853	3225426
3225854	EDA	single bit-line 8t sram cell with asynchronous dual word-line control for bit-interleaved ultra-low voltage operation	2018	-6.026154981449674	13.296487425169456	3225881
3226417	Arch	processor-level reliability simulator for time-dependent gate dielectric breakdown	2015	-5.787367420730598	13.302736316506754	3226444
3226478	EDA	improved unified interconnect unit for high speed and scalable fpga	2013	-6.7992603899175785	13.670056275724834	3226505
3226581	EDA	on-chip high performance signaling using passive compensation	2008	-7.116462815497728	13.833116460283033	3226608
3226812	EDA	drg-cache: a data retention gated-ground cache for low power	2002	-6.590866399021619	14.196121742089145	3226839
3226953	EDA	design and simulation of novel tlg-set based configurable logic cells	2012	-6.734411801823838	13.52266959593522	3226980
3229273	EDA	voltage- and abb-island optimization in high level synthesis	2007	-6.100272460462088	13.287280534181106	3229300
3229979	EDA	a self-adjusting scheme to determine the optimum rbb by monitoring leakage currents	2005	-6.529005247195378	13.790572360982877	3230006
3230860	Arch	counteracting power analysis attack using static single-ended logic	2011	-5.839915622950159	14.656831472219901	3230887
3230969	EDA	a 1.8w 115gb/s serial link for fully buffered dimm with 2.1ns pass-through latency in 90nm cmos	2008	-6.825486822400517	14.419943027640006	3230996
3231350	EDA	a novel puf based on cell error rate distribution of stt-ram	2016	-5.6876017277228845	14.894722869576675	3231377
3231711	EDA	embedded tutorial et1: better-than-worst-case timing designs	2015	-5.657042908475673	13.637591123514712	3231738
3231742	Arch	ip core protection using voltage-controlled side-channel receivers	2016	-5.371347896003979	15.09626357673541	3231769
3231774	EDA	different i/o standard and technology based thermal aware energy efficient vedic multiplier design for green wireless communication on fpga	2017	-6.9555546905830825	13.991732924248913	3231801
3233092	EDA	design of thermally robust clock trees using dynamically adaptive clock buffers	2009	-6.191384232636462	13.682715960532274	3233119
3233797	EDA	impact of transistor level degradation on product reliability	2009	-5.749119450786254	13.292309593604994	3233824
3234715	Arch	novel low cost and double node upset tolerant latch design for nanoscale cmos technology	2016	-6.478918402685503	13.67911654310082	3234742
3234777	EDA	static power driven voltage scaling and delay driven buffer sizing in mixed swing quadrail for sub-1v i/o swings	1996	-6.662956428236184	13.385433937896087	3234804
3235343	EDA	area and power-delay efficient state retention pulse-triggered flip-flops with scan and reset capabilities	2008	-6.493449590371269	13.394861161799964	3235370
3235530	EDA	a circuit-level implementation of fast, energy-efficient cmos comparators for high-performance microprocessors	2002	-6.612314129374066	13.799388662120535	3235557
3236530	EDA	dynamically reconfigurable hybrid cache: an energy-efficient last-level cache design	2012	-5.682603297117769	14.230503372881223	3236557
3239305	Arch	ez encoding: a class of irredundant low power codes for data address and multiplexed address buses	2002	-6.725909281505892	13.610255785610814	3239332
3240221	Embedded	radiation induced single-word multiple-bit upsets correction in sram	2005	-5.382866679685701	13.345673046355367	3240248
3240259	Security	exploring the feasibility of low cost fault injection attacks on sub-threshold devices through an example of a 65nm aes implementation	2011	-5.536928563160987	14.997070808413945	3240286
3240630	EDA	a discussion on sram circuit design trend in deeper nanometer-scale technologies	2010	-5.689601798845575	13.836489663343364	3240657
3241226	Arch	power-constrained cmos scaling limits	2002	-5.468725179177588	13.555625622565275	3241253
3242152	EDA	temperature measurement in content addressable memory cells using bias-controlled vco	2008	-6.4023058983873815	14.029451317522135	3242179
3242213	Arch	on carving basic boolean functions on graphene nanoribbons conduction maps	2018	-5.635426842250457	13.343955638830204	3242240
3242329	HPC	analysis and mitigation of bti aging in register file: an application driven approach	2013	-5.370216090179342	13.837075412814755	3242356
3242999	EDA	endurance-aware circuit designs of nonvolatile logic and nonvolatile sram using resistive memory (memristor) device	2012	-6.35768958898303	14.150005776747664	3243026
3243141	Arch	an architectural solution for the inductive noise problem due to clock-gating	1999	-6.034127926332776	13.614101772282703	3243168
3243700	EDA	wiring-area efficient simultaneous bidirectional point-to-point link for inter-block on-chip signaling	2008	-6.9905517176031555	13.231458611253721	3243727
3243925	Arch	a 0.5-v 28-nm 256-kb mini-array based 6t sram with vtrip-tracking write-assist	2017	-6.8238642895696175	14.181433644414039	3243952
3244749	EDA	ultra low power delay element with post-chip adjustable ability	2009	-7.035581128652325	13.760075466979355	3244776
3244796	EDA	co-mitigating circuit pbti and hci aging considering nmos transistor stacking effect	2016	-6.5316599489359985	13.744191987920727	3244823
3245384	EDA	an alternative to error correction for sram-like pufs	2010	-5.4538607874962715	14.816140953402677	3245411
3245562	EDA	floorplanning for low power ic design considering temperature variations	2011	-6.0077947585805225	13.637214693500912	3245589
3245660	Arch	critical race-free low-power nand match line content addressable memory tagged cache memory	2008	-6.790909301981883	14.175873808622697	3245687
3246777	EDA	trading accuracy for energy in stochastic circuit design	2017	-6.860520076295153	13.714856276762207	3246804
3247118	EDA	a low-power low-area error-detecting latch for resilient architectures in 28-nm fdsoi	2016	-6.284269137234144	14.098088372761225	3247145
3247695	EDA	modeling of biaxial magnetic tunneling junction for multi-level cell stt-ram realization	2018	-6.381027890379214	13.952520565557814	3247722
3247849	EDA	aging effects of leakage optimizations for caches	2010	-5.359508527913405	13.851489790181564	3247876
3248542	EDA	low-power data address bus encoding method	2005	-6.729991358305743	13.77503962372071	3248569
3248580	Arch	vulnerabilities in mlc nand flash memory programming: experimental analysis, exploits, and mitigation techniques	2017	-5.380254574193363	13.86663292777691	3248607
3249029	EDA	level conversion for dual-supply systems	2003	-6.5947738111322	13.603682745811765	3249056
3249483	EDA	a test method for finding boundary currents of 1t1r memristor memories	2016	-6.0820749817755315	13.540493017499724	3249510
3249861	Arch	enhancing signal integrity through a low-overhead encoding scheme on address buses	2003	-5.854024434353522	13.366500489413106	3249888
3250441	Arch	a novel dummy bitline driver for read margin improvement in an esram	2008	-6.2813324427388055	13.65163807375453	3250468
3250697	EDA	single-phase power-gating adiabatic flip-flops	2008	-6.930912653882255	13.959683737732925	3250724
3251062	Arch	reading spin-torque memory with spin-torque sensors	2013	-5.921846306366208	14.10081230345454	3251089
3251553	EDA	a novel self-referenced ferroelectric-memory readout scheme	2015	-6.339337932897926	13.793268053241606	3251580
3251748	EDA	method to evaluate energy saving techniques in data buses	2014	-6.8541912532996525	13.221956980990667	3251775
3252043	EDA	sub-clock power-gating technique for minimising leakage power during active mode	2011	-6.354832863198483	13.632065409503856	3252070
3253270	EDA	energy-efficient level shifter topology	2015	-6.939528941668207	13.696234635451786	3253297
3253535	EDA	selective time borrowing for dsp pipelines with hybrid voltage control loop	2012	-5.767293052045529	13.784102172352359	3253562
3253544	Arch	a full-sensing-margin dual-reference sensing scheme for deeply-scaled stt-ram	2018	-6.77305413006164	14.020527553661006	3253571
3253581	EDA	ultra low voltage cmos gates	2006	-6.821807692269478	13.733439285154931	3253608
3253682	Embedded	a 3-port register file design for improved fault tolerance on resistive defects in core-cells	2006	-5.6456902901300285	13.293462913401791	3253709
3254378	Arch	process variation tolerant 3t1d-based cache architectures	2007	-5.414722135805026	13.931677151135414	3254405
3255701	EDA	improving the reliability of ro puf using frequency offset	2014	-6.074776287145815	14.321115363562715	3255728
3256126	EDA	influence of refresh circuits connected to low power digital quasi-floating gate designs	2006	-6.510062335451914	13.912998685260494	3256153
3256141	EDA	design of nonvolatile mram bitcell	2017	-6.138498747780216	13.889032290640097	3256168
3258194	EDA	optimal redundancy designs for cnfet-based circuits	2014	-6.282962422935495	13.683774971137463	3258221
3258770	Arch	timing-variation-aware multiple-valued current-mode circuit for a low-power pipelined system	2009	-6.995667079766685	13.66277224665316	3258797
3258968	EDA	a high-density optically reconfigurable gate array using dynamic method	2004	-5.676435246752892	13.868704876321312	3258995
3258980	EDA	towards zero bit-error-rate physical unclonable function: mismatch-based vs. physical-based approaches in standard cmos technology	2015	-6.13479259362759	14.694816697690866	3259007
3259083	EDA	advanced soft-error-rate (ser) estimation with striking-time and multi-cycle effects	2014	-5.895664538568028	13.267983502257431	3259110
3259332	EDA	magnetic domain-wall racetrack memory-based nonvolatile logic for low-power computing and fast run-time-reconfiguration	2016	-5.621411715467997	14.000351882521825	3259359
3259920	EDA	simulation study of aging in cmos binary adders	2014	-5.974445116733607	13.455315860151641	3259947
3260414	EDA	fault detection and correction in processing aes encryption algorithm	2015	-5.382801101336727	14.785846443770616	3260441
3260581	EDA	architecting a common-source-line array for bipolar non-volatile memory devices	2012	-6.042623125016253	13.939304303361983	3260608
3260711	Arch	a dynamic-adjusting threshold-voltage scheme for finfets low power designs	2013	-6.572443616217001	13.87472838851369	3260738
3261106	EDA	offset-compensated cross-coupled pfet bit-line conditioning and selective negative bit-line write assist for high-density low-power sram	2015	-6.699328858894671	14.139434532419667	3261133
3262304	EDA	leakage optimization using transistor-level dual threshold voltage cell library	2009	-6.583040180799304	13.304586896817039	3262331
3262773	EDA	bus-invert coding for low-power i/o	1995	-5.803232398563253	13.613442556354189	3262800
3263267	EDA	a 40 nm inverse-narrow-width-effect-aware sub-threshold standard cell library	2011	-6.919166115409488	13.715236913021352	3263294
3265275	EDA	cmos driver-receiver pair for low-swing signaling for low energy on-chip interconnects	2009	-7.030288174651222	13.763352008264668	3265302
3265783	EDA	enhancing power analysis attacks against cryptographic devices	2006	-5.612157485663222	15.083078213836627	3265810
3266091	EDA	energy delay measures of barrel switch architectures for pre-alignment of floating point operands for addition	1997	-6.974778568154059	13.559064213078198	3266118
3267194	EDA	a 286f2/cell distributed bulk-current sensor and secure flush code eraser against laser fault injection attack	2018	-5.349860664121589	14.819899735876751	3267221
3267312	Arch	lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links	2009	-6.700499000448617	13.817503677849087	3267339
3268572	EDA	ultra-efficient fuzzy min/max circuits based on carbon nanotube fets	2018	-7.122221807936876	13.225744181655712	3268599
3269205	Arch	a novel floating gate circuit family with subthreshold voltage swing for ultra-low power operation	2008	-5.850051239817296	14.137849504421235	3269232
3269331	EDA	slew-rate monitoring circuit for on-chip process variation detection	2013	-6.288134325622603	13.464642381647186	3269358
3269758	EDA	carbon nanotube correlation: promising opportunity for cnfet circuit yield enhancement	2010	-5.948078597412803	13.266438597751833	3269785
3272577	EDA	built-in binary code inversion technique for on-chip flash memory sense amplifier with reduced read current consumption	2014	-6.778413147885567	14.134222654120734	3272604
3272608	EDA	low-power high-performance finfet sequential circuits	2007	-6.286131402143402	13.745105373268972	3272635
3272876	EDA	low power memristor-based reram design with error correcting code	2012	-6.604380351442994	14.063997331805151	3272903
3273094	EDA	17.2 5.6mb/mm2 1r1w 8t sram arrays operating down to 560mv utilizing small-signal sensing with charge-shared bitline and asymmetric sense amplifier in 14nm finfet cmos technology	2016	-6.716783327544322	14.091870500708922	3273121
3273244	Arch	a logic-in-memory design with 3-terminal magnetic tunnel junction function evaluators for convolutional neural networks	2017	-6.145818001549642	13.249650184094698	3273271
3273478	Arch	latch-up in finfet technologies	2018	-5.816252136068796	13.516487439670565	3273505
3273884	EDA	parallel and serial computation in nanomagnet logic: an overview	2018	-6.9680377101555635	13.368405879905335	3273911
3274281	Arch	energy-optimal dynamic thermal management: computation and cooling power co-optimization	2010	-5.584241644951783	13.996877412551214	3274308
3274796	EDA	selective clock gating by using wasting toggle rate	2009	-6.535937436710155	13.35065555713816	3274823
3274858	EDA	low-power two's-complement multiplication based on selective activation	2012	-6.715787907750044	13.219087898086393	3274885
3276177	EDA	leaf: a system level leakage-aware floorplanner for socs	2007	-6.092595186321907	13.4076269181089	3276204
3276842	Mobile	sensing margin enhancement techniques for ultra-low-voltage srams utilizing a bitline-boosting current and equalized bitline leakage	2012	-6.58844083390736	14.03151895738041	3276869
3276914	EDA	a novel fast glitchless 7-3 counter with a new structure	2014	-7.152899882217772	13.580850377820527	3276941
3277088	Arch	scalable 0.35 v to 1.2 v sram bitcell design from 65 nm cmos to 28 nm fdsoi	2014	-6.800081471387967	14.172373627824488	3277115
3277881	EDA	criticality-based routing for fpgas with reverse body bias switch box architectures	2013	-6.230487028161105	13.367497563030492	3277908
3278225	Arch	28nm utbb fdsoi product reliability/performance trade-off optimization through body bias operation	2015	-5.415477827996835	13.207248239471994	3278252
3279349	Arch	a 300 mv 494gops/w reconfigurable dual-supply 4-way simd vector processing accelerator in 45 nm cmos	2010	-6.742274567192142	14.214739363312294	3279376
3279720	EDA	statistical modeling of metal-gate work-function variability in emerging device technologies and implications for circuit design	2008	-6.173564205128017	13.303636475038095	3279747
3279840	EDA	a source-synchronous 90gb/s capacitively driven serial on-chip link over 6mm in 65nm cmos	2012	-6.10144972903332	14.147113156508276	3279867
3279913	EDA	delay-variation-tolerant fir filter architectures based on the residue number system	2013	-5.932591137059713	13.345495048641947	3279940
3280271	Arch	single event effects sensitivity of low energy proton in xilinx zynq-7010 system-on chip	2017	-6.19699504574687	13.347084376779824	3280298
3280500	Arch	multi-level magnetic ram using domain wall shift for energy-efficient, high-density caches	2013	-5.781895596078877	14.175336352771854	3280527
3280585	EDA	machine learning for noise sensor placement and full-chip voltage emergency detection	2017	-5.648193193951113	13.283212106296775	3280612
3281014	Mobile	aggressive voltage and temperature control for power saving in mobile application processors	2018	-5.762077316981866	14.179274746250913	3281041
3281326	Arch	false error study of on-line soft error detection mechanisms	2008	-5.939524115936446	13.787181071929595	3281353
3281452	Visualization	design and evaluation of a delay-based fpga physically unclonable function	2012	-5.608683024664684	14.675534531897604	3281479
3281690	EDA	5.5ghz system z microprocessor and multi-chip module	2013	-6.210293336046777	14.052390466171328	3281717
3282555	EDA	a comparative analysis of delay based puf implementations on fpga	2009	-5.654144508695227	14.910117160460564	3282582
3282614	EDA	a 11-transistor nanoscale cmos memory cell for hardening to soft errors	2011	-6.2993385378894615	13.849526130452508	3282641
3283481	Arch	a high speed low voltage latch type sense amplifier for non-volatile memory	2016	-6.341011258865249	13.992819641833186	3283508
3283793	EDA	test scheduling for multicore socs with dynamic voltage scaling and multiple voltage islands	2011	-5.516022976834528	13.262853897286627	3283820
3285206	EDA	a novel charge recycling design scheme based on adiabatic charge pump	2007	-6.771406844672176	14.035455837175634	3285233
3285575	EDA	the timing control design of 65nm block ram in fpga	2013	-5.531571584811966	13.340795337280676	3285602
3286242	EDA	tradeoffs between rto and rtz in wchb qdi asynchronous design	2014	-6.926664481566111	13.35519822417782	3286269
3286896	Arch	a comparison of asynchronous qdi templates using static logic	2017	-6.3486323004433975	13.482705375604796	3286923
3288148	EDA	celoncel: effective design technique for 3-d monolithic integration targeting high performance integrated circuits	2011	-5.85723553948392	13.703656583979376	3288175
3290238	EDA	an efficient approach for managing power consumption hotspots distribution on 3d fpgas	2008	-6.174510692998957	13.531492176334796	3290265
3291204	EDA	fpga glitch power analysis and reduction	2011	-6.872505033258514	13.550593617346756	3291231
3291607	Arch	exploring error-tolerant low-power multiple-output read scheme for memristor-based memory arrays	2015	-6.409001088397878	14.003751384996367	3291634
3291721	Arch	dynamic reconfigurable architecture for a low-power despreader in vsf-ofcdm systems	2007	-5.856424424571537	13.358873834469586	3291748
3292028	Arch	a 151-mm$^{2}$  64-gb 2 bit/cell nand flash memory in 24-nm cmos technology	2012	-6.746644111238087	14.193033844643658	3292055
3292474	EDA	synchronization method for sca and fault attacks	2011	-5.5918743966174365	14.871966262111584	3292501
3292890	Crypto	adaptive subthreshold leakage reduction through n/p wells reverse biasing	2004	-6.154375063550693	13.826765241636114	3292917
3293387	Arch	digitally programmable sram timing for nano-scale technologies	2011	-5.896048870943996	13.670190735396915	3293414
3293498	EDA	subthreshold sram with write assist technique using on-chip threshold voltage monitoring circuit	2011	-6.180407638583557	13.846538564684687	3293525
3294605	Arch	transition reduction in memory buses using sector-based encoding techniques	2004	-6.213846334105019	14.196969287566912	3294632
3295891	EDA	reliability analysis of power gated sram under combined effects of nbti and pbti in nano-scale cmos	2010	-6.082156637771694	13.676966555253186	3295918
3298242	EDA	assec: an asynchronous self-checking risc-based processor	2004	-5.905301679249183	13.638632218225426	3298269
3298670	EDA	an 11,424 gate-count dynamic optically reconfigurable gate array with a photodiode memory architecture	2009	-5.891542295574707	13.859025001062331	3298697
3299095	EDA	incorporating the impacts of workload-dependent runtime variations into timing analysis	2013	-5.407036294844357	13.283787912083726	3299122
3299545	Arch	dynamic voltage scaling for power aware fast fourier transform (fft) processor	2005	-6.8559340522561945	13.978073609726493	3299572
3301628	EDA	zz-hvs: zig-zag horizontal and vertical sleep transistor sharing to reduce leakage power in on-chip sram peripheral circuits	2008	-6.274083930610511	13.959446065289946	3301655
3303714	EDA	12.1 a 7nm 256mb sram in high-k metal-gate finfet technology with write-assist circuitry for low-vmin applications	2017	-6.4664259230126575	13.992338056635909	3303741
3303897	EDA	precomputation-based guarding for dynamic and leakage power reduction	2003	-6.963497770173291	13.530933387355883	3303924
3304496	EDA	multi-bit flip-flop usage impact on physical synthesis	2012	-6.480431145442891	13.307682079367984	3304523
3304991	EDA	temperature gradient exploration method for determining the appropriate number of cells in mesh-based thermal analysis	2018	-5.366521190584255	13.311615591895507	3305018
3305595	EDA	high performance and energy-efficient in-memory computing architecture based on sot-mram	2017	-6.043744557611654	14.348257331568625	3305622
3305914	EDA	a write-time based memristive puf for hardware security applications	2013	-5.455769627106676	14.936628699649795	3305941
3306125	EDA	diode-footed domino: a leakage-tolerant high fan-in dynamic circuit design style	2004	-7.046200661171241	13.813950054267538	3306152
3307325	EDA	an 800 mhz mixed-vt 4t gain-cell embedded dram in 28 nm cmos bulk process for approximate computing applications	2017	-6.119103385067247	14.194045350776848	3307352
3307538	EDA	a new technique for jointly optimizing gate sizing and supply voltage in ultra-low energy circuits	2006	-6.25688154735478	13.439347708593251	3307565
3307638	EDA	accurate performance evaluation of vlsi designs with selected cmos process parameters	2018	-5.920782856826185	13.257031180542596	3307665
3307880	EDA	device circuit and technology co-optimisation for finfet based 6t sram cells beyond n7	2017	-6.108262008131291	13.736879401244039	3307907
3308686	EDA	transition skew coding for global on-chip interconnect	2008	-6.865263931890182	13.40617517891093	3308713
3310312	EDA	dll-assisted clock synchronization method for multi-die ics	2017	-5.746132442259411	13.311730629494088	3310339
3310685	EDA	energy-efficient fpga interconnect design	2006	-5.662505998645084	14.069197297011687	3310712
3311372	EDA	low-power sram circuit design	1999	-6.8495576167425405	13.968494126455452	3311399
3312028	EDA	on-chip aging sensor circuits for reliable nanometer mosfet digital circuits	2010	-6.443746665129724	13.81286440308832	3312055
3312409	EDA	power optimization of fpga interconnect via circuit and cad techniques	2016	-6.768256306643106	13.382369305799976	3312436
3313169	EDA	a novel asymmetrical sram cell tolerant to soft errors	2015	-6.498759208814362	13.990923133478471	3313196
3313272	EDA	spin mosfets as a basis for spintronics	2006	-5.768980918202683	13.607466605229499	3313299
3314705	EDA	towards logic-in-memory circuits using 3d-integrated nanomagnetic logic	2016	-6.23351239871516	13.807337476416595	3314732
3316334	EDA	domain wall memory based digital signal processors for area and energy-efficiency	2015	-6.490524689290353	14.31618071041248	3316361
3316407	EDA	ultra-low-leakage and high-performance logic circuit design using multiparameter asymmetric finfets	2016	-6.778838221482871	14.029540328457786	3316434
3317580	Arch	a temperature-independent puf with a configurable duty cycle of cmos ring oscillators	2016	-6.012652371632229	14.784100914102517	3317607
3318246	EDA	ultra-low power hybrid cmos-magnetic logic architecture	2012	-6.553347535921461	13.754172705682675	3318273
3318423	EDA	analysis and design of energy-efficient data-dependent sram	2017	-5.963093813239051	13.835906871212895	3318450
3319093	Metrics	static noise margin and soft-error rate simulations for thin film transistor cell stability in a 4 mbit sram design	1995	-6.5233325505437065	13.98926215802841	3319120
3319847	EDA	asynchronous domino logic pipeline design based on constructed critical data path	2015	-7.165291067389165	13.761588916292215	3319874
3319926	Arch	seu-hardened dual data rate flip-flop using c-elements	2010	-6.489929608419683	14.012279352729168	3319953
3319934	EDA	a comparative study of nanowire crossbar and mosfet logic implementations	2011	-6.686117675618171	13.564746081534505	3319961
3320391	Arch	a high-speed low-power multi-vdd cmos/simox sram with lv-ttl level input/output pinsâwrite/read assist techniques for 1-v operated memory cells	2010	-6.986821990464484	14.146044586327672	3320418
3320866	SE	application of functional iddq testing in a vliw processor towards detection of aging degradation	2015	-5.642138575784602	13.207717750499002	3320893
3321549	Arch	stt-ram write energy consumption reduction by differential write termination method	2015	-6.444154456611736	14.127462826511982	3321576
3321925	EDA	stochastic computation with spin torque transfer magnetic tunnel junction	2015	-6.547901145863151	13.800894876339312	3321952
3322619	EDA	fundamental logics based on two phase clocked adiabatic static cmos logic	2009	-7.080878213346098	14.349254225879204	3322646
3322924	Arch	an fpga architecture supporting dynamically controlled power gating	2010	-6.250096786646358	13.454097931746624	3322951
3323408	EDA	a new sense amplifier topology with improved performance for high speed sram applications	2016	-6.5382929588075545	13.392942011930018	3323435
3323558	EDA	robust ultra-low power sub-threshold dtmos logic	2000	-6.975487635544773	13.668566055731185	3323585
3323796	EDA	post-p&r performance and power analysis for rram-based fpgas	2018	-6.1591780688427535	13.477456291575715	3323823
3323908	EDA	180nm 4mb high speed high reliability embedded sonos flash memory	2006	-6.847405225860722	14.194541336580976	3323935
3324510	EDA	imperfection-immune vlsi logic circuits using carbon nanotube field effect transistors	2009	-5.368845114927336	13.278385376251755	3324537
3324528	EDA	asynchronous high throughput noc under high process variation	2013	-5.897212776070727	13.618162804839788	3324555
3324938	Embedded	performance sensor for tolerance and predictive detection of delay-faults	2014	-5.955151163921014	13.537953397858347	3324965
3325434	EDA	temporal performance degradation under nbti: estimation and design for improved reliability of nanoscale circuits	2006	-5.810652446241301	13.255295580561334	3325461
3325441	EDA	processor with 4.9-Î¼s break-even time in power gating using crystalline in-ga-zn-oxide transistor	2013	-6.473808799413617	13.91010336308658	3325468
3325459	EDA	the lsi implementation of a memory based field programmable device for mcu peripherals	2014	-6.790368657688191	14.095847187782805	3325486
3325724	HPC	statistical characterization of chip power behavior at post-fabrication stage	2011	-5.487181981531227	13.488550256030312	3325751
3325965	EDA	configurable inputâoutput power pad for wafer-scale microelectronic systems	2013	-6.1135113517072925	13.91038566688314	3325992
3327714	EDA	ultralow-power high-speed flip-flop based on multimode finfets	2015	-6.8148454421804034	13.926271241999546	3327741
3327887	EDA	a new field-assisted access scheme of stt-ram with self-reference capability	2014	-6.296510733700117	14.08759002509836	3327914
3328020	Crypto	performance characterization of pipelined s-box implementations for the advanced encryption standard	2014	-6.923491598802341	14.869647700912044	3328047
3328138	EDA	a minimum total power methodology for projecting limits on cmos gsi	2000	-6.450342834951072	13.726393013990238	3328165
3328234	EDA	tag simplification: achieving power efficiency through reducing the complexity of the wakeup logic	2011	-6.14998648720671	13.755131385485331	3328261
3328360	Arch	a novel ropuf for hardware security	2015	-5.7775230846571874	14.887988682044284	3328387
3329182	EDA	on-chip monitoring and compensation scheme with fine-grain body biasing for robust and energy-efficient operations	2016	-5.312235000803085	13.848893545521287	3329209
3329362	Crypto	dpa attacks on keys stored in cmos cryptographic devices through the influence of the leakage behavior	2006	-5.424357893864172	14.497950399648662	3329389
3329665	EDA	effect of nbti/pbti aging and process variations on write failures in mosfet and finfet flip-flops	2015	-5.937009825298758	13.403814778195985	3329692
3329707	EDA	a 90nm 1.8v 512mb diode-switch pram with 266mb/s read throughput	2007	-6.825885226351415	13.866123456894824	3329734
3329772	EDA	experimental study of the adaptive body bias on-chip (abboc) for bias temperature instability (bti) and process variations (pv) compensation	2018	-6.702227067258852	14.072755737713447	3329799
3329837	Robotics	low clock swing d flip-flops design by using output control and mtcmos	2006	-6.875496741050212	13.705110467237716	3329864
3330547	EDA	low power 8t sram using 32nm independent gate finfet technology	2008	-6.413382992871107	13.858846271959527	3330574
3330952	EDA	programmable supply boosting techniques for near threshold and wide operating voltage sram	2017	-6.449212105831014	14.121329148405454	3330979
3331446	EDA	review and future prospects of low-voltage ram circuits	2003	-6.012631143578617	13.886218712997145	3331473
3332170	EDA	towards robust nano-cmos sense amplifier design: a dual-threshold versus dual-oxide perspective	2011	-6.58580400894727	13.680700579118982	3332197
3332671	EDA	row-based dual vdd assignment, for a level converter free csa design and its near-threshold operation	2013	-6.895040568768808	14.052159199137275	3332698
3332672	Arch	impact of write pulse and process variation on 22Â nm finfet-based stt-ram design: a device-architecture co-optimization approach	2015	-6.2786201219919	14.161150114843357	3332699
3332868	EDA	layout-aware optimization of stt mrams	2012	-6.595229607684719	13.86608395760169	3332895
3333484	EDA	device-circuit co-optimization for robust design of finfet-based srams	2013	-6.008186534458868	13.246673814075349	3333511
3333714	EDA	an optimization of bus interconnects pitch for low-power and reliable bus encoding scheme	2006	-6.564262427972027	13.227851603492432	3333741
3334466	PL	dark-silicon aware design space exploration	2018	-5.674768498794693	13.427739395089585	3334493
3335318	EDA	design of a fault-tolerant three-dimensional dynamic random-access memory with on-chip error-correcting circuit	1993	-5.4262164541853695	13.591072696658248	3335345
3337380	Arch	hierarchical lut structures for leakage power reduction (abstract only)	2005	-6.435016067369548	13.876952499595205	3337407
3337405	EDA	synchronous to asynchronous conversion - a case study: the blowfish algorithm implementation	1999	-6.134677862927108	14.813865599534633	3337432
3337599	EDA	3-d-tcad-based parasitic capacitance extraction for emerging multigate devices and circuits	2013	-5.788504150076675	13.27622776881272	3337626
3338140	EDA	robust design of high fan-in/out subthreshold circuits	2005	-6.348515280254982	13.568382012941878	3338167
3339167	EDA	cooperative on-chip temperature estimationusing multiple virtual sensors	2015	-5.38360686850588	13.949763276174373	3339194
3339471	EDA	dual mode logicâdesign for energy efficiency and high performance	2013	-7.019876493185332	13.960575206798413	3339498
3340252	EDA	impact of transistor aging on rf low noise amplifier performance of 28nm technology: reliability assessment	2013	-6.078581991251898	13.317215452592535	3340279
3340414	EDA	crista: a new paradigm for low-power, variation-tolerant, and adaptive circuit synthesis using critical path isolation	2007	-6.12783045917741	13.527613850851607	3340441
3340538	Crypto	a 2.8 ns 30 uw/mhz area-efficient 32-b manchester carry-bypass adder	2001	-7.211845154421217	13.771110034677653	3340565
3342726	EDA	characterization of a novel 10t low-voltage sram cell with high read and write margin for 20nm finfet technology	2017	-6.773004097478098	14.131046927192767	3342753
3343320	EDA	a high-speed truly random number generator based on an autonomous chaotic oscillator	2014	-5.7751663382560094	15.103706874998007	3343347
3343987	EDA	notice of violation of ieee publication principles>br>selective triple modular redundancy for single event upset (seu) mitigation	2009	-5.513050542303679	13.379378960829735	3344014
3344030	EDA	table-based total power consumption estimation of memory arrays for architects	2004	-5.593049918219056	13.264053353199131	3344057
3345096	EDA	a comparative analysis and design of quantum-dot cellular automata memory cell architecture	2012	-6.5445300711249565	13.957153708861089	3345123
3345234	HPC	a 64-mb chain feram with quad bl architecture and 200 mb/s burst mode	2010	-6.82984690683487	14.198534249037676	3345261
3345924	EDA	an implementation of a 32-bit arm processor using dual power supplies and dual threshold voltages	2003	-5.5877415418407415	14.004201025474364	3345951
3346556	EDA	graphene nanoribbon crossbar architecture for low power and dense circuit implementations	2014	-6.77876329478211	13.669655407217627	3346583
3347046	EDA	reliability- and process variation-aware placement for fpgas	2010	-5.476189597721289	13.326481060778693	3347073
3347972	EDA	design and analysis of a 32 nm pvt tolerant cmos sram cell for low leakage and high stability	2010	-6.564120526148108	13.815075955280856	3347999
3348087	EDA	clock-free mtcmos flip-flops with high speed and low power	2005	-6.9627682056492874	13.827914371008143	3348114
3348541	EDA	using body bias when upsizing length for maximizing the static noise margins of cmos gates	2013	-6.6553575624520365	13.581961103009364	3348568
3348829	EDA	a 1ghz hardware loop-accelerator with razor-based dynamic adaptation for energy-efficient operation	2013	-5.468626027736906	13.84341160103554	3348856
3349006	EDA	pushing minimum energy limits by optimal asymmetrical back plane biasing in 28 nm utbb fd-soi	2016	-6.617598312801047	13.63754968144526	3349033
3349074	EDA	soft error hardening for asynchronous circuits	2007	-5.969730164396026	13.648266399032822	3349101
3350828	EDA	stt-mram cell design with partial source line planes: improving the trade-off between area and series resistance	2015	-6.564540400922836	13.569255430391493	3350855
3351220	EDA	improved write margin 6t-sram for low supply voltage applications	2009	-6.5703826749598715	13.890284879347815	3351247
3352547	EDA	reliability concerns on time-to-digital converter due to bias temperature instability in nanometer era	2015	-6.320956685199622	13.798573902944154	3352574
3352677	Arch	an embedded microprocessor radiation hardened by microarchitecture and circuits	2016	-5.348828294581121	13.850763597858435	3352704
3352926	EDA	total power optimization for combinational logic using genetic algorithms	2010	-6.509832135732433	13.323602785224136	3352953
3353214	EDA	ultra low-power high-speed flexible probabilistic adder for error-tolerant applications	2011	-6.066669696467081	13.384176530340874	3353241
3353562	Arch	power efficient multiplexer using dldff synchronous counter	2011	-7.1892048818635965	13.800641095052988	3353589
3353912	EDA	a memristor-based memory cell using ambipolar operation	2011	-6.637327450877807	13.650884433741885	3353939
3354005	EDA	verilog â a compact model of a me-mtj based xnor/nor gate	2017	-6.922506484641816	13.407362840267206	3354032
3354749	EDA	a versatile architecture for long-term monitoring of single-event transient durations	2017	-5.44093359965934	13.307995128447256	3354776
3355338	EDA	optimal dc/ac data bus inversion coding	2018	-7.109247201271387	13.645101368271785	3355365
3355930	EDA	on-chip analog current equalizer as a countermeasure against side-channel attacks in cmos nanometer technology	2016	-5.60091319109272	15.032435972980268	3355957
3356147	EDA	power management verification experiences in wireless socs	2011	-5.4280473577663235	13.368255341311624	3356174
3356510	EDA	fine-grain reconfigurable logic cells based on double-gate cntfets	2011	-6.625291781923484	13.35454544446948	3356537
3357492	EDA	adaptation to temperature-induced delay variations in logic circuits using low-overhead online delay calibration	2007	-5.938204183350818	13.609708266362386	3357519
3358282	EDA	a simulation and experimental study of input decoupled partially adiabatic logic (idpal)	2018	-6.901271576096178	13.674261110196507	3358309
3358522	EDA	gate-level body biasing technique for high-speed sub-threshold cmos logic gates	2014	-6.511906261339848	13.64885139628782	3358549
3358622	Arch	sensing cpu voltage noise through electromagnetic emanations	2018	-5.347971450595455	13.978318432679751	3358649
3358687	EDA	ds2is: dictionary-based segmented signal inversion scheme for low power dynamic bus design	2006	-6.7752760117554445	13.334094788898845	3358714
3358767	EDA	design and synthesis of pareto buffers offering large range runtime energy/delay tradeoffs via combined buffer size and supply voltage tuning	2009	-6.418221023403242	13.397036340186707	3358794
3359184	EDA	low power magnetic flip-flop based on checkpointing and self-enable mechanism	2013	-5.9934563553751525	14.054901183513213	3359211
3360218	Arch	easy-to-build arbiter physical unclonable function with enhanced challenge/response set	2013	-5.598422975624583	15.110449276172806	3360245
3363049	EDA	analytical study of complementary memristive synchronous logic gates	2013	-6.970469304126648	13.646869336934127	3363076
3363638	EDA	characterization and compensation of performance variability using on-chip monitors	2014	-5.908334877410791	13.560908121394837	3363665
3364097	EDA	low-power high-speed on-chip asynchronous wave-pipelined cml serdes	2014	-7.170311494942013	13.96586507376782	3364124
3364522	EDA	a new methodology for single event transient suppression in flash fpgas	2013	-6.904306922465061	13.286167579098704	3364549
3364798	EDA	a thermal and process variation aware mtj switching model and its applications in soft error analysis	2012	-5.730163064727438	13.798504335280265	3364825
3365580	EDA	low-power content addressable memory with read/write and matched mask ports	2007	-6.952146618922846	14.195072435450705	3365607
3365673	EDA	low power multiple-value voltage-mode look-up table for quaternary field programmable gate arrays	2011	-7.0551950991570855	13.450690436631268	3365700
3365690	EDA	theoretical and practical limits of dynamic voltage scaling	2004	-5.948861536123066	14.025240254663412	3365717
3365962	EDA	an energy-efficient circuit technique for single event transient noise-tolerance	2005	-6.464713605903236	13.64659030279911	3365989
3366274	EDA	a bdd-based design of an area-power efficient asynchronous adder	2010	-7.162109015182291	13.264265016596552	3366301
3366476	EDA	a fifo ring performance experiment	1997	-6.9203076322596155	13.854860802893572	3366503
3366785	EDA	activity profile driven simultaneous vt assignment and power switch sizing for leakage power minimization in nanometer cmos designs	2010	-6.563672076808874	13.340814257601275	3366812
3366964	EDA	a 512-kb level-2 cache design in 45-nm for low power ia processor silverthorne	2008	-6.672901122963041	14.029795557315225	3366991
3368601	Arch	low power asynchronous vlsi with nem relays	2014	-6.9393287075593175	13.922855762273397	3368628
3368719	EDA	a new methodology for design and simulation of nml circuits	2016	-6.513840938488437	13.494014402722813	3368746
3368919	Arch	a static power model for architects	2000	-5.427448748341588	13.771768595180449	3368946
3369237	Arch	the impact of liquid cooling on 3d multi-core processors	2009	-5.806912930972991	13.846204220577116	3369264
3369279	EDA	varipipe: low-overhead variable-clock synchronous pipelines	2009	-6.211878358418983	13.567373148472015	3369306
3369569	Arch	variation impact on ser of combinational circuits	2007	-5.936290231597968	13.403947387681342	3369596
3370154	EDA	circuit and physical design of the mdgrape-4 on-chip network links	2008	-6.6430709693249055	13.233951555173602	3370181
3370209	HPC	low power design of precomputation-based content-addressable memory	2008	-7.059639525520883	13.991851336735609	3370236
3370539	EDA	impact and mitigation of sense amplifier aging degradation using realistic workloads	2017	-5.886484337391845	13.842872726198506	3370566
3371740	EDA	optimization techniques for maximum power-efficiency of deep sub-micron cmos digital circuits	2000	-6.652335412342922	13.548013171728735	3371767
3372121	EDA	nbti aging tolerance in pipeline based designs nbti	2013	-5.675589265908704	13.36686405084368	3372148
3373830	EDA	systematic design of nanomagnet logic circuits	2013	-5.7157784555735445	13.408215298309452	3373857
3374307	EDA	ckvdd: a self-stabilization ramp-vdd technique for dynamic power reduction	2009	-6.89192821473205	13.718824234995074	3374334
3374312	EDA	xdxmos: a novel technique for the double-gate mosfets logic circuits - to achieve high drive current and small input capacitance together	2005	-6.686675076117443	13.738523676504498	3374339
3374991	Security	mitigating power- and timing-based side-channel attacks using dual-spacer dual-rail delay-insensitive asynchronous logic	2013	-5.3730393321007694	14.994937849525895	3375018
3375175	EDA	a 4mb conductive-bridge resistive memory with 2.3gb/s read-throughput and 216mb/s program-throughput	2011	-5.8281063884880195	14.066976204539365	3375202
3375277	Arch	a low-power static dual edge-triggered flip-flop using an output-controlled discharge configuration	2005	-7.077495450014334	13.677336094581467	3375304
3376511	EDA	zen: an energy-efficient high-performance Ã 86 core	2018	-5.916210932494151	14.263249256159966	3376538
3376808	Embedded	influence of magnetic fields and x-radiation on ring oscillators in fpgas	2014	-5.345372312977923	15.080386467854915	3376835
3376944	EDA	a novel dynamic power cutoff technique (dpct) for active leakage reduction in deep submicron cmos circuits	2006	-6.649658291213857	13.390291246767463	3376971
3378856	EDA	htd: a light-weight holosymmetrical transition detector based in-situ timing monitoring technique for wide-voltage-range in 40nm cmos	2017	-6.423058213728075	14.119362310800808	3378883
3379707	EDA	balancing wddl dual-rail logic in a tree-based fpga to enhance physical security	2014	-5.546309378056253	14.966793448708598	3379734
3380002	EDA	a 64 kb differential single-port 12t sram design with a bit-interleaving scheme for low-voltage operation in 32 nm soi cmos	2016	-6.79802285068161	14.198031255382451	3380029
3380016	Arch	system-level optimization of switched-capacitor vrm and core for sub/near-  $v_{t}$ computing	2014	-6.823792790320524	13.342281376727682	3380043
3380334	Arch	a 0.3-v operating, vth-variation-tolerant sram under dvs environment for memory-rich soc in 90-nm technology era and beyond	2006	-6.647615799830454	14.093947578666727	3380361
3381120	EDA	an integrated linear regulator with fast output voltage transition for dual-supply srams in dvfs systems	2010	-6.862700518275981	14.19301322781307	3381147
3381276	EDA	a micropower biomedical signal processor for mobile healthcare applications	2011	-6.137773930444567	14.722818733942935	3381303
3381585	EDA	how to live with uncertainties: exploiting the performance benefits of self-timed logic in synchronous design	2008	-5.6576044073567315	13.95921401049185	3381612
3382731	EDA	high-density 4t sram bitcell in 14-nm 3-d coolcube technology exploiting assist techniques	2017	-6.430666181446056	13.876266340804465	3382758
3382820	EDA	robust subthreshold logic for ultra-low power operation	2001	-7.023587229832697	13.697501798445716	3382847
3383560	Arch	a self-aware architecture for pvt compensation and power nap in near threshold processors	2017	-5.50197008559594	13.286094121360804	3383587
3383705	EDA	a cross-layer analysis of soft error, aging and process variation in near threshold computing	2016	-5.7212205867535655	13.82881445570272	3383732
3383726	EDA	2 gbps serdes design based on ibm cu-11 (130nm) standard cell technology	2006	-6.874604497656683	14.182280939526857	3383753
3383744	EDA	a novel si-tunnel fet based sram design for ultra low-power 0.3v vdd applications	2010	-6.696221501986736	13.84687887879596	3383771
3384565	EDA	phase-change-memory-based storage elements for configurable logic	2010	-6.254902643948367	13.879980686789374	3384592
3385088	EDA	an enhanced canary-based system with bist for sram standby power reduction	2011	-6.088759222387465	13.692257463379491	3385115
3385718	Arch	towards a memristive hardware secure hash function (memhash)	2017	-5.627570566442179	15.023075664211786	3385745
3385805	EDA	a low-latency asynchronous shift register	2004	-6.91729858599804	13.234418280341346	3385832
3386418	EDA	intra-die process parameter variation and leakage analysis of cache at the microarchitectural level	2007	-5.7428628028559405	13.594235642066668	3386445
3387148	EDA	a programmable and scalable technique to design spintronic logic circuits based on magnetic tunnel junctions	2011	-5.379619906680405	13.556115777069184	3387175
3387820	EDA	power model analysis using variable rate clock network in cmos processor	2016	-6.726966465801471	13.343009757417596	3387847
3388052	EDA	a low cost individual-well adaptive body bias (iwabb) scheme for leakage power reduction and performance enhancement in the presence of intra-die variations	2004	-6.3040732049612185	13.388078956310576	3388079
3388086	EDA	a low-power mtj-based nonvolatile fpga using self-terminated logic-in-memory structure	2016	-6.3706599708139295	13.771760930881767	3388113
3388415	EDA	fuzzy control of coding schemes for reducing energy dissipation in off-chip buses	2008	-6.995385220276098	13.738878819570004	3388442
3388745	EDA	exploring the design space of mixed swing quadrail for low-power digital circuits	1997	-6.711990977468625	13.435245800815586	3388772
3389165	EDA	ultra low power litho friendly local assist circuitry for variability resilient 8t sram	2012	-6.06316195943087	13.935978648277585	3389192
3390227	Arch	design optimization of sense amplifiers using deeply-scaled finfet devices	2015	-6.454449236487242	13.710656081085911	3390254
3390561	EDA	high speed interconnect through device optimization for subthreshold fpga	2011	-6.960696689661369	13.923839193211489	3390588
3390917	Arch	design and optimization of a strong puf exploiting sneak paths in resistive cross-point array	2017	-6.100973361176718	14.083460643489426	3390944
3391211	EDA	low power and temperature compatible finfet based full adder circuit with optimised area	2016	-6.976330200946463	13.790568225825863	3391238
3391933	EDA	asynchronous adiabatic logic	2007	-6.997230137051555	13.635306641014724	3391960
3393461	ECom	low-voltage swing clock distribution schemes	2001	-6.885206606108245	13.834336486820984	3393488
3394016	Arch	an aging-resistant ro-puf for reliable key generation	2016	-5.7145267720805455	14.825377548852199	3394043
3394422	Arch	towards ultra-high-speed cryogenic single-flux-quantum computing	2018	-6.4883153520613295	13.78049696631099	3394449
3395175	EDA	true random number generator circuits based on single- and multi-phase beat frequency detection	2014	-6.150134503901483	15.061112699032426	3395202
3395662	Arch	1 mb 0.41 ÂµmÂ² 2t-2r cell nonvolatile tcam with two-bit encoding and clocked self-referenced sensing	2014	-6.8963082502502635	14.174304827942061	3395689
3397200	EDA	substrate noise influence on circuit performance in variable threshold-voltage scheme	1996	-6.9825092132230635	13.553428113704893	3397227
3397552	Arch	nonvolatile logic and memory devices based on spintronics	2015	-5.479165847314793	13.859052992899619	3397579
3398000	EDA	symmetric write operation for 1t-1mtj stt-ram cells using negative bitline technique	2015	-6.673668051540048	14.134361282831064	3398027
3398110	EDA	design of low power and high read stability 8t-sram memory based on the modified gate diffusion input (m-gdi) in 32 nm cntfet technology	2015	-6.906542670299228	14.048090318547173	3398137
3398288	EDA	a low-voltage, low-power 4-bit bcd adder, designed using the clock gated power gating, and the dvt scheme	2013	-7.2301446914361085	13.831320171741721	3398315
3398783	EDA	energy-efficient skewed static logic design with dual vt	2001	-7.141147875017638	13.673097338222249	3398810
3399534	EDA	modeling and optimization approach to robust and low-power finfet sram design in nanoscale era	2005	-6.524996966445054	13.599899298044232	3399561
3400016	HCI	exploiting temporal discharge current information to improve the efficiency of clustered power-gating	2009	-6.727061608419397	13.221952382688913	3400043
3400034	EDA	low-overhead, digital offset compensated, sram sense amplifiers	2009	-6.398785173055928	13.981747879363404	3400061
3400980	EDA	power distribution techniques for dual vdd circuits	2006	-6.7119462519029165	13.268024742622096	3401007
3401481	Arch	ultra-low-energy adiabatic dynamic logic circuits using nanoelectromechanical switches	2015	-6.674612740607411	13.767442182633667	3401508
3401595	Mobile	vlsi design of trusted virtual sensors	2018	-5.894374059995982	15.010997365395104	3401622
3401687	Arch	a footprint-constrained efficiency roadmap for on-chip switched-capacitor dc-dc converters	2015	-6.176411007632423	13.576216507291928	3401714
3401727	Arch	resonant-clock design for a power-efficient, high-volume x86-64 microprocessor	2012	-6.189784874202752	14.145919725906474	3401754
3402010	EDA	vlsi design and analysis of multipliers for low power	2009	-7.1312362206217825	13.285524056648034	3402037
3402585	EDA	design method of mtcmos power switch for low-voltage high-speed lsis	1999	-6.932599617572457	13.317801051746725	3402612
3402696	EDA	dynamic error tracking and supply voltage adjustment for low power	2015	-6.331248296333097	13.941600557137376	3402723
3402850	EDA	finsal: finfet-based secure adiabatic logic for energy-efficient and dpa resistant iot devices	2018	-6.0132401373727005	15.07631041468492	3402877
3403561	EDA	a 0.45-v 300-mhz 10t flowthrough sram with expanded write/ read stability and speed-area-wise array for sub-0.5-v chips	2010	-6.803222750533987	14.128217905424956	3403588
3403684	EDA	dynamic soft error hardening via joint body biasing and dynamic voltage scaling	2011	-5.910194313710642	13.351363440482595	3403711
3404122	Arch	variation-aware pipelined cores through path shaping and dynamic cycle adjustment: case study on a floating-point unit	2018	-5.582081458187389	13.865960363564046	3404149
3404264	EDA	high-efficiency soft-error-tolerant digital signal processing using fine-grain subword-detection processing	2010	-5.451983012345563	13.256897132243747	3404291
3404342	Arch	circuit-level benchmarking of access devices for resistive nonvolatile memory arrays	2014	-6.042005561405129	13.992550023761137	3404369
3404732	EDA	cost-effective set-tolerant clock distribution network design by mitigating single event transient propagation	2016	-5.414603903386394	13.380257987335828	3404759
3405763	Arch	data backup optimization for nonvolatile sram in energy harvesting sensor nodes	2017	-5.368872217723547	14.234740981977804	3405790
3405918	EDA	a method for correcting the functionality of a wire-pipelined circuit	2004	-5.460940838828646	13.443395224712301	3405945
3406292	EDA	voltage scaled stt-mrams towards minimum-energy write access	2016	-5.9712664415758825	14.03647182145009	3406319
3406356	EDA	exploration of ring oscillator design space for temperature measurements on fpgas	2012	-5.978975236518076	13.503671468874	3406383
3406618	EDA	fpga lut delay degradation due to hci: experiment and simulation results	2016	-5.7167188201254255	13.444766360462642	3406645
3406768	EDA	design and performance analysis of ultra fast cnfet comparator and cmos implementation comparison	2012	-7.036441274019473	13.672195949727811	3406795
3407318	EDA	an instruction driven adaptive clock phase scaling with timing encoding and online instruction calibration for a low power microprocessor	2018	-6.310604140732412	13.927744767079133	3407345
3407702	Security	novel strong puf based on nonlinearity of mosfet subthreshold operation	2013	-5.6787116874415675	15.01905031858682	3407729
3408197	EDA	standby and dynamic power minimization using enhanced hybrid power gating structure for deep-submicron cmos vlsi	2017	-6.62618749150108	13.98732291319726	3408224
3408709	EDA	a methodology for local resonant clock synthesis using lc-assisted local clock buffers	2011	-6.9493785175268075	13.760335132268626	3408736
3410266	Arch	variation-effect analysis of mtj-based multiple-valued programmable resistors	2014	-6.925431703900702	13.457416616270736	3410293
3410395	EDA	towards thermal profiling in cmos/memristor hybrid rram architectures	2012	-5.570887911895472	13.969521741855845	3410422
3410508	EDA	process variation and temperature-aware reliability management	2010	-5.461152785747531	13.8164440129645	3410535
3410556	EDA	75nm 7gb/s/pin 1gb gddr5 graphics memory device with bandwidth-improvement techniques	2009	-6.2051241363961624	14.022174589669447	3410583
3410645	Crypto	system of nano-silver inkjet printed memory cards and pc card reader and programmer	2011	-5.350038556207332	14.85517449677933	3410672
3411514	Embedded	sram cell design protected from seu upsets	2008	-5.348016591492071	13.879466222110882	3411541
3411519	AI	data driven optimizations for mtj based stochastic computing	2016	-7.0789599306848405	13.244701336863564	3411546
3411779	EDA	a dynamic reprogramming scheme to enhance the reliability of rram	2015	-5.724553131674579	14.116525486557874	3411806
3411824	Arch	adaptive leakage control on body biasing for reducing power consumption in cmos vlsi circuit	2009	-6.3238553538546265	13.649017970171125	3411851
3411839	EDA	on the efficacy of write-assist techniques in low voltage nanoscale srams	2010	-6.2165494409953626	14.041158293063548	3411866
3411953	EDA	leakage control with efficient use of transistor stacks in single threshold cmos	1999	-6.41377315335268	13.384072889366115	3411980
3412568	EDA	digitally assisted on-chip body bias tuning scheme for ultra low-power vlsi systems	2018	-6.5676608945379575	14.023042682666864	3412595
3412628	EDA	minimizing the energy-delay product of sram arrays using a device-circuit-architecture co-optimization framework	2016	-6.185844332490487	13.879188284685824	3412655
3412764	EDA	a thermal management and profiling method for reconfigurable hardware applications	2006	-5.5736703295649805	13.585211853736133	3412791
3412994	EDA	recovery-aware proactive tsv repair for electromigration in 3d ics	2017	-5.391769367193768	13.216188876280233	3413021
3413030	EDA	reducing functional unit power consumption and its variation using leakage sensors	2010	-5.777294979380188	13.93580156503968	3413057
3413061	EDA	static power consumption management in cmos memories	2001	-6.48394877773535	13.777767024482396	3413088
3413688	Arch	a novel scan-in scheme for cmos/reram programmable logic circuits	2018	-6.605451535065924	13.522670141666785	3413715
3414372	EDA	fpga-spice: a simulation-based power estimation framework for fpgas	2015	-5.3024780645067855	13.284189555523994	3414399
3415843	EDA	a 0.17-mm2 3.19-nj/transform 256-point fast fourier transform core based on spatiotemporally fine-grained active leakage suppression	2017	-6.7291423165638005	14.21379011716856	3415870
3416730	Arch	logic design using memristors: an emerging technology	2018	-6.2624379045615335	13.632355739277266	3416757
3417230	Arch	optimizing sram bitcell reliability and energy for iot applications	2016	-6.335620218126799	14.013033347847	3417257
3417556	Arch	register puf with no power-up restrictions	2018	-5.4728418822349285	14.970282620753038	3417583
3417605	EDA	leveraging on-chip voltage regulators as a countermeasure against side-channel attacks	2015	-5.751639654803405	14.90496329380592	3417632
3417720	EDA	a low power and area scalable high voltage switch technique for low operation voltage in mlc nand flash memory	2010	-6.585328078236996	14.112575057175023	3417747
3417943	EDA	fpga implementation of metastability-based true random number generator	2012	-6.062387504445168	15.027790084002335	3417970
3418049	EDA	an ultra-low overhead lut-based puf for fpga	2016	-5.649303129777987	15.062629107078926	3418076
3418851	Mobile	a split-path sensing circuit for spin torque transfer mram	2014	-6.445983350375308	14.00282219749302	3418878
3419642	EDA	a low-power buffered tree construction algorithm aware of supply voltage variation	2008	-6.653668723837187	13.490850695195556	3419669
3420374	EDA	spin-torque memristor based offset cancellation technique for sense amplifiers	2017	-6.689103415073402	14.15829485229997	3420401
3420590	EDA	a novel single poly-silicon eeprom using trench floating gate	2005	-6.465547324458729	13.954576113766992	3420617
3420897	EDA	challenges for high-density 16gb reram with 27nm technology	2015	-7.109566938327823	14.131692280404884	3420924
3421631	EDA	asynchronous gate-diffusion-input (gdi) circuits	2004	-6.992185248698598	13.417093184658489	3421658
3422987	EDA	low-power soft error hardened latch	2009	-6.1273965811846125	13.744520747933153	3423014
3423409	EDA	leakage reduction techniques in a 0.13 um sram cell	2004	-6.4473150426626775	13.949169603738476	3423436
3423598	Arch	a serial memory by quantum-dot cellular automata (qca)	2008	-6.329603028042686	13.658779449947113	3423625
3423657	EDA	robust low leakage controlled keeper by current-comparison domino for wide fan-in gates	2012	-6.775071493745009	14.037237088410699	3423684
3423958	Arch	dynamic memory-based physically unclonable function for the generation of unique identifiers and true random numbers	2014	-5.855281605146374	14.624383732534568	3423985
3424246	EDA	digital timing slack monitors and their specific insertion flow for adaptive compensation of variabilities	2009	-5.443256790410636	13.589721011437913	3424273
3425530	Arch	multiple-valued caches for power-efficient embedded systems	2005	-6.301748528567492	13.826607719363802	3425557
3425917	EDA	srmc: a multibit memristor crossbar for self-renewing image mask	2018	-5.7556929136297175	14.036032969006849	3425944
3426562	EDA	a compact ultra-low power physical unclonable function based on time-domain current difference measurement	2016	-6.3372733243633474	14.722092072168007	3426589
3427694	EDA	a low-cost high-efficiency true random number generator on fpgas	2018	-5.9961811926992095	15.115991607221227	3427721
3428070	EDA	reconfigurable n-level memristor memory design	2011	-5.5554085484122515	13.906076646403177	3428097
3428268	EDA	the impact of nbti on the performance of combinational and sequential circuits	2007	-6.046942114393087	13.339934998922105	3428295
3428559	EDA	single-ended subthreshold sram with asymmetrical write/read-assist	2010	-6.818367029425577	14.106554034648495	3428586
3428718	EDA	a cross-layer ser analysis in the presence of pvta variations	2015	-5.7898672738896035	13.481694357808491	3428745
3429002	EDA	power-yield enhancement for field programmable gate arrays under process variations	2010	-5.72757087178546	13.227203891238654	3429029
3429273	EDA	sneak-path based test and diagnosis for 1r rram crossbar using voltage bias technique	2017	-5.835612850355782	13.549898484975055	3429300
3429686	EDA	low-power mcu with embedded reram buffers as sensor hub for iot applications	2016	-6.689303509206242	14.197396637966227	3429713
3430914	EDA	leveraging unused resources for energy optimization of fpga interconnect	2017	-6.221888690076442	13.495694489650006	3430941
3432066	EDA	p-p-n based 10t sram cell for low-leakage and resilient subthreshold operation	2011	-6.63981368656016	14.102692045945046	3432093
3432431	EDA	a new quantum-dot cellular automata full-adder	2010	-6.644876098766611	13.338469980037914	3432458
3432460	EDA	dynamic intrinsic chip id using 32nm high-k/metal gate soi embedded dram	2012	-5.752299390121085	14.365423706435188	3432487
3433362	EDA	novel ultra low-voltage and high speed domino cmos logic	2010	-6.935002791697056	13.384734122252734	3433389
3433363	Arch	fast content updating algorithm for an sram-based tcam on fpga	2018	-5.469866350538457	13.883820013308325	3433390
3433669	EDA	inverting versus non-inverting dynamic logic for two-phase latch-free nanopipelines	2018	-7.078823261842303	13.251982220286836	3433696
3433771	Arch	physically unclonable function using rtn-induced delay fluctuation in ring oscillators	2016	-5.761441163674787	14.862184230017318	3433798
3434171	Arch	a novel adiabatic sram cell implementation using split level charge recovery logic	2015	-6.753508570878084	13.949499076297734	3434198
3435098	ML	security evaluations of mrsl and drsl considering signal delays	2008	-5.6035393842499825	15.041569558412936	3435125
3435326	Robotics	a radiation hard lut block with auto-scrubbing	2011	-6.077537069287031	13.79114675323899	3435353
3435635	EDA	stt-mram cell reliability evaluation under process, voltage and temperature (pvt) variations	2015	-5.766705625460852	13.408153830404446	3435662
3436489	EDA	semicustom design methodology of power gated circuits for low leakage applications	2007	-5.92191449420542	13.436183475792506	3436516
3436765	Arch	clock design of 300mhz 128-bit 2-way superscalar microprocessor	2000	-6.765631435046231	13.543337107685922	3436792
3436854	EDA	thermal aware design and comparative analysis of a high performance 64-bit adder in fd-soi and bulk cmos technologies	2017	-6.362192188825326	13.893043236538114	3436881
3438046	EDA	adaptive accelerated aging for 28 nm hkmg technology	2018	-5.809367819150182	13.31320164243965	3438073
3438496	EDA	graded-channel mosfet (gcmosfet) for high performance, low voltage dsp applications	1997	-6.934964093194956	13.93353490904258	3438523
3438636	EDA	erasing logic-memory boundaries in superconductor electronics	2016	-5.620416748107287	13.941840173232816	3438663
3438676	EDA	tier degradation of monolithic 3-d ics: a power performance study at different technology nodes	2017	-5.960013317642207	13.392964639228087	3438703
3439073	EDA	on the efficacy of input vector control to mitigate nbti effects and leakage power	2009	-6.020734723188144	13.251106203115349	3439100
3439368	EDA	reference-circuit analysis for high-bandwidth spin transfer torque random access memory	2015	-5.975121324746182	13.783155209763546	3439395
3439396	EDA	near-threshold computing in finfet technologies: opportunities for improved voltage scalability	2016	-6.152322557688443	13.773560932152051	3439423
3439762	Arch	a high-performance fpga architecture using one-level rram-based multiplexers	2017	-6.3538527631221475	13.882641578045616	3439789
3440057	SE	book review: mobile commerce (a review of mobile commerce: opportunities, applications, and technologies)	2002	-6.172613602651629	13.979044193288315	3440084
3440751	EDA	energy-efficient write circuit in stt-mram based look-up table (lut) using comparison write scheme	2017	-6.4740482628874645	13.924332646756225	3440778
3440781	EDA	design of superbuffers in sub-100nm cmos technologies with significant gate leakage	2004	-6.691020549268128	13.813360832734391	3440808
3440958	Arch	a novel concept for stateless random bit generators in cryptographic applications	2006	-5.568679838113249	15.09233785420308	3440985
3441635	EDA	operand isolation with reduced overhead for low power datapath design	2014	-6.8429360330228475	13.932895148078575	3441662
3441810	EDA	a novel approach to reduce power consumption in level shifter for multiple dynamic supply voltage	2013	-6.727758019853585	13.325116189426133	3441837
3442381	EDA	secure microcontroller with on-chip hierarchical code validator for firmware authentication	2014	-5.382356806098281	15.068561773476677	3442408
3442598	EDA	a technique for power reduction of cmos circuit at 65nm technology	2012	-6.074028886840942	13.682360084953865	3442625
3443365	EDA	dynamic single and dual rail spin transfer torque look up tables with enhanced robustness under cmos and mtj process variations	2016	-6.755266464261498	13.802781900443215	3443392
3443554	EDA	an energy-efficient skew compensation technique for high-speed skew-sensitive signaling	2005	-7.108320214385692	13.946375086744052	3443581
3444396	EDA	six subthreshold full adder cells characterized in 90 nm cmos technology	2006	-7.107121478870269	13.832825423344012	3444423
3444915	EDA	diverse clocking strategy in mqca	2012	-6.176455146003531	13.392964074317105	3444942
3445883	EDA	charge recycled low power sram with integrated write and read assist, for wearable electronics, designed in 7nm finfet	2017	-6.531036280910263	14.208805852059847	3445910
3446037	EDA	design issues for bus switch systems in deep sub-micro metric cmos technologies	2005	-6.719964092319032	13.751979993902507	3446064
3446490	EDA	a fast, energy-efficient z-comparator	2005	-5.477127650305993	13.331240020442813	3446517
3446868	EDA	interconnect lifetime prediction for reliability-aware systems	2007	-5.63402324528187	13.513535078440912	3446895
3447794	EDA	a multi-functional memory unit with pla-based reconfigurable decoder	2016	-6.167796954347902	13.359039492548005	3447821
3448024	EDA	shifted gray encoding to reduce instruction memory address bus switching for low-power embedded systems	2010	-7.12233865234679	13.625206362972364	3448051
3448343	EDA	enabling adaptability through elastic clocks	2009	-5.526483787457119	13.631047714295194	3448370
3448484	Arch	stepped supply voltage switching for energy constrained systems	2011	-6.7858386545790355	13.64945676744646	3448511
3448625	EDA	variability-conscious circuit designs for low-voltage memory-rich nano-scale cmos lsis	2010	-5.972461224485568	13.841148770820745	3448652
3448774	Embedded	7.5 a 128gb 2b/cell nand flash memory in 14nm technology with tprog=640Âµs and 800mb/s i/o rate	2016	-6.834536720171744	14.230877918705465	3448801
3448999	EDA	variability in nanoscale fabrics: bottom-up integrated analysis and mitigation	2013	-5.568577997517892	13.467471887790735	3449026
3449271	Arch	nbti tolerant microarchitecture design in the presence of process variation	2008	-5.468661134374237	13.501049363515776	3449298
3449951	Arch	control techniques to eliminate voltage emergencies in high performance processors	2003	-5.823933380034752	13.715454421564086	3449978
3450478	EDA	power gating structure for reversible programmable logic array	2015	-6.641785024264731	13.696712328101821	3450505
3450496	Security	extracting device fingerprints from flash memory by exploiting physical variations	2011	-5.3491375310078615	15.076900716332032	3450523
3450505	EDA	an innovative sub-32nm sram voltage sense amplifier in double-gate cmos insensitive to process variations and transistor mismatch	2008	-6.689766834818909	13.827796469483445	3450532
3450935	EDA	design and analysis of metastable-hardened flip-flops in sub-threshold region	2011	-6.608838281271487	13.319313422004333	3450962
3451621	Arch	buffered-interconnect performance and power dissipation in 3d ics with temperature profile	2018	-6.2490088036307085	13.267086556979438	3451648
3451891	EDA	reverse-body bias and supply collapse for low effective standby power	2004	-6.456011876519464	13.882396348804267	3451918
3452191	EDA	a universal hardware-driven pvt and layout-aware predictive failure analytics for sram	2016	-6.370983350631863	13.307439188291964	3452218
3453505	EDA	interconnect scaling into the sub-10nm regime	2012	-5.824881374043317	13.97086817883168	3453532
3453694	EDA	low-power technology mapping for mixed-swing logic	2001	-6.171541530035295	13.304594998954434	3453721
3453905	EDA	a fully static topologically-compressed 21-transistor flip-flop with 75% power saving	2013	-6.864673355530927	13.665030625117677	3453932
3454072	EDA	statistical memristor-based temperature sensors without analog-to-digital conversion	2018	-6.035613567468937	13.801259687741108	3454099
3454755	EDA	a new technique for leakage reduction in cmos circuits using self-controlled stacked transistors	2004	-6.8637282489315	13.535503997837155	3454782
3454811	HPC	23.1 an 8gb 12gb/s/pin gddr5x dram for cost-effective high-performance applications	2017	-5.641498562849997	14.312824219834168	3454838
3455377	EDA	flexible ferroelectric-capacitor element for low power and compact logic-in-memory architectures	2013	-6.7942355193761035	13.758879716423998	3455404
3456788	EDA	slope only sense amplifier with 4.5ns sense delay for 8mbit memory sector, employing in situ current monitoring with 66% write speed improvement in 40nm embedded flash for automotive	2015	-6.394051836436796	13.979008721742352	3456815
3456938	EDA	an adaptive address power saving method based on the prediction of power consumption in an ac pdp	2009	-6.805432982909709	13.887579111012785	3456965
3457320	EDA	a 512kb embedded phase change memory with 416kb/s write throughput at 100Î¼a cell write current	2007	-6.6536152432175415	14.09203272667149	3457347
3457426	Arch	a 219-Î¼w 1d-to-2d-based priority encoder on 65-nm sotb cmos	2018	-7.226802123004818	14.127947211683544	3457453
3457495	EDA	evaluating run-time techniques for leakage power reduction	2002	-5.951673181315261	13.422689732026408	3457522
3457540	EDA	an area-efficient dual replica-bitline delay technique for process-variation-tolerant low voltage sram sense amplifier timing	2014	-6.904831692655756	13.802518061377556	3457567
3458468	EDA	a low-power area-efficient sram with enhanced read stability in 0.18-Î¼m cmos	2008	-6.695383500084758	14.06128186316514	3458495
3458580	HPC	a novel positive-feedback read scheme with tail current source of stt-mram	2017	-6.171381834836272	14.074746311560972	3458607
3459254	EDA	new current-mirror sense amplifier design for high-speed sram applications	2006	-6.833820562398922	14.008995756717505	3459281
3459423	EDA	maximization of crossbar array memory using fundamental memristor theory	2017	-6.182060877135505	13.51264617943568	3459450
3459833	EDA	the impact of aging on an fpga-based physical unclonable function	2011	-5.533804301193405	14.93738554565923	3459860
3459914	EDA	logical effort based dynamic power estimation and optimization of static cmos circuits	2010	-7.064044263036347	13.329784050780502	3459941
3460270	Arch	45nm bit-interleaving differential 10t low leakage finfet based sram with column-wise write access control	2018	-6.465832283844994	13.918174179488187	3460297
3460329	EDA	energy-delay space analysis for clocked storage elements under process variations	2006	-6.131936385679794	13.241333297148875	3460356
3460411	HCI	multiple combined write-read peripheral assists in 6t finfet srams for low-vmin iot and cognitive applications	2018	-6.757915815810352	14.108263086486106	3460438
3460969	Embedded	design of embedded tcam based longest prefix match search engine	2011	-6.401210296154134	14.348501811322064	3460996
3462540	Arch	process and circuit optimization for power reduction using ddc transistors	2014	-6.656536011112921	14.063108719879805	3462567
3463274	Arch	a scalable offset-cancelled current/voltage sense amplifier	2010	-6.7543119553788316	14.137400045136832	3463301
3463552	Arch	a low-power high-radix switch fabric based on low-swing signaling and partially-activated input lines	2013	-6.390374762837894	13.898896032268095	3463579
3465059	EDA	leakage reduction for domino circuits in sub-65nm technologies	2006	-6.5547574471270185	13.825735444539154	3465086
3465100	EDA	reconfigurable gate array architecture for logic functions in tunneling transistor technology	2013	-6.2593481604565016	13.23766840781811	3465127
3465366	EDA	a differential single-port 8t sram bitcell for variability tolerance and low voltage operation	2015	-6.7196206476589815	14.109953009379135	3465393
3466674	EDA	secured-by-design fpga: look-up tables and switch-boxes	2015	-5.520836838922031	14.871598465961664	3466701
3467130	Mobile	a memristor-based tcam (ternary content addressable memory) cell: design and evaluation	2012	-6.441943503629007	13.671120229467967	3467157
3467181	EDA	a fast, accurate and simple critical path monitor for improving energy-delay product in dvs systems	2011	-6.1181919959759785	13.889801399821426	3467208
3467611	EDA	in-system and on-the-fly clock tuning mechanism to combat lifetime performance degradation	2011	-5.330229273383939	13.622305067683694	3467638
3468595	EDA	csro-based reconfigurable true random number generator using rram	2018	-6.0751777140330985	14.98195358860904	3468622
3469606	EDA	an ultra-low-power adaptive-body-bias control for subthreshold circuits	2014	-6.047413733564958	14.050056349374664	3469633
3469633	Arch	an adaptive sleep transistor biasing scheme for low leakage sram	2007	-6.56752817254849	13.996985357976415	3469660
3469660	EDA	a new leakage-tolerant high speed comparator based domino gate for wide fan-in or logic for low power vlsi circuits	2018	-7.021917701750595	13.801136228953695	3469687
3469899	EDA	sram read performance degradation under asymmetric nbti and pbti stress: characterization vehicle and statistical aging data	2014	-6.19409654174482	13.585095914609525	3469926
3471146	EDA	comparison of sram cell layout topologies to estimate improvement in ser robustness in 28fdsoi and 40 nm technologies	2017	-6.089238019116687	13.633737140770993	3471173
3472110	EDA	an optimal gate design for the synthesis of ternary logic circuits	2018	-7.073830895537458	13.429377188844215	3472137
3473547	EDA	a new dynamic functional unit allocation strategy in high-level synthesis to achieve power-area trade-offs	2011	-5.5612491390135785	13.900038109272765	3473574
3474453	EDA	a practical framework for specification, verification, and design of self-timed pipelines	2017	-7.03186788389263	13.21776655865014	3474480
3476009	EDA	logic synthesis with nanowire crossbar: reality check and standard cell-based integration	2008	-5.602940652828439	13.544082443383006	3476036
3476034	Arch	nonrandom device mismatch considerations in nanoscale sram	2012	-6.250166385607282	13.457246122106874	3476061
3476045	Crypto	fast low-power 64-bit modular hybrid adder	2005	-7.1674476478240505	13.928461180305508	3476072
3476535	EDA	delay and energy efficient design of on-chip encoded bus with repeaters	2008	-6.94452714235416	13.540193624640255	3476562
3476794	Arch	reconfigurable bdd based quantum circuits	2008	-5.5185866056351065	13.402398914923143	3476821
3477418	EDA	a delay-insensitive address-event link	2009	-6.312124413607816	13.95292138716651	3477445
3477506	EDA	a 260mv 468gops/w 256b 4-way to 32-way vector shifter with permute-assisted skip in 22nm tri-gate cmos	2012	-6.949279133578576	14.048570358706751	3477533
3477833	HPC	frequent value encoding for low power data buses	2004	-6.798190844753402	13.888393216443355	3477860
3477993	EDA	attack tolerant cryptographic hardware design by combining error correction and uniform switching activity	2013	-5.524420647216228	15.028036250567414	3478020
3478635	EDA	low energy fpga interconnect design	2004	-6.7485310878974465	13.699811877712596	3478662
3479256	EDA	dual-edge triggered storage elements and clocking strategy for low-power systems	2005	-6.663435747433858	13.584446852376894	3479283
3479505	Arch	ip-level implementation of a resistance-based physical unclonable function	2014	-5.87775803248651	15.022917982613466	3479532
3480129	EDA	low voltage adaptive delay clock buffer design	2015	-6.691813799333858	13.917863251227727	3480156
3480277	EDA	energy efficiency bounds of pulse-encoded buses	2008	-6.942584459885044	13.537571023116527	3480304
3480689	Logic	random numbers from an integrated cmos double-scroll	2010	-5.986968568273233	15.080290845187873	3480716
3480715	EDA	efficient system-level aging prediction	2012	-5.313629638127773	13.338740471253118	3480742
3481450	EDA	duster: dual source write termination method for stt-ram memories	2018	-6.611180647194416	14.1529355322277	3481477
3481966	EDA	a scalable shield-bitline-overdrive technique for 1.3v chain feram	2010	-6.3857768273992725	14.13650611502812	3481993
3482329	Arch	implications of technology scaling on leakage reduction techniques	2003	-6.191431903527313	13.678433128675287	3482356
3482463	Arch	a differential data-aware power-supplied (d$^{2}$ap) 8t sram cell with expanded write/read stabilities for lower vddmin applications	2010	-6.733668151280567	14.138877777539868	3482490
3482746	EDA	mrfpga: a novel fpga architecture with memristor-based reconfiguration	2011	-6.339566988879912	13.562973652355302	3482773
3484141	EDA	a 130nm 1mb hfox embedded rram macro using self-adaptive peripheral circuit system techniques for 1.6x work temperature range	2017	-6.381100305388392	14.049162627445732	3484168
3484502	EDA	low-power design of 90-nm superh processor core	2005	-6.574725793596535	13.456755426369494	3484529
3484623	Mobile	high performance process variations aware technique for sub-threshold 8t-sram cell	2014	-6.604462193974085	14.06624425287101	3484650
3486179	EDA	power implications of implementing logic using fpga embedded memory arrays	2006	-6.626428330342934	13.468043361371436	3486206
3487507	EDA	low power bus encoding technique considering coupling effects.	2007	-6.959511195341227	13.471656974744155	3487534
3487567	Arch	two-port low-power gain-cell storage array: voltage scaling and retention time	2012	-6.58580892651108	14.098568142265409	3487594
3487900	Arch	regular fabric design with ambipolar cntfets for fpga and structured asic applications	2010	-6.7623503691970575	13.22151364304258	3487927
3488119	EDA	robust subthreshold cmos digital circuit design with on-chip adaptive supply voltage scaling technique	2011	-6.477704428968497	13.374847544294493	3488146
3488293	Arch	a 100 mhz ladder feram design with capacitance-coupled-bitline (ccb) cell	2011	-6.761711605045881	14.19913496651174	3488320
3488387	EDA	a signal degradation reduction method for memristor ratioed logic (mrl) gates	2015	-7.1617252690731386	13.814982694058662	3488414
3489073	EDA	energy efficient in-memory binary deep neural network accelerator with dual-mode sot-mram	2017	-5.867947167373187	14.293401723035304	3489100
3489583	Security	extending 1kb rram array from weak puf to strong puf by employment of sha module	2017	-5.751536375155365	14.928852005686	3489610
3489916	Mobile	a novel sensing circuit for deep submicron spin transfer torque mram (stt-mram)	2012	-6.811213327313999	14.100468010686027	3489943
3490276	EDA	towards pvt-tolerant glitch-free operation in fpgas	2016	-6.689629313677315	13.432063419204967	3490303
3490574	EDA	leakage power modeling and reduction with data retention	2002	-6.243479394064199	13.689484732704644	3490601
3490847	AI	a novel true random number generator based on qca nanocomputing	2018	-5.918855780749942	14.987806268453536	3490874
3491046	EDA	fault models and tests for a 2-bit-per-cell mldram	1999	-5.41271230684852	13.341865166412113	3491073
3491231	EDA	low-leakage sram wordline drivers for the 28-nm utbb fdsoi technology	2015	-6.6133352808510875	13.949866441081687	3491258
3491890	Visualization	the design of high-performance dynamic asynchronous pipelines: high-capacity style	2007	-6.98969141470431	13.693968909758802	3491917
3491996	EDA	aging-aware chip health prediction adopting an innovative monitoring strategy	2019	-5.5363014465287534	13.743814100617387	3492023
3493367	Arch	sram cell with data-aware power-gating write-asist for near-threshold operation	2018	-6.562463601019696	14.11280208751292	3493394
3493652	EDA	a lower-power register file based on complementary pass-transistor adiabatic logic	2005	-6.8772646842232135	13.961175463575213	3493679
3494002	EDA	synthesis of runtime switchable pareto buffers offering full range fine grained energy/delay trade-offs	2008	-6.412479325325028	13.321571906868579	3494029
3494218	EDA	security metrics for power based sca resistant hardware implementation	2016	-5.317993341077286	14.740427520183792	3494245
3494443	Arch	leakage current in low standby power and high performance devices: trends and challenges	2002	-5.403962575185439	13.635551674353895	3494470
3494886	EDA	minimum energy analysis and experimental verification of a latch-based subthreshold fpga	2012	-6.8961313769766885	13.902706229007153	3494913
3494955	EDA	self-calibration technique for reduction of hold failures in low-power nano-scaled sram	2006	-6.113018412853867	13.741191114678754	3494982
3495846	EDA	design considerations for multilevel cmos/nano memristive memory	2012	-6.16603709457808	13.933000887610273	3495873
3495911	EDA	htd: a light-weight holosymmetrical transition detector for wide-voltage-range variation resilient ics	2018	-6.202679575491346	14.029204949989252	3495938
3496083	EDA	adaptive ratio-size gates for minimum-energy operation	2006	-7.014449369600335	13.714363520866325	3496110
3496542	Arch	the arbiter-puf with high uniqueness utilizing novel arbiter circuit with delay-time measurement	2011	-5.81201775882254	14.957922655818765	3496569
3496557	Arch	a 667 mhz logic-compatible embedded dram featuring an asymmetric 2t gain cell for high speed on-die caches	2012	-6.925188827838941	14.25472915888196	3496584
3496914	EDA	firebird: powerpc e200 based soc for high temperature operation	2013	-6.615780886638579	13.972600055530984	3496941
3497211	EDA	cross-layer modeling and simulation of circuit reliability	2014	-5.620207400445294	13.277706983708436	3497238
3497285	EDA	keeping hot chips cool	2005	-5.954870563396169	13.645204606748136	3497312
3498538	EDA	magnetic tunnelling junction based fpga	2006	-5.947822693502566	13.45283156110082	3498565
3498800	EDA	minimizing test power in sram through reduction of pre-charge activity	2006	-6.1462972497131325	13.262893144267164	3498827
3499067	EDA	energy-efficient dynamic circuit design in the presence of crosstalk noise	1999	-6.703976516455318	13.701889218659472	3499094
3499235	Arch	evaluating the effects of cache redundancy on profit	2008	-5.4637482098429455	13.228165301766555	3499262
3499823	EDA	3d ics: an opportunity for fully-integrated, dense and efficient power supplies	2015	-6.29068962533534	14.0183631668787	3499850
3500007	Arch	energy scalable universal hashing	2005	-6.878739442550888	14.858427449887634	3500034
3500479	EDA	technology mapping and clustering for fpga architectures with dual supply voltages	2010	-6.967682930775946	13.550222126763261	3500506
3500663	EDA	on-chip decoupling capacitor optimization using architectural level prediction	2000	-5.960014939283067	13.714135690498809	3500690
3500718	Arch	transmission gates combined with level-restoring cmos gates reduce glitches in low-power low-frequency multipliers	2008	-7.089573082243122	13.77581272899799	3500745
3500740	EDA	a fully cell-based design for timing measurement of memory	2011	-7.029533557476177	13.365313982031186	3500767
3501016	EDA	ultra low voltage cmos	2009	-6.081285558296886	13.649803989367989	3501043
3501305	EDA	accurate power analysis for near-vt rram-based fpga	2015	-6.645804041265803	13.763437915989588	3501332
3501814	Crypto	a new robust handshake for asymmetric asynchronous micro-pipelines	2003	-6.92392662487558	13.602327139992607	3501841
3502741	Arch	12% power reduction by within-functional-block fine-grained adaptive dual supply voltage control in logic circuits with 42 voltage domains	2011	-6.690277749406063	14.068670888683164	3502768
3502807	EDA	interconnect design tradeoffs for silicon and glass interposers	2014	-6.566312958049437	13.566538059033787	3502834
3503753	EDA	tunnel fet technology: a reliability perspective	2014	-6.148466741675469	13.707019674286435	3503780
3504219	EDA	memristor pufâa security primitive: theory and experiment	2015	-5.548969087094767	14.88191639265558	3504246
3505170	EDA	designing soft-edge flip-flop-based linear pipelines operating in multiple supply voltage regimes	2014	-6.402131295121888	13.646092427186275	3505197
3505217	EDA	design hardening of nanometer srams through transistor width modulation and multi-vt combination	2010	-6.389360429819027	13.70659416004066	3505244
3505764	EDA	voltage-mode driver preemphasis technique for on-chip global buses	2007	-6.87607530496456	13.690075585481624	3505791
3506912	Arch	high-performance low-power magnetic tunnel junction based non-volatile flip-flop	2014	-6.604620517732157	14.045871388147216	3506939
3507052	EDA	3d stacked wide-operand adders: a case study	2013	-6.5890702640361285	13.543122325064411	3507079
3507202	Arch	a segmental bus-invert coding method for instruction memory data bus power efficiency	2009	-7.172463944700202	13.436244155670009	3507229
3507415	EDA	a novel buffer circuit for energy efficient signaling in dual-vdd systems	2005	-6.786181187574107	13.897059554240158	3507442
3507503	Arch	subthreshold 1-bit full adder cells in sub-100 nm technologies	2007	-7.036910008600785	13.705686084093854	3507530
3507630	EDA	power efficient carry propagate adder	2013	-7.131239009972148	13.628964774429102	3507657
3508614	EDA	a complementary architecture for high-speed true random number generator	2014	-6.012826400103166	15.072220990214833	3508641
3508785	EDA	subthreshold leakage modeling and reduction techniques	2002	-5.87369474874248	13.467378086012141	3508812
3509339	EDA	design of sequential elements for low power clocking system	2011	-6.554148649596872	13.455408807317186	3509366
3509815	EDA	work-function variation induced fluctuation in bias-temperature-instability characteristics of emerging metal-gate devices and implications for digital design	2010	-6.085342079563468	13.540817689330382	3509842
3510496	Arch	a low-power monolithically stacked 3d-tcam	2008	-6.717923241197499	14.108564603339731	3510523
3510753	Arch	schottky-barrier-type graphene nano-ribbon field-effect transistors: a study on compact modeling, process variation, and circuit performance	2013	-6.174736735769071	13.584750121251217	3510780
3511704	Security	impact of power distribution network on power analysis attacks in three-dimensional integrated circuits	2017	-5.344338141402531	15.084979045485019	3511731
3512125	EDA	an all-in-one silicon odometer for separately monitoring hci, bti, and tddb	2009	-5.910215561539576	13.589980865351885	3512152
3513165	EDA	error-locality-aware linear coding to correct multi-bit upsets in srams	2010	-5.586745317449955	13.427527601317392	3513192
3513408	EDA	a clock tuning circuit for system&#8211;on&#8211;chip	2002	-5.50317976004794	13.228500244801392	3513435
3513934	Arch	leakage power reduction for clock gating scheme on pd-soi	2004	-6.836909814041702	13.763823102291347	3513961
3514152	EDA	neuron inspired data encoding memristive multi-level memory cell	2018	-6.7321891201079165	13.653906594164665	3514179
3514664	Arch	simulation and analysis of negative-bias temperature instability aging on power analysis attacks	2015	-5.5798295526751795	13.741543121162154	3514691
3514769	Embedded	a study of the effect of rram reliability soft errors on the performance of rram-based neuromorphic systems	2017	-5.9748511379189155	13.81063490873964	3514796
3514892	EDA	on the advantages of serial architectures for low-power reliable computations	2005	-5.677931355704773	13.712140233082767	3514919
3514948	EDA	pairing of microring-based silicon photonic transceivers for tuning power optimization	2018	-6.144616692221932	13.62274192676754	3514975
3515049	EDA	sub-threshold logic circuit design using feedback equalization	2014	-6.7001482117494175	14.039229285293805	3515076
3515051	EDA	improved power side channel attack resistance of a 128-bit aes engine with random fast voltage dithering	2017	-5.712564289698861	15.112053396996444	3515078
3516405	EDA	petam: power estimation tool for array multipliers	2012	-6.795224236159038	13.422065608142054	3516432
3516906	EDA	a sensor-less nbti mitigation methodology for noc architectures	2012	-5.786297409158393	13.43244563707078	3516933
3517830	EDA	impact of negative-bias temperature instability in nanoscale sram array: modeling and analysis	2007	-6.059918755941959	13.377780239521663	3517857
3517897	Arch	body-biasing assisted vmin optimization for 5nm-node multi-vt fd-soi 6t-sram	2018	-6.504208557462058	13.702261403499794	3517924
3518126	EDA	automating design of voltage interpolation to address process variations	2011	-5.890439519081787	13.568467296712186	3518153
3518406	EDA	a completely digital on-chip circuit for local-random-variability measurement	2008	-6.143498299698751	13.231682741287436	3518433
3518472	EDA	influence of leakage reduction techniques on delay/leakage uncertainty	2005	-6.1158929575396535	13.256510808517199	3518499
3518674	EDA	a complete and linear physical characterization methodology for the arbiter puf family	2015	-5.466596818673143	15.069383699765256	3518701
3519575	NLP	implementing complete formulas on weierstrass curves in hardware	2016	-7.212923363208599	15.084621135594185	3519602
3519704	EDA	tcam-puf with improved reliability and uniqueness for security improvement	2016	-5.733401836446844	14.751593902353573	3519731
3519795	EDA	power gating for ultra-low voltage nanometer ics	2010	-6.791267118934603	13.775016481917913	3519822
3519890	EDA	a low-power and high-efficiency cache design for embedded bus-based symmetric multiprocessors	2013	-6.8608811316578375	13.94108437419407	3519917
3521005	EDA	design techniques for a 30-ns access time 1.5-v 200-kb embedded eeprom memory	2016	-6.815597542550725	14.284241217623189	3521032
3521966	EDA	tem2p2est: a thermal enabled multi-model power/performance estimator	2000	-5.556375214154499	13.231887085727664	3521993
3522437	Arch	a reliable puf in a dual function sram	2018	-5.6874670588164316	14.628366578087132	3522464
3523075	EDA	self-timed regenerators for high-speed and low-power interconnect	2007	-7.1134474041885145	13.679010452157032	3523102
3523321	EDA	a. static and dynamic energy reduction technique for i-cache and btb in embedded processors	2004	-6.382337895115117	13.944651177602514	3523348
3523848	EDA	design issues for dynamic voltage scaling	2000	-5.509847463990549	13.875863838542989	3523875
3524370	Arch	a routing architecture for fpgas with dual-vt switch box and logic clusters	2012	-6.2789443327338645	13.494372566885547	3524397
3524461	Arch	a novel write-scheme for data integrity in memristor-based crossbar memories	2012	-5.850598630039218	13.99513274648635	3524488
3524959	Logic	towards single layer quantum-dot cellular automata adders based on explicit interaction of cells	2016	-7.085099539591159	13.258396181714046	3524986
3525023	EDA	analytical models for leakage power estimation of memory array structures	2004	-6.003113779200066	13.336114378038642	3525050
3525422	EDA	a new match line sensing technique in content addressable memory	2011	-6.58532682895491	14.120850884159715	3525449
3525623	Embedded	predictive error detection by on-line aging monitoring	2010	-5.323930597272841	13.227760822234213	3525650
3525769	EDA	high speed robust current sense amplifier for nanoscale memories: a winner take all approach	2006	-6.765034380150305	13.832411210161649	3525796
3525942	EDA	a digitized replica bitline delay technique for random-variation-tolerant timing generation of sram sense amplifiers	2010	-6.6741377407991145	14.051046385167934	3525969
3526173	EDA	evaluation of susceptibility of fpga-based circuits to fault injection attacks based on clock glitching	2012	-5.328672629228257	15.023004161194965	3526200
3526478	Arch	voltage-stacked gpus: a control theory driven cross-layer solution for practical voltage stacking in gpus	2018	-5.520205045691206	14.224053391708862	3526505
3526495	Arch	a 6t-sram with a post-process electron injection scheme that pinpoints and simultaneously repairs disturb fails for 57% less read delay and 31% less read energy	2013	-6.262933012029995	13.956177813007749	3526522
3526709	HPC	a system for asynchronous high-speed chip to chip communication	1996	-7.127699271544283	13.823154747122224	3526736
3527897	EDA	field programmable logic and application	2003	-6.144930004123832	13.5628438925953	3527924
3528347	EDA	integral impact of bti, pvt variation, and workload on sram sense amplifier	2017	-6.023501804229856	13.730702951767922	3528374
3529007	Security	side-channel analysis	2005	-5.325045721918082	15.071956231504393	3529034
3529641	EDA	a precise-tracking nbti-degradation monitor independent of nbti recovery effect	2010	-5.674664454361749	13.307854792395688	3529668
3530300	Arch	tfet ndr skewed inverter based sensing method	2016	-6.728040333009684	14.123281585546836	3530327
3530458	EDA	3.7 a 7gb/s rapid on/off embedded-clock serial-link transceiver with 20ns power-on time, 740Î¼w off-state power for energy-proportional links in 65nm cmos	2015	-6.339076083158433	14.110998898606551	3530485
3530486	EDA	sleep transistor sizing for leakage power minimization considering temporal correlation	2010	-6.547045602695541	13.245393796325285	3530513
3530989	Arch	energy-efficient subthreshold processor design	2009	-6.452201870449543	13.957561702256385	3531016
3531491	Arch	area-efficient dynamic thermal management unit using mdll with shared dll scheme for many-core processors	2011	-5.884605064580732	14.145605193500385	3531518
3531637	Visualization	a 28mn 320kb tcam macro with sub-0.8ns search time and 3.5+x improvement in delay-area-energy product using split-controlled single-load 14t cell	2018	-6.746884122859416	14.092810849685778	3531664
3531720	EDA	inversion/non-inversion zero-overhead dynamic optically reconfigurable gate array vlsi	2008	-5.505446132190817	13.782300026596033	3531747
3531775	EDA	custom rotary clock router	2008	-7.053376186945763	13.731481377556305	3531802
3532370	Security	crossover ro puf-based key sharing for iot security	2018	-5.72252600821075	15.0856060753304	3532397
3533645	Robotics	word line boost and read sa pmos compensation (sapc) for rom in 55nm cmos	2011	-6.819732998025452	14.123508036430936	3533672
3534419	EDA	timing variation adaptive pipeline design: using probabilistic activity completion sensing with backup error resilience	2014	-5.507953217798852	13.872800805585554	3534446
3535049	EDA	slack redistribution in pipelined circuits for enhanced soft-error rate reduction	2008	-5.8557912600187505	13.554725652051964	3535076
3535350	Embedded	a side-channel attack resistant aes with 500mbps, 1.92pj/bit pvt variation tolerant true random number generator	2017	-5.983505741158321	14.919256083755155	3535377
3535587	EDA	self-adjusting mechanism to dynamically suppress the effect of pvt variations on clock skew	2014	-6.452871921555637	13.297017648257956	3535614
3535754	EDA	np dynamic cmos resurrection with carbon nanotube field effect transistors	2012	-6.647056091604916	13.7270824823094	3535781
3536101	Mobile	design and analysis of jitter-aware low-power and high-speed tsv link for 3d ics	2016	-5.8727535130813715	13.885606386994343	3536128
3536265	EDA	a 25-gs/s 4-bit single-core flash adc in 28 nm fdsoi cmos	2018	-6.408935997318532	14.233787891374785	3536292
3537181	EDA	low-power high-yield sram design with vss adaptive boosting and bl capacitance variation sensing	2013	-6.710351652312208	14.096656736067256	3537208
3537488	Arch	polymorphic spintronic logic gates for hardware security primitives â device design and performance benchmarking	2017	-5.852597765393839	14.682059613962213	3537515
3537733	EDA	an adaptive supply-voltage scheme for low power self-timed cmos digital design	2003	-7.120400415022247	13.583683841401555	3537760
3537960	EDA	a full adder structure without cross-wiring in quantum-dot cellular automata with energy dissipation analysis	2017	-6.999487211475987	13.49409444910316	3537987
3538396	EDA	routing architecture for multi-context fpgas	2004	-5.686244334666455	13.59813387203231	3538423
3538682	EDA	a robust edge encoding technique for energy-efficient multi-cycle interconnect	2007	-6.820179681423235	13.655204816376632	3538709
3539427	EDA	implementation aspects of the dpa-resistant logic style mdpl	2006	-5.616165037502318	15.025535009536798	3539454
3539590	Robotics	7.4 a covalent-bonded cross-coupled current-mode sense amplifier for stt-mram with 1t1mtj common source-line structure array	2015	-6.739679631888436	14.108727731698773	3539617
3539617	EDA	back-end 3d integration of hfo2-based rrams for low-voltage advanced ic digital design	2013	-5.678505777089722	13.81266121357166	3539644
3542426	EDA	designing low power and durable digital blocks using shadow nanoelectromechanical relays	2016	-6.114864594959473	13.939454873446591	3542453
3543868	EDA	balanced self-checking asynchronous logic for smart card applications	2003	-5.724725864125566	15.105434981361046	3543895
3543994	Arch	low-power content addressable memory	2018	-6.35740019229582	13.914471693887114	3544021
3544043	EDA	design framework to overcome aging degradation of the 16 nm vlsi technology circuits	2014	-5.939742564984182	13.350160024988675	3544070
3544111	EDA	comparison of ultra low power full adder cells in 22 nm fdsoi technology	2018	-7.146072164167231	13.76802472805861	3544138
3544269	EDA	mode transition timing and energy overhead analysis in noise-aware mtcmos circuits	2014	-6.8713525682192325	13.913645456823998	3544296
3544561	Mobile	design solutions for a low-power soc platform using near-threshold voltages	2014	-5.393535001005738	14.165321439844735	3544588
3544910	Arch	measuring within-die spatial variation profile through power supply current measurements	2011	-6.4211165746377805	13.563704757821641	3544937
3545621	EDA	performance analysis in digital circuits for process corner variations, slew-rate and load capacitance	2018	-6.233486750572054	13.417319637981956	3545648
3545653	EDA	on schmitt trigger and other inverters	2013	-6.499832727130853	13.27477784728632	3545680
3546326	EDA	dual reference sensing scheme with triple steady states for deeply scaled stt-mram	2016	-6.191471824555509	13.807903489206069	3546353
3546876	EDA	4.7 a 65nm reram-enabled nonvolatile processor with 6Ã reduction in restore time and 4Ã higher clock frequency using adaptive data retention and self-write-termination nonvolatile logic	2016	-6.457860305471723	14.237441319308404	3546903
3547200	Arch	efficient encoding for address buses with temporal redundancy for simultaneous area and energy reduction	2006	-7.003282429506147	13.695934673896765	3547227
3547859	Arch	vertex cache of programmable geometry processor for mobile multimedia application	2006	-5.876466938104107	13.956877827455475	3547886
3548537	Arch	a 280mv-to-1.1v 256b reconfigurable simd vector permutation engine with 2-dimensional shuffle in 22nm cmos	2012	-6.861538286769402	14.1891201239786	3548564
3548650	EDA	gate-level characterization: foundations and hardware security applications	2010	-5.385033806710083	14.659826535210426	3548677
3550007	EDA	leveraging hotspots and improving chip reliability via carbon nanotube grid thermal structure	2015	-6.0462493819278285	13.572309348546824	3550034
3550911	EDA	thermal impacts of leakage power in 2d/3d floorplanning	2010	-6.433434161115201	13.465128595525007	3550938
3554131	EDA	low power and robust 7t dual-vt sram circuit	2008	-6.759096947110381	14.069499049364168	3554158
3554316	HCI	single event transient tolerant frequency divider	2014	-6.092482965156488	13.595420158108508	3554343
3556784	Arch	blade -- a timing violation resilient asynchronous template	2015	-5.838756001801318	13.220176683051124	3556811
3556831	EDA	novel design of driver and esd transistors with significantly reduced silicon area	2002	-6.437505214203621	13.689669369954855	3556858
3556910	EDA	a 0.13Î¼m 64mb hfox reram using configurable ramped voltage write and low read-disturb sensing techniques for reliability improvement	2017	-6.359248292639609	14.065823595808716	3556937
3557130	EDA	stateful-nor based reconfigurable architecture for logic implementation	2015	-7.022812180147067	13.515999665307838	3557157
3557390	EDA	optically enhanced position-locked power analysis	2006	-5.373317052170627	14.746630220083967	3557417
3557729	EDA	high-voltage tolerant circuit design for fully cmos compatible multiple-time programmable memories	2014	-6.660513330728798	13.865724800654018	3557756
3558534	Arch	reducing transistor variability for high performance low power chips	2013	-5.610588314647435	13.718255864506435	3558561
3559993	Arch	on-line write margin estimator to monitor performance degradation in sram cores	2016	-5.775423533207494	13.736645736218607	3560020
3561148	Arch	investigation of bti reliability for monolithic 3d 6t sram with ultra-thin-body geoi mosfets	2016	-6.4518128072213665	13.885535568274415	3561175
3561449	EDA	variability-aware optimization of nano-cmos active pixel sensors using design and analysis of monte carlo experiments	2009	-6.6303947809685715	13.524338105423135	3561476
3561512	EDA	fully-functional fpga prototype with fine-grain programmable body biasing	2013	-6.819617040010331	13.979796139399207	3561539
3563649	Arch	contention reduced/conditional discharge flip-flops for level conversion in cvs systems	2004	-6.8281049149763975	13.76380137318032	3563676
3563708	EDA	a low-power high-performance current-mode multiport sram	2001	-6.873609798214882	14.075639604911752	3563735
3565424	EDA	efficient implementations of multi-pumped multi-port register files in fpgas	2013	-6.279198678840411	14.162292981732293	3565451
3565450	EDA	voltage scaling and aging effects on soft error rate in sram-based fpgas	2014	-5.6832063210449375	13.536885270240937	3565477
3566050	Arch	nanotechnology and emerging memories	2007	-5.991962644305026	14.021051195817812	3566077
3566163	Arch	improving and optimizing reliability in future technologies with high-Îº dielectrics	2013	-5.894262910968635	13.404614916996202	3566190
3566221	EDA	a single-supply true voltage level shifter	2008	-6.996168106149473	13.75704499310409	3566248
3566419	EDA	a power configurable block array connected in series as first prototype flex power fpga chip	2007	-6.3127854095308	13.698836212397435	3566446
3566572	EDA	total leakage power optimization with improved mixed gates	2005	-6.617243438750213	13.554832976808216	3566599
3567371	EDA	session 8 overview: low-power digital circuits	2016	-5.750276429908756	13.869756606388593	3567398
3568307	Arch	a 3.4-pj feram-enabled d flip-flop in 0.13-Âµm cmos for nonvolatile processing in digital systems	2014	-6.425667944339406	14.149976174815555	3568334
3568489	EDA	performance evaluation of circuit level approaches for radiation hardened primitive gates	2016	-5.619568946994512	13.320829341761568	3568516
3569334	EDA	recursive tmr: scaling fault tolerance in the nanoscale era	2005	-5.906546986417369	13.405636020383936	3569361
3569425	Arch	full chip power benefits with negative capacitance fets	2017	-6.6130761781837775	13.923899924864124	3569452
3569458	Mobile	cmos image sensor based physical unclonable function for coherent sensor-level authentication	2015	-5.579031432491439	15.023457703068173	3569485
3570075	Arch	robust and energy-efficient asynchronous dynamic pipelines for ultra-low-voltage operation using adaptive keeper control	2013	-6.82247744399277	13.871756808093734	3570102
3570236	EDA	reducing power consumption of cmos vlsi's through vdd and vth control	2000	-6.373371148159375	13.815194912169394	3570263
3570340	EDA	heterogeneous technology configurable fabrics for field-programmable co-design of cmos and spin-based devices	2017	-5.606272941718966	13.852450557373496	3570367
3571020	Arch	charge-recycling based redundant write prevention technique for low power sot-mram	2018	-6.7004579501351476	14.212255238796663	3571047
3571505	HPC	design of high-performance low-power full adder	2014	-7.1471629232159115	13.773745778126063	3571532
3571546	EDA	reducing leakage energy in fpgas using region-constrained placement	2004	-6.132843058353928	13.701038680785484	3571573
3572131	EDA	comparative analysis of rd and atomistic trap-based bti models on sram sense amplifier	2015	-6.1530160648646754	13.54911312832035	3572158
3572172	EDA	a novel performance driven power gating based on distributed sleep transistor network	2008	-6.596954871716435	13.270865340056643	3572199
3572438	EDA	a proposed dg-finfet based sram cell design with radhard capabilities	2010	-6.102600375187862	13.702337222058626	3572465
3572484	DB	impact of pvt variability on 20 nm finfet standard cells	2015	-6.1069841613089535	13.317909670708625	3572511
3573316	Arch	a floating-body dynamic supply boosting technique for low-voltage sram in nanoscale pd/soi cmos technologies	2007	-6.4807871269423964	13.481484292115042	3573343
3573484	Arch	sram array structures for energy efficiency enhancement	2013	-6.196154955057723	13.988434990117293	3573511
3574202	EDA	28nm fdsoi technology sub-0.6v sram vmin assessment for ultra low voltage applications	2016	-6.499149570575152	14.035428339178221	3574229
3574585	EDA	a comparative analysis between finfet semi-dynamic flip-flop topologies under process variations	2011	-6.1456024758861885	13.368557240363623	3574612
3574905	Arch	18.3 a 1.2v 64gb 8-channel 256gb/s hbm dram with peripheral-base-die architecture and small-swing technique on heavy load interface	2016	-5.832257170976563	14.14398261719767	3574932
3575448	EDA	a design approach for radiation-hard digital electronics	2006	-5.8535626476260045	13.805695719924971	3575475
3575618	EDA	design of ultra-low power scalable-throughput many-core dsp applications	2015	-5.899474618530829	14.075074280937299	3575645
3575996	EDA	a field-programmable vlsi based on an asynchronous bit-serial architecture	2007	-7.058872835400583	13.88668880286106	3576023
3576290	EDA	energy analysis of bipartition architecture for pipelined circuits	2002	-6.594365137417176	13.388622319605929	3576317
3576315	ML	photonic side-channel analysis of arbiter pufs	2016	-5.4921322104697525	15.062227218462558	3576342
3576803	EDA	a novel heterogeneous approximate multiplier for low power and high performance	2018	-5.672188470780656	13.505830340829258	3576830
3576879	EDA	high-performance asynchronous pipeline circuits	1996	-7.1259685077102235	13.671344193722778	3576906
3577921	Arch	an 8kb eeprom-emulation dataflash module for automotive mcu	2008	-6.382602336325896	14.006045454242143	3577948
3578550	EDA	optimization of seu simulations for sram cells reliability under radiation	2012	-6.025605399550563	13.223103274117165	3578577
3578683	EDA	reconfigurable vlsi digital filters for tolerating multiple timing errors	2013	-5.802347449459042	13.546284226757267	3578710
3579186	EDA	simple tri-state logic trojans able to upset properties of ring oscillators	2016	-5.470114471849007	13.228734460226507	3579213
3579318	EDA	trading off transient fault tolerance and power consumption in deep submicron (dsm) vlsi circuits	2004	-5.765483027581978	13.831208841248515	3579345
3579371	EDA	tier-partitioning for power delivery vs cooling tradeoff in 3d vlsi for mobile applications	2015	-6.0518193313619175	13.375529254299247	3579398
3579673	EDA	energy, performance, and probability tradeoffs for energy-efficient probabilistic cmos circuits	2008	-6.462279266774777	13.519966517442267	3579700
3580058	EDA	transient temperature prediction for aging thermal sensors using artificial neural network	2016	-5.338760156018441	13.78080208569476	3580085
3580103	EDA	accurate modeling of the delay and energy overhead of dynamic voltage and frequency scaling in modern microprocessors	2013	-5.689771561959647	13.8689445024612	3580130
3580160	EDA	pll-assisted timing circuit for accurate tsv leakage binning	2014	-6.070374185253215	13.300327324093448	3580187
3581443	EDA	instant power-on nonvolatile fpga based on mtj/mos-hybrid circuitry	2011	-6.279363514335008	14.04971930186476	3581470
3582268	Arch	low-power spatial computing using dynamic threshold devices	2005	-6.600629612911353	13.656205811082394	3582295
3583067	EDA	ps3-ram: a fast portable and scalable statistical stt-ram reliability/energy analysis method	2014	-5.527813375393626	13.370520007057287	3583094
3583249	EDA	energy consumption and lifetime improvement of coarse-grained reconfigurable architectures targeting low-power error-tolerant applications	2018	-6.047402954660567	13.97114848256988	3583276
3583309	EDA	impact of adaptive proactive reconfiguration technique on vmin and lifetime of sram caches	2014	-5.38090092416381	13.685494807174955	3583336
3583682	EDA	a full current-mode sense amplifier for low-power sram applications	2008	-6.850435691474982	14.01113985849576	3583709
3583720	EDA	testing methodology of embedded drams	2008	-5.595144819815851	13.214732735736435	3583747
3583800	EDA	migration of cell broadband engine from 65nm soi to 45nm soi	2008	-5.359735177091043	13.62941096513807	3583827
3583876	EDA	thermal impacts on noc interconnects	2007	-6.1628814826057985	13.426808349117787	3583903
3584142	EDA	ultra-low voltage and energy efficient adders in 28 nm fdsoi exploring poly-biasing for device sizing	2018	-7.126755104436621	14.039816388119595	3584169
3584269	EDA	3d cmos sol for high performance computing	1998	-5.333683967876628	13.23824355978632	3584296
3584420	HPC	nanowire volatile ram as an alternative to sram	2015	-5.66389537836751	13.90307115709507	3584447
3584667	EDA	a novel low power nor gate in soi cmos technology	2006	-6.971209484052224	13.695724360286714	3584694
3584953	EDA	finfet-based sram design	2005	-6.250918389336486	13.948213090564394	3584980
3585054	EDA	a voltage-controlled ring oscillator based on an fgmos transistor	2017	-6.649662502715954	13.825140582830088	3585081
3585739	EDA	circuit styles and strategies for cmos vlsi design on soi	1999	-6.3238043895558205	13.387943519002212	3585766
3587112	Arch	hardware intrinsic security based on sram pufs: tales from the industry	2011	-5.528485564265152	14.717638001042573	3587139
3587412	OS	comparative analysis of double-edge versus single-edge triggered clocked storage elements	2002	-5.556082063168489	13.264226424009836	3587439
3587602	Arch	power and performance tradeoffs with process variation resilient adaptive cache architectures	2008	-5.805775834686679	13.630289410835134	3587629
3588112	EDA	soft error hardened memory design for nanoscale complementary metal oxide semiconductor technology	2015	-5.762649200122856	13.693606215254825	3588139
3588961	EDA	design and analysis of low-power high-speed shared charge reset technique based dynamic latch comparator	2018	-7.094951611857913	13.844124029965815	3588988
3589028	Arch	mems-based power gating for highly scalable periodic and event-driven processing	2011	-6.021582755464383	14.084163595035779	3589055
3589390	EDA	comparison of adaptive body bias (abb) and adaptive supply voltage (asv) for improving delay and leakage under the presence of process variation	2003	-6.039520629116724	13.330087975837117	3589417
3589866	EDA	functional verification of low power designs at rtl	2007	-5.7103690489638135	13.209151689727975	3589893
3590085	EDA	increasing minimum operating voltage (vddmin) with number of cmos logic gates and experimental verification with up to 1mega-stage ring oscillators	2008	-6.648071834548084	13.660436853859697	3590112
3590298	EDA	adaptive bus encoding for transition reduction on off-chip buses with dynamically varying switching characteristics	2017	-6.8587128052560535	13.604427222843528	3590325
3591470	Arch	room temperature double gate single electron transistor based standard cell library	2012	-6.3056317173898515	13.582587036015644	3591497
3591988	Arch	lc resonant clock resource minimization using compensation capacitance	2015	-6.662940581788878	14.005556864888721	3592015
3592110	EDA	the importance of including thermal effects in estimating the effectiveness of power reduction techniques	2005	-6.02283228506971	13.351218538413436	3592137
3592688	Arch	donut: a double node upset tolerant latch	2015	-6.221016636476412	13.748874613323927	3592715
3592887	EDA	a novel low power design of alu using ad hoc techniques	2005	-7.022983187888836	13.379035006372778	3592914
3592888	Arch	an energy efficient design of high-speed ternary cam using match-line segmentation and resistive feedback in sense amplifier	2012	-6.946969734289485	14.08043169016575	3592915
3593293	HPC	design of a low leakage, low power and high performance search and read memory using cam and sram	2008	-6.792674883033374	14.092689983380831	3593320
3593378	EDA	nbti-induced circuit aging optimization by protectability-aware gate replacement technique	2015	-5.939924630268811	13.414553642220188	3593405
3593463	EDA	architectural bias: a novel statistical metric to evaluate arbiter puf variants	2016	-5.686818251950923	14.964038387030469	3593490
3593811	EDA	parameter biasing obfuscation for analog ip protection	2017	-5.668208787831805	15.015990534286823	3593838
3593835	EDA	assessing the impact of temperature and supply voltage variations in near-threshold circuits using an analytical model	2018	-6.315659675117932	13.50975157968049	3593862
3593844	EDA	current consumption and power integrity of cmos digital circuits under nbti wearout	2012	-5.982969795401077	13.851639163376955	3593871
3593920	EDA	high-performance long noc link using delay-insensitive current-mode signaling	2007	-7.179587287005693	13.995500270227856	3593947
3594063	EDA	hold-time violation analysis and fixing in near-threshold region	2016	-6.535716944059456	13.736060234496222	3594090
3594096	EDA	operational amplifier performance degradation and time-to-failure due to electromigration	2018	-6.298265693963982	13.425951072349115	3594123
3595042	EDA	energy efficient memory decoder design for ultra-low voltage systems	2014	-6.894671532647151	14.023844472123375	3595069
3595390	EDA	high-speed hardware implementation of a serial-in parallel-out finite field multiplier using reordered normal basis	2010	-7.1222256137030495	15.117136650681847	3595417
3595652	EDA	power switch characterization for fine-grained dynamic voltage scaling	2008	-5.879082893755668	14.045275927297116	3595679
3595679	EDA	design and implementation of a delay-based puf for fpga ip protection	2013	-5.613450935224072	15.048007687007429	3595706
3596210	EDA	efficient dfv-aware flip-flops	2010	-5.91092740859566	13.350279863618924	3596237
3596360	EDA	the programmable logic-in-memory (plim) computer	2016	-5.356575896181413	14.486069022925694	3596387
3596720	EDA	an interface for open-drain bidirectional communication in field programmable interconnection networks	2015	-7.048853495872003	13.9692376000866	3596747
3597441	EDA	oxide-tunneling leakage suppressed sram for sub-65-nm very large scale integrated circuits	2011	-6.833814563362316	14.126378893187747	3597468
3598248	EDA	robust 6t si tunneling transistor sram design	2011	-6.533075734328128	14.05597749594614	3598275
3598540	Arch	design of ultra high density and low power computational blocks using nano-magnets	2013	-6.8675270985005605	14.05347656203114	3598567
3599005	EDA	memory circuits and technology	2005	-6.123967280423718	14.025833131920285	3599032
3599087	EDA	15.9 an integrated optical physically unclonable function using process-sensitive sub-wavelength photonic crystals in 65nm cmos	2017	-5.756919676941752	14.863746094457595	3599114
3600627	Crypto	dynamic differential self-timed logic families for robust and low-power security ics	2007	-7.1550088666535325	13.958288852662502	3600654
3601373	EDA	analysis of ser improvement by radiation hardened latches	2012	-6.013447108915048	13.619306906050616	3601400
3602023	EDA	design of an ultra-low power 32-bit adder operating at subthreshold voltages in 45-nm finfet	2013	-6.839533080832968	13.89884227790892	3602050
3602934	EDA	a compact and low-power sram with improved read static noise margin	2008	-6.781988728795726	13.98684655774369	3602961
3603154	Arch	leakage current and bottom gate voltage considerations in developing maximum performance 16nm n-channel carbon nanotube transistors	2011	-6.121803936312885	13.610837706364359	3603181
3603441	EDA	a 5-10ghz sige bicmos fpga with new configurable logic block	2005	-7.135456077658325	13.370535839441647	3603468
3603688	EDA	nems switches: opportunities and challenges in emerging ic technologies	2015	-5.421750419933809	13.830247655771027	3603715
3604287	Security	parametric trojans for fault-injection attacks on cryptographic hardware	2014	-5.408544592227197	15.104529101274952	3604314
3604582	EDA	an ultra-low power 8t sram with vertical read word line and data aware write assist	2018	-6.844078025514113	14.126934092361234	3604609
3607243	EDA	process variation tolerant pipeline design through a placement-aware multiple voltage island design style	2008	-5.971363791187301	13.563508490674037	3607270
3608716	EDA	a new multitime programmable non-volatile memory cell using high voltage nmos	2018	-6.680670207589053	14.125752796281347	3608743
3609111	EDA	optimization and control of vdd and vth for low-power, high-speed cmos design	2002	-6.480182340175406	13.422011490159528	3609138
3610196	EDA	register-less null convention logic	2017	-7.188212137583919	13.652948651119235	3610223
3610614	Arch	a puf scheme using competing oxide rupture with bit error rate approaching zero	2018	-5.826660776388238	14.748128826149768	3610641
3610852	Arch	serial parallel multiplier design in quantum-dot cellular automata	2007	-6.8891114532948174	13.252789630744227	3610879
3611728	EDA	modeling sram start-up behavior for physical unclonable functions	2012	-5.636284382641562	14.751746994042175	3611755
3612179	EDA	dependable sram with enhanced read-/write-margins by fine-grained assist bias control for low-voltage operation	2010	-6.383815935729798	13.910605066370636	3612206
3612281	EDA	power-aware and cost-efficient state encoding in non-volatile memory based fpgas	2017	-6.443533553622334	13.753096367651072	3612308
3612401	EDA	investigation of speed sensors accuracy for process and aging compensation	2018	-5.479413404863896	13.208726807010164	3612428
3612688	EDA	trig: hardware accelerator for inference-based applications and experimental demonstration using carbon nanotube fets	2018	-6.342409453260001	14.122235950518913	3612715
3612739	Arch	an ultra-low power system on chip enabling dvs with sr level shifting latches	2018	-6.844871472973031	14.145992840327224	3612766
3612995	EDA	improvement of read margin and its distribution by $v_{\rm th}$ mismatch self-repair in 6t-sram with asymmetric pass gate transistor formed by post-process local electron injection	2011	-6.419954478939464	13.9870931463018	3613022
3613187	EDA	low power analog circuit techniques in the 5th generation intel coretm microprocessor (broadwell)	2015	-6.774607103011826	13.847300350711038	3613214
3613632	HPC	fully digital write-in scheme for multi-bit memristive storage	2016	-6.65157469686595	13.682550011957279	3613659
3613696	Metrics	test and characterization of a variable-capacity multilevel dram	2005	-6.762257730345022	14.087704184791312	3613723
3614029	EDA	a 500 mv to 1.0 v 128 kb sram in sub 20 nm bulk-finfet using auto-adjustable write assist	2014	-6.771872383274037	14.224903989240145	3614056
3614341	EDA	recovery-driven design: a power minimization methodology for error-tolerant processor modules	2010	-5.879685399997902	13.866728708268926	3614368
3614602	EDA	domino logic designs for high-performance and leakage-tolerant applications	2013	-6.66671439803083	13.745380735516756	3614629
3615228	Arch	minimizing power with flexible voltage islands	2005	-6.3099971377111865	13.272479793921178	3615255
3615596	EDA	current based puf exploiting random variations in sram cells	2016	-5.742741524440384	14.77622204105101	3615623
3616127	EDA	practical active compensation techniques for ate power supply response for testing of mixed signal data storage socs	2010	-5.6129603357482525	13.63994815450044	3616154
3616222	EDA	free razor: a novel voltage scaling low-power technique for large soc designs	2015	-5.992881171286276	13.796239425834838	3616249
3616542	EDA	bus encoding for low-power high-performance memory systems	2000	-6.815819344010071	13.735996161813695	3616569
3617012	Arch	a low latency and low power dynamic carry save adder	2004	-7.210276870739612	13.430264495300653	3617039
3617957	Arch	6-t sram performance assessment with stacked silicon nanowire mosfets	2015	-6.529889123503345	13.686176788790052	3617984
3618125	EDA	reducing leakage power of jpeg image on asymmetric sram	2009	-7.192994981009545	14.124953327596707	3618152
3618211	Theory	high quality uniform random number generation using lut optimised state-transition matrices	2007	-6.863220574073154	15.067335283316062	3618238
3618487	EDA	a 4-kb low power 4-t sram design with negative word-line gate drive	2006	-6.825120221127047	14.13250448882258	3618514
3618711	Logic	the total ionizing dose response of leading-edge fdsoi mosfets	2018	-6.325047121135945	13.649494549083409	3618738
3618784	EDA	single event transient mitigation in cache memory using transient error checking circuits	2010	-6.013950341979751	13.951719606652908	3618811
3619258	Logic	low-power fault-tolerant interconnect method based on lcdma and duplication	2015	-5.631949309201403	13.416774531312196	3619285
3619376	EDA	ff-bond: multi-bit flip-flop bonding at placement	2013	-6.637067283453533	13.97573435033825	3619403
3619402	Metrics	architecture-aware analytical yield model for read access in static random access memory	2015	-5.965372161788737	13.808516329333505	3619429
3619790	Arch	dynamic power reduction in a novel cmos 5t-sram for low-power soc	2010	-6.320115655600701	13.944006392191328	3619817
3619852	EDA	vaet-stt: variation aware stt-mram analysis and design space exploration tool	2018	-5.582283532394398	13.708647984011149	3619879
3620346	Arch	a novel 14-transistors low-power high-speed ppm adder	2011	-7.09861251020486	13.853110565365391	3620373
3620388	EDA	variation aware optimal threshold voltage computation for on-chip noise sensors	2014	-5.640886039255187	13.709605425356	3620415
3620505	EDA	a robust ultra-low power asynchronous fifo memory with self-adaptive power control	2008	-6.893056793510066	14.03405687682434	3620532
3620971	Crypto	modular divider for elliptic curve cryptographic hardware based on programmable ca	2006	-7.217264119799262	15.070923874447764	3620998
3622843	EDA	measuring the gap between fpgas and asics	2007	-6.487264820437257	13.411204990057586	3622870
3622858	Arch	memristors' potential for multi-bit storage and pattern learning	2015	-6.507501843899016	13.490576317839885	3622885
3623463	EDA	process variation tolerant on-chip communication using receiver and driver reconfiguration	2010	-6.669554371411065	13.859367358586596	3623490
3623922	Arch	automatic leakage control for wide range performance qdi asynchronous circuits in fd-soi technology	2013	-6.596406742510933	13.289956632196276	3623949
3624249	EDA	timing failure analysis of commercial cpus under operating stress	2006	-5.766012918995335	13.203557144969153	3624276
3624312	Arch	0.45-v operating vt-variation tolerant 9t/18t dual-port sram	2011	-6.916430787800519	14.195177789204381	3624339
3624564	EDA	fine-grained sleep transistor sizing algorithm for leakage power minimization	2007	-6.442278946118914	13.293543878304007	3624591
3624872	Arch	adiabatic capacitive logic: a paradigm for low-power logic	2017	-6.172885217465981	13.74873231555396	3624899
3625083	EDA	power management and its impact on power supply noise	2009	-5.431514495142981	13.605237630518573	3625110
3625333	EDA	energy efficient implementation of multi-phase quasi-adiabatic cyclic redundancy check in near field communication	2018	-6.204980985850866	14.872882188747717	3625360
3625418	EDA	accelerating electromigration wear-out effects based on configurable sink-structured wires	2018	-5.72688788525783	13.234363209417946	3625445
3625438	EDA	bitline contacts in high density srams: design for testability and stressability	2001	-5.6234871356451785	13.23489180944136	3625465
3625609	Arch	ultra-low energy reconfigurable spintronic threshold logic gate	2016	-7.191699155071506	13.83352894367854	3625636
3625691	EDA	htol sram vmin shift considerations in scaled hkmg technologies	2014	-6.061059402272691	13.477175647605465	3625718
3626076	EDA	an area-efficient interconnection network for coarse-grain reconfigurable cryptographic array	2017	-6.804003984996937	14.909347884247994	3626103
3626456	EDA	a novel on-chip delay measurement hardware for efficient speed-binning	2005	-6.037089024072299	13.575762628704586	3626483
3626849	EDA	bit level architectural exploration technique for the design of low power multipliers	2006	-6.856416528684332	13.54829358469054	3626876
3627090	Arch	low-power multiplexer designs using three-independent-gate field effect transistors	2017	-6.796219032954055	13.493806179085775	3627117
3627249	EDA	optimizing apt product in mbfa topologies	2010	-7.032770486671377	13.659086594336452	3627276
3627850	EDA	4Ã4-bit array two phase clocked adiabatic static cmos logic multiplier with new xor	2010	-6.975977809695919	14.45772166211913	3627877
3627960	Mobile	self clock-gating scheme for low power basic logic element architecture	2018	-6.8691191918547725	13.899309473733867	3627987
3628042	Arch	phase-change memory: feasibility of reliable multilevel-cell storage and retention at elevated temperatures	2015	-5.941961949624433	13.760538389382413	3628069
3628100	Arch	comparative study of power-gating architectures for nonvolatile sram cells based on spintronics technology	2014	-6.255062797326209	14.104390736886964	3628127
3629057	Arch	a reconfigurable array architecture for nml	2016	-6.822048156010376	13.340203437722838	3629084
3629110	EDA	combating nbti-induced aging in data caches	2013	-5.537108568653057	14.043084510111663	3629137
3629982	Arch	an out-of-order risc-v processor with resilient low-voltage operation in 28nm cmos	2018	-6.356258755992156	14.146347924625076	3630009
3630020	EDA	power gating design for standard-cell-like structured asics	2010	-6.017042785342892	13.644870164020858	3630047
3630492	EDA	design considerations for next generation wireless power-aware microsensor nodes	2004	-6.001846461907758	14.060693878133304	3630519
3630820	Arch	tri-level-cell phase change memory: toward an efficient and reliable memory system	2013	-5.613751296279856	14.154376377965374	3630847
3631120	EDA	full-chip power/performance benefits of carbon nanotube-based circuits	2015	-5.730314883258891	13.406321152169811	3631147
3631193	EDA	crosstalk free coding systems to protect noc channels against crosstalk faults	2017	-5.517697033103103	13.630523635308654	3631220
3631428	EDA	asymmetric underlapped finfets for near- and super-threshold logic at sub-10nm technology nodes	2016	-6.519770324780798	13.843633619172769	3631455
3631561	EDA	vlsi implementation of digital frequency sensors as hardware countermeasure	2012	-5.567767272649593	15.093137098554935	3631588
3631900	Robotics	3-2-1 contact: an experimental approach to the analysisof contacts in 45 nm and below	2010	-5.416605038284468	13.242415554702694	3631927
3632905	Robotics	practical completion detection for 2-of-n delay-insensitive codes	2010	-7.110742009385261	13.327063677046082	3632932
3634236	EDA	ultra-low power mixed-signal design platform using subthreshold source-coupled circuits	2010	-6.1868961456609	13.69857214387087	3634263
3634818	Arch	write energy reduction for pcm via pumping efficiency improvement	2018	-6.568194386499221	14.26991840872332	3634845
3634939	EDA	optimizing finfet technology for high-speed and low-power design	2007	-6.5562080295216925	13.923631474579382	3634966
3635429	EDA	resonant square-wave clock generator for low power applications	2011	-5.614163683430278	13.663235439679367	3635456
3636009	EDA	a 512kb 8t sram macro operating down to 0.57v with an ac-coupled sense amplifier and embedded data-retention-voltage sensor in 45nm soi cmos	2010	-6.891571326500492	14.033438812309251	3636036
3636159	EDA	supply switching with ground collapse for low-leakage register files in 65-nm cmos	2010	-6.628331705537436	13.89080782892934	3636186
3636401	EDA	reliability-aware optimization for dvs-enabled real-time embedded systems	2008	-6.103097938057113	13.203535792176712	3636428
3636871	Embedded	on-the-fly multi-base recoding for ecc scalar multiplication without pre-computations	2013	-7.202741136685367	15.09131981239395	3636898
3637043	EDA	design methodology of process variation tolerant d-flip-flops for low voltage circuit operation	2014	-6.659438774371183	13.583935338704908	3637070
3638451	EDA	a current-density centric logical effort delay and power model for high-speed cml gates	2013	-6.625864831807897	13.704896128865313	3638478
3638880	EDA	hybridization of cmos with cnt-based nano-electromechanical switch for low leakage and robust circuit design	2007	-6.444642899086188	13.758951268666475	3638907
3640837	Arch	power efficient aes core for iot constrained devices implemented in 130nm cmos	2017	-6.3079669537246765	14.855879235606169	3640864
3641455	Arch	analysis of passive memristive devices array: data-dependent statistical model and self-adaptable sense resistance for rrams	2012	-6.125786143222491	14.135308495807395	3641482
3642020	EDA	a 45 nm 8-core enterprise xeonÂ¯ processor	2009	-5.9574603528053425	14.131285495486104	3642047
3642076	Arch	high speed self biased current sense amplifier for low power cmos sram's	2015	-6.894368318114167	14.103987921092338	3642103
3642881	EDA	variability-aware design of double gate finfet-based current mirrors	2014	-6.1488717694812856	13.24147870619821	3642908
3644276	Arch	design tradeoffs in bioimplantable devices: a case study with bladder pressure monitoring	2018	-5.592719788581508	13.803124806035314	3644303
3645354	EDA	pure cmos one-time programmable memory using gate-ox anti-fuse	2004	-6.398031628083336	13.98069037709966	3645381
3645965	EDA	elastic timing scheme for energy-efficient and robust performance	2008	-5.764601599087692	13.509994827799424	3645992
3647040	Security	performance impact of magnetic and thermal attack on sttram and low-overhead mitigation techniques	2016	-5.527126133648629	14.213311871494712	3647067
3647394	EDA	an embedded 8-bit risc controller for yield enhancement of the 90-nm pram	2007	-7.011262348932656	13.902002328928056	3647421
3647870	EDA	low-power dual-edge triggered state-retention scan flip-flop	2010	-6.560720386232831	13.809453046927382	3647897
3647996	HPC	kogge-stone adder realization using 1s1r resistive switching crossbar arrays	2018	-6.4514245141632065	13.716193037476305	3648023
3648595	Arch	a 2m1m crossbar architecture: memory	2018	-6.517985663031809	13.968980613583607	3648622
3649438	EDA	robust polysilicon gate finfet sram design using dynamic back-gate bias	2013	-6.481985000383017	13.908160330641277	3649465
3649939	EDA	modeling and estimation of leakage in sub-90 nm devices	2004	-5.327044463860359	13.709199857821655	3649966
3650483	EDA	a low power sram using auto-backgate-controlled mt-cmos	1998	-6.855175364311704	14.142765759418296	3650510
3650544	EDA	ultra-low power 32-bit pipelined adder using subthreshold source-coupled logic with 5 fj/stage pdp	2009	-7.169302821659821	13.811833813521886	3650571
3651438	EDA	embedded sram and cortex-m0 core with backup circuits using a 60-nm crystalline oxide semiconductor for power gating	2014	-6.3739334048113765	14.066931190552289	3651465
3652548	Arch	inexact computing using probabilistic circuits: ultra low-power digital processing	2014	-6.426479426783793	13.225447947228579	3652575
3652705	Arch	embedded low-power dynamic tcam architecture with transparently scheduled refresh	2005	-6.63323641053905	14.112707029140795	3652732
3653344	EDA	a practical dpa countermeasure with bdd architecture	2008	-5.7168996231576	15.075011107574403	3653371
3653688	EDA	design and analysis of a self-repairing sram with on-chip monitor and compensation circuitry	2008	-5.915793172013546	13.392387577269266	3653715
3654140	Visualization	a novel stt-mram cell with disturbance-free read operation	2013	-6.4482534252763966	14.045676807956172	3654167
3654579	EDA	a comparative study of parallel prefix adders in fpga implementation of eac	2009	-7.101221942664679	15.02710003163111	3654606
3654735	Arch	rram-based tcams for pattern search	2016	-6.151294309064959	13.998806422773848	3654762
3655846	EDA	high-density ram/rom macros using cmos gate-array base cells: hierarchical verification technique for reducing design cost	2015	-6.86711850432045	13.827926750580199	3655873
3656772	EDA	correlations between bti-induced degradations and process variations on asics and fpgas	2014	-6.353881553430811	13.336321864427829	3656799
3657205	Arch	design quality trade-off studies for 3-d ics built with sub-micron tsvs and future devices	2012	-5.818730426507634	13.3097521074979	3657232
3657528	Arch	clock gated static pulsed flip-flop (cgspff) in sub 100 nm technology	2006	-6.945836449127076	13.683272215499704	3657555
3659396	Arch	a high-speed 7.2-ns read-write random access 4-mb embedded resistive ram (reram) macro using process-variation-tolerant current-mode read schemes	2013	-6.672520481150394	14.198520649642525	3659423
3659439	EDA	statistical reliability analysis under process variation and aging effects	2009	-5.468059609664147	13.318858423922565	3659466
3660354	EDA	system level benchmarking with yield-enhanced standard cell library for carbon nanotube vlsi circuits	2014	-5.649694197503654	13.654919115779107	3660381
3660794	Arch	mitigating the impact of variability on chip-multiprocessor power and performance	2009	-5.3255771921402735	13.873757776189857	3660821
3661045	EDA	pseudo nmos based sense amplifier for high speed single-ended sram	2014	-6.907435442263948	13.99464964786128	3661072
3661127	EDA	architectural level sub-threshold leakage power estimation of sram arrays with its peripherals	2013	-6.305207636365885	13.727552312844304	3661154
3661327	EDA	a high-density subthreshold sram with data-independent bitline leakage and virtual ground replica scheme	2007	-6.729099029682032	14.05555446937166	3661354
3661352	EDA	low-power programmable routing circuitry for fpgas	2004	-6.587061012923916	13.873277640579824	3661379
3661498	EDA	an sram reliability test macro for fully automated statistical measurements of vmin degradation	2012	-6.0935452972221045	13.248374610893876	3661525
3662412	EDA	design of high-speed, low-power fir filters with fine-grained cost metrics	2006	-5.700663166486883	13.206809016248105	3662439
3662860	Arch	designs and analysis of non-volatile memory cells for single event upset (seu) tolerance	2014	-5.874659505482527	13.762244322754547	3662887
3663224	EDA	circuit design style for energy efficiency : lsdl and compound domino	2006	-6.4606368766979205	13.448040755223111	3663251
3663853	Arch	evaluation of granularity on threshold voltage control in flex power fpga	2006	-6.5597244567620585	13.932639194170086	3663880
3664105	Arch	energy management for commodity short-bit-width microcontrollers	2005	-5.4711661501649465	14.095754921697464	3664132
3664853	EDA	bppt â bulk potential protection technique for hardened sequentials	2017	-5.741812132484412	13.318980770359687	3664880
3666370	EDA	a new high-speed/low-power dynamic cmos logic and its application to the design of an aoi-type rom	1999	-7.203940504500379	13.255589514465704	3666397
3666934	EDA	area-optimized montgomery multiplication on igloo 2 fpgas	2017	-7.215313685051563	15.000822295298088	3666961
3666952	EDA	robust near-threshold design with fine-grained performance tunability	2012	-6.392285226826321	13.69839420738159	3666979
3667795	EDA	cmos silicon physical unclonable functions based on intrinsic process variability	2011	-5.641412836296079	14.784421454225035	3667822
3667875	Arch	a low-overhead dynamic tcam with pipelined read-restore refresh scheme	2018	-6.910006573597598	14.174667065800731	3667902
3668274	Arch	assessment of reliability impact on ghz processors with moderate overdrive	2014	-5.941706267350455	13.554739141723454	3668301
3668667	EDA	ic postprocessing stage for random number generators and an alternative design methodology	2011	-6.221994719410982	14.86912071281709	3668694
3669875	Arch	a dual-vdd boosted pulsed bus technique for low power and low leakage operation	2006	-6.809515075856256	13.83610365291559	3669902
3670149	EDA	optimum clock slope for flip-flops within a clock domain: analysis and a case study	2009	-6.762611871110866	13.356936068107517	3670176
3670569	EDA	lector: a technique for leakage reduction in cmos circuits	2004	-6.842791492259287	13.457252803449874	3670596
3671838	EDA	design of a tri-modal multi-threshold cmos switch with application to data retentive power gating	2012	-6.6481230891306655	13.862145294783161	3671865
3671922	EDA	switching pmos sense amplifier for high-density low-voltage single-ended sram	2015	-6.843402940781998	14.160468505123987	3671949
3672028	EDA	power aware placement for fpgas with dual supply voltages	2009	-6.236454395086138	13.236503068275695	3672055
3672296	EDA	temperature effects on bti and soft errors in modern logic circuits	2018	-6.181193695401148	13.651771324659931	3672323
3672325	EDA	a low-cost, systematic methodology for soft error robustness of logic circuits	2013	-5.3840881540076735	13.521516774851987	3672352
3672709	Arch	a high-performance sram technology with reduced chip-level routing congestion for soc	2005	-6.156113663953342	13.367115792301982	3672736
3673487	Arch	energy-recovery cmos for highly pipelined dsp designs	1996	-6.369006402006635	13.308154541481922	3673514
3673731	EDA	a low-power tcam design using mask-aware match-line (maml) technique	2011	-6.563055282592837	13.748980635186467	3673758
3673743	EDA	three-terminal mtj-based nonvolatile logic circuits with self-terminated writing mechanism for ultra-low-power vlsi processor	2017	-5.407914204249834	13.608405188522244	3673770
3674190	EDA	an optimization technique for low-energy embedded memory systems	2009	-6.09173931390208	14.11090358140368	3674217
3674540	Arch	a novel switchable pin method for regulating power in chip-multiprocessor	2017	-6.684051041603882	13.931817041455094	3674567
3674722	EDA	irazor: current-based error detection and correction scheme for pvt variation in 40-nm arm cortex-r4 processor	2018	-6.20814950390575	14.007866546507788	3674749
3674730	EDA	a low-power and high-speed d flip-flop using a single latch	2002	-6.887737340314405	13.695659632767901	3674757
3674963	EDA	performance evaluation of sram cells in 22nm predictive cmos technology	2009	-6.027994327606724	13.752661372755972	3674990
3676500	EDA	actively alleviate power gating-induced power/ground noise using parasitic capacitance of on-chip memories in mpsoc	2015	-5.507677208793969	13.930580186140151	3676527
3676834	EDA	high-performance low-energy stt mram based on balanced write scheme	2012	-6.598882564995713	14.093036836961119	3676861
3677092	EDA	protecting analog circuits with parameter biasing obfuscation	2017	-5.56948877061358	15.021835364474116	3677119
3677174	Arch	approximate computing in mos/spintronic non-volatile full-adder	2016	-5.413063730443707	13.68269624976842	3677201
3677253	EDA	a 90nm power optimization methodology and its' application to the arm 1136sf-s microprocessor	2005	-5.333208273788959	13.548237218234615	3677280
3677935	EDA	a fully parallel content addressable memory design using multi-bank structure	2016	-6.7625684044464425	14.145924558750385	3677962
3678221	Arch	vt-conscious repeater insertion in power-managed vlsi	2014	-6.5023187059051955	13.247691387047023	3678248
3678343	EDA	scalable serial-configuration scheme for mtj/mos-hybrid variation-resilient vlsi system	2012	-6.737729984547348	13.6855985950157	3678370
3678671	EDA	temperature variable supply voltage for power reduction	2002	-6.375364308133737	13.742688269472973	3678698
3679378	EDA	analog circuit design in nanoscale cmos technologies	2009	-5.773668261460942	13.477046802530653	3679405
3679826	EDA	low-power technology mapping for fpga architectures with dual supply voltages	2004	-6.943967740107602	13.546993522397699	3679853
3680312	Security	design and security evaluation of pcm-based rpuf using cyclic refreshing strategy	2018	-5.635291798535272	14.891236968766554	3680339
3681948	EDA	gate sizing to radiation harden combinational logic	2006	-5.610315864458843	13.449688470304416	3681975
3682355	Arch	17.6 1v 10gb/s/pin single-ended transceiver with controllable active-inductor-based driver and adaptively calibrated cascade-dfe for post-lpddr4 interfaces	2015	-6.758534738627697	14.261397329305115	3682382
3684548	EDA	nbti and power reduction using a workload-aware supply voltage assignment approach	2018	-5.8532664720518754	13.517183810435148	3684575
3684880	Mobile	an offset-tolerant dual-reference-voltage sensing scheme for deep submicrometer stt-ram	2016	-6.425153695529107	14.111117222605028	3684907
3685136	Visualization	design of an 8-nsec 72-bit-parallel-search content-addressable memory using a phase-change device	2011	-6.557460884248928	13.89982326563655	3685163
3685437	EDA	ieee 1500 compatible secure test wrapper for embedded ip cores	2008	-5.323036499786869	14.91589917994338	3685464
3686174	HPC	a high density and low power cache based on novel sram cell	2009	-6.502285220622637	14.09706301858026	3686201
3687174	Arch	exploiting application/system-dependent ambient temperature for accurate microarchitectural simulation	2013	-5.3231809508300305	13.692930752142102	3687201
3688960	EDA	system performance and energy consumption improvement methodology by delay adjustable synchronizer	2011	-6.332192664992004	13.73730544137775	3688987
3689863	EDA	novel measurements setup for attacks exploiting static power using dc pico-ammeter	2017	-5.378550582677874	15.064211247277848	3689890
3690178	Arch	data-retention flip-flops for power-down applications	2004	-6.936692238559428	14.095165977995483	3690205
3690298	EDA	ferroelectric fets-based nonvolatile logic-in-memory circuits	2019	-6.567852336611757	13.930206266190519	3690325
3690684	EDA	nbti-aware clustered power gating	2010	-5.541997690942668	13.441956564514422	3690711
3690783	Arch	technology/circuit co-optimization and benchmarking for graphene interconnects at sub-10nm technology node	2015	-6.2314116946091005	13.632291233191571	3690810
3690941	EDA	adaptive performance compensation with in-situ timing error prediction for subthreshold circuits	2009	-6.057084816071384	13.774250621064752	3690968
3691071	EDA	variation-aware global placement for improving timing-yield of carbon-nanotube field effect transistor circuit	2018	-6.229549652403893	13.320152538950653	3691098
3691724	EDA	implementing a unique chip id on a reconfigurable polymorphic circuit	2013	-5.509467464660566	14.596781331980152	3691751
