#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jul 22 21:42:42 2025
# Process ID: 34092
# Current directory: C:/working/FPGA_HARMAN/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log SPI_Master_Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SPI_Master_Top.tcl
# Log file: C:/working/FPGA_HARMAN/project_1/project_1.runs/synth_1/SPI_Master_Top.vds
# Journal file: C:/working/FPGA_HARMAN/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SPI_Master_Top.tcl -notrace
Command: synth_design -top SPI_Master_Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32468
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1432.375 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SPI_Master_Top' [C:/working/FPGA_HARMAN/project_1/project_1.srcs/sources_1/imports/new/SPI_Master_Top.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter SLAVE_CS bound to: 2 - type: integer 
	Parameter BYTES_PER_PACKET bound to: 4 - type: integer 
	Parameter PACKET_COUNT bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/working/FPGA_HARMAN/project_1/project_1.srcs/sources_1/imports/new/btn_debounce.v:3]
	Parameter DEBOUNCE_COUNT bound to: 1000 - type: integer 
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [C:/working/FPGA_HARMAN/project_1/project_1.srcs/sources_1/imports/new/btn_debounce.v:41]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (1#1) [C:/working/FPGA_HARMAN/project_1/project_1.srcs/sources_1/imports/new/btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'SPI_Packet_Controller' [C:/working/FPGA_HARMAN/project_1/project_1.srcs/sources_1/imports/new/SPI_Packet_Controller.v:152]
	Parameter BYTES_PER_PACKET bound to: 4 - type: integer 
	Parameter PACKET_COUNT bound to: 10 - type: integer 
	Parameter TIMER_100MS bound to: 12500000 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter TRANSMIT bound to: 2'b01 
	Parameter WAIT_TIMER bound to: 2'b10 
	Parameter COOLDOWN bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/working/FPGA_HARMAN/project_1/project_1.srcs/sources_1/imports/new/SPI_Packet_Controller.v:245]
INFO: [Synth 8-6155] done synthesizing module 'SPI_Packet_Controller' (2#1) [C:/working/FPGA_HARMAN/project_1/project_1.srcs/sources_1/imports/new/SPI_Packet_Controller.v:152]
INFO: [Synth 8-6157] synthesizing module 'SPI_Master' [C:/working/FPGA_HARMAN/project_1/project_1.srcs/sources_1/imports/new/SPI_Master.v:3]
	Parameter SLAVE_CS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter SCLK_DIV bound to: 125 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter CP_DELAY bound to: 1 - type: integer 
	Parameter CP0 bound to: 2 - type: integer 
	Parameter CP1 bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SPI_Master' (3#1) [C:/working/FPGA_HARMAN/project_1/project_1.srcs/sources_1/imports/new/SPI_Master.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SPI_Master_Top' (4#1) [C:/working/FPGA_HARMAN/project_1/project_1.srcs/sources_1/imports/new/SPI_Master_Top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1432.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1432.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1432.375 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1432.375 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/working/FPGA_HARMAN/project_1/project_1.srcs/constrs_1/imports/Zybo_Harman/Zybo-Master.xdc]
Finished Parsing XDC File [C:/working/FPGA_HARMAN/project_1/project_1.srcs/constrs_1/imports/Zybo_Harman/Zybo-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/working/FPGA_HARMAN/project_1/project_1.srcs/constrs_1/imports/Zybo_Harman/Zybo-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SPI_Master_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SPI_Master_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1432.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1432.375 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1432.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1432.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1432.375 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI_Master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                CP_DELAY |                               01 |                               01
                     CP0 |                               10 |                               10
                     CP1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'SPI_Master'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1432.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 1     
	  13 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 5     
	   5 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 9     
	   4 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1432.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+----------------------+-----------------------------+---------------+----------------+
|Module Name           | RTL Object                  | Depth x Width | Implemented As | 
+----------------------+-----------------------------+---------------+----------------+
|SPI_Packet_Controller | tx_data                     | 64x8          | LUT            | 
|SPI_Master_Top        | U_Packet_Controller/tx_data | 64x8          | LUT            | 
+----------------------+-----------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1432.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1432.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1432.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1432.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1432.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1432.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1432.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1432.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1432.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |    44|
|5     |LUT3   |    22|
|6     |LUT4   |    19|
|7     |LUT5   |    17|
|8     |LUT6   |    29|
|9     |FDCE   |    40|
|10    |FDRE   |    49|
|11    |IBUF   |     3|
|12    |OBUF   |     5|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1432.375 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1432.375 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1432.375 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1432.375 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1432.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1432.375 ; gain = 618.453
INFO: [Common 17-1381] The checkpoint 'C:/working/FPGA_HARMAN/project_1/project_1.runs/synth_1/SPI_Master_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SPI_Master_Top_utilization_synth.rpt -pb SPI_Master_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 22 21:43:25 2025...
