
hello_world_uart_gcc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000038f0  0000c000  0000c000  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .stack        00001000  10000000  10000000  00020000  2**2
                  ALLOC
  2 .data         00000028  10001000  0000f8f0  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000002dc  10001028  0000f918  00011028  2**2
                  ALLOC
  4 .ARM.attributes 00000037  00000000  00000000  00011028  2**0
                  CONTENTS, READONLY
  5 .debug_info   0002061a  00000000  00000000  0001105f  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000355e  00000000  00000000  00031679  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_aranges 00000718  00000000  00000000  00034bd7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_ranges 000014c0  00000000  00000000  000352ef  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00006519  00000000  00000000  000367af  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000a2a3  00000000  00000000  0003ccc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .comment      0000007c  00000000  00000000  00046f6b  2**0
                  CONTENTS, READONLY
 12 .debug_frame  0000140c  00000000  00000000  00046fe8  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00006fc6  00000000  00000000  000483f4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0000c000 <g_am_pfnVectors>:
    c000:	00 10 00 10 39 c5 00 00 a1 c5 00 00 ad c5 00 00     ....9...........
    c010:	ad c5 00 00 ad c5 00 00 ad c5 00 00 00 00 00 00     ................
	...
    c02c:	a7 c5 00 00 a7 c5 00 00 00 00 00 00 a7 c5 00 00     ................
    c03c:	a7 c5 00 00 a7 c5 00 00 a7 c5 00 00 a7 c5 00 00     ................
    c04c:	a7 c5 00 00 a7 c5 00 00 a7 c5 00 00 a7 c5 00 00     ................
    c05c:	a7 c5 00 00 a7 c5 00 00 a7 c5 00 00 a7 c5 00 00     ................
    c06c:	a7 c5 00 00 a7 c5 00 00 a7 c5 00 00 a7 c5 00 00     ................
    c07c:	f1 c1 00 00 a7 c5 00 00 a7 c5 00 00 a7 c5 00 00     ................
    c08c:	a7 c5 00 00 a7 c5 00 00 a7 c5 00 00 a7 c5 00 00     ................
    c09c:	a7 c5 00 00 a7 c5 00 00 a7 c5 00 00 a7 c5 00 00     ................
    c0ac:	a7 c5 00 00 a7 c5 00 00 a7 c5 00 00 a7 c5 00 00     ................
    c0bc:	a7 c5 00 00 a7 c5 00 00 a7 c5 00 00 a7 c5 00 00     ................
    c0cc:	a7 c5 00 00                                         ....

0000c0d0 <__Patchable>:
	...

0000c100 <__aeabi_d2f>:
    c100:	ea4f 0241 	mov.w	r2, r1, lsl #1
    c104:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
    c108:	bf24      	itt	cs
    c10a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
    c10e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
    c112:	d90d      	bls.n	c130 <__aeabi_d2f+0x30>
    c114:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    c118:	ea4f 02c0 	mov.w	r2, r0, lsl #3
    c11c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
    c120:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    c124:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
    c128:	bf08      	it	eq
    c12a:	f020 0001 	biceq.w	r0, r0, #1
    c12e:	4770      	bx	lr
    c130:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
    c134:	d121      	bne.n	c17a <__aeabi_d2f+0x7a>
    c136:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
    c13a:	bfbc      	itt	lt
    c13c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
    c140:	4770      	bxlt	lr
    c142:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    c146:	ea4f 5252 	mov.w	r2, r2, lsr #21
    c14a:	f1c2 0218 	rsb	r2, r2, #24
    c14e:	f1c2 0c20 	rsb	ip, r2, #32
    c152:	fa10 f30c 	lsls.w	r3, r0, ip
    c156:	fa20 f002 	lsr.w	r0, r0, r2
    c15a:	bf18      	it	ne
    c15c:	f040 0001 	orrne.w	r0, r0, #1
    c160:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    c164:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    c168:	fa03 fc0c 	lsl.w	ip, r3, ip
    c16c:	ea40 000c 	orr.w	r0, r0, ip
    c170:	fa23 f302 	lsr.w	r3, r3, r2
    c174:	ea4f 0343 	mov.w	r3, r3, lsl #1
    c178:	e7cc      	b.n	c114 <__aeabi_d2f+0x14>
    c17a:	ea7f 5362 	mvns.w	r3, r2, asr #21
    c17e:	d107      	bne.n	c190 <__aeabi_d2f+0x90>
    c180:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
    c184:	bf1e      	ittt	ne
    c186:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
    c18a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
    c18e:	4770      	bxne	lr
    c190:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
    c194:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    c198:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    c19c:	4770      	bx	lr
    c19e:	bf00      	nop

0000c1a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
    c1a0:	b480      	push	{r7}
    c1a2:	b083      	sub	sp, #12
    c1a4:	af00      	add	r7, sp, #0
    c1a6:	4603      	mov	r3, r0
    c1a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
    c1aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
    c1ae:	2b00      	cmp	r3, #0
    c1b0:	db0b      	blt.n	c1ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    c1b2:	4909      	ldr	r1, [pc, #36]	; (c1d8 <__NVIC_EnableIRQ+0x38>)
    c1b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
    c1b8:	095b      	lsrs	r3, r3, #5
    c1ba:	79fa      	ldrb	r2, [r7, #7]
    c1bc:	f002 021f 	and.w	r2, r2, #31
    c1c0:	2001      	movs	r0, #1
    c1c2:	fa00 f202 	lsl.w	r2, r0, r2
    c1c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
    c1ca:	bf00      	nop
    c1cc:	370c      	adds	r7, #12
    c1ce:	46bd      	mov	sp, r7
    c1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
    c1d4:	4770      	bx	lr
    c1d6:	bf00      	nop
    c1d8:	e000e100 	.word	0xe000e100

0000c1dc <error_handler>:
// Catch HAL errors.
//
//*****************************************************************************
void
error_handler(uint32_t ui32ErrorStatus)
{
    c1dc:	b480      	push	{r7}
    c1de:	b083      	sub	sp, #12
    c1e0:	af00      	add	r7, sp, #0
    c1e2:	6078      	str	r0, [r7, #4]
    ui32LastError = ui32ErrorStatus;
    c1e4:	4a01      	ldr	r2, [pc, #4]	; (c1ec <error_handler+0x10>)
    c1e6:	687b      	ldr	r3, [r7, #4]
    c1e8:	6013      	str	r3, [r2, #0]

    while (1);
    c1ea:	e7fe      	b.n	c1ea <error_handler+0xe>
    c1ec:	1000112c 	.word	0x1000112c

0000c1f0 <am_uart_isr>:
// UART0 interrupt handler.
//
//*****************************************************************************
void
am_uart_isr(void)
{
    c1f0:	b580      	push	{r7, lr}
    c1f2:	b082      	sub	sp, #8
    c1f4:	af00      	add	r7, sp, #0
    //
    // Service the FIFOs as necessary, and clear the interrupts.
    //
    uint32_t ui32Status, ui32Idle;
    am_hal_uart_interrupt_status_get(phUART, &ui32Status, true);
    c1f6:	4b0c      	ldr	r3, [pc, #48]	; (c228 <am_uart_isr+0x38>)
    c1f8:	681b      	ldr	r3, [r3, #0]
    c1fa:	1d39      	adds	r1, r7, #4
    c1fc:	2201      	movs	r2, #1
    c1fe:	4618      	mov	r0, r3
    c200:	f002 fe74 	bl	eeec <am_hal_uart_interrupt_status_get>
    am_hal_uart_interrupt_clear(phUART, ui32Status);
    c204:	4b08      	ldr	r3, [pc, #32]	; (c228 <am_uart_isr+0x38>)
    c206:	681b      	ldr	r3, [r3, #0]
    c208:	687a      	ldr	r2, [r7, #4]
    c20a:	4611      	mov	r1, r2
    c20c:	4618      	mov	r0, r3
    c20e:	f002 fe5b 	bl	eec8 <am_hal_uart_interrupt_clear>
    am_hal_uart_interrupt_service(phUART, ui32Status, &ui32Idle);
    c212:	4b05      	ldr	r3, [pc, #20]	; (c228 <am_uart_isr+0x38>)
    c214:	681b      	ldr	r3, [r3, #0]
    c216:	6879      	ldr	r1, [r7, #4]
    c218:	463a      	mov	r2, r7
    c21a:	4618      	mov	r0, r3
    c21c:	f002 fd6e 	bl	ecfc <am_hal_uart_interrupt_service>
}
    c220:	bf00      	nop
    c222:	3708      	adds	r7, #8
    c224:	46bd      	mov	sp, r7
    c226:	bd80      	pop	{r7, pc}
    c228:	10001130 	.word	0x10001130

0000c22c <uart_print>:
// UART print string
//
//*****************************************************************************
void
uart_print(char *pcStr)
{
    c22c:	b580      	push	{r7, lr}
    c22e:	b08a      	sub	sp, #40	; 0x28
    c230:	af00      	add	r7, sp, #0
    c232:	6078      	str	r0, [r7, #4]
    uint32_t ui32StrLen = 0;
    c234:	2300      	movs	r3, #0
    c236:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t ui32BytesWritten = 0;
    c238:	2300      	movs	r3, #0
    c23a:	623b      	str	r3, [r7, #32]

    //
    // Measure the length of the string.
    //
    while (pcStr[ui32StrLen] != 0)
    c23c:	e002      	b.n	c244 <uart_print+0x18>
    {
        ui32StrLen++;
    c23e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    c240:	3301      	adds	r3, #1
    c242:	627b      	str	r3, [r7, #36]	; 0x24
    while (pcStr[ui32StrLen] != 0)
    c244:	687a      	ldr	r2, [r7, #4]
    c246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    c248:	4413      	add	r3, r2
    c24a:	781b      	ldrb	r3, [r3, #0]
    c24c:	2b00      	cmp	r3, #0
    c24e:	d1f6      	bne.n	c23e <uart_print+0x12>
    }

    //
    // Print the string via the UART.
    //
    const am_hal_uart_transfer_t sUartWrite =
    c250:	2300      	movs	r3, #0
    c252:	60fb      	str	r3, [r7, #12]
    c254:	687b      	ldr	r3, [r7, #4]
    c256:	613b      	str	r3, [r7, #16]
    c258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    c25a:	617b      	str	r3, [r7, #20]
    c25c:	2300      	movs	r3, #0
    c25e:	61bb      	str	r3, [r7, #24]
    c260:	f107 0320 	add.w	r3, r7, #32
    c264:	61fb      	str	r3, [r7, #28]
        .ui32NumBytes = ui32StrLen,
        .ui32TimeoutMs = 0,
        .pui32BytesTransferred = &ui32BytesWritten,
    };

    CHECK_ERRORS(am_hal_uart_transfer(phUART, &sUartWrite));
    c266:	4b10      	ldr	r3, [pc, #64]	; (c2a8 <uart_print+0x7c>)
    c268:	681b      	ldr	r3, [r3, #0]
    c26a:	f107 020c 	add.w	r2, r7, #12
    c26e:	4611      	mov	r1, r2
    c270:	4618      	mov	r0, r3
    c272:	f002 f88d 	bl	e390 <am_hal_uart_transfer>
    c276:	4603      	mov	r3, r0
    c278:	2b00      	cmp	r3, #0
    c27a:	d00b      	beq.n	c294 <uart_print+0x68>
    c27c:	4b0a      	ldr	r3, [pc, #40]	; (c2a8 <uart_print+0x7c>)
    c27e:	681b      	ldr	r3, [r3, #0]
    c280:	f107 020c 	add.w	r2, r7, #12
    c284:	4611      	mov	r1, r2
    c286:	4618      	mov	r0, r3
    c288:	f002 f882 	bl	e390 <am_hal_uart_transfer>
    c28c:	4603      	mov	r3, r0
    c28e:	4618      	mov	r0, r3
    c290:	f7ff ffa4 	bl	c1dc <error_handler>

    if (ui32BytesWritten != ui32StrLen)
    c294:	6a3a      	ldr	r2, [r7, #32]
    c296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    c298:	429a      	cmp	r2, r3
    c29a:	d000      	beq.n	c29e <uart_print+0x72>
    {
        //
        // Couldn't send the whole string!!
        //
        while(1);
    c29c:	e7fe      	b.n	c29c <uart_print+0x70>
    }
}
    c29e:	bf00      	nop
    c2a0:	3728      	adds	r7, #40	; 0x28
    c2a2:	46bd      	mov	sp, r7
    c2a4:	bd80      	pop	{r7, pc}
    c2a6:	bf00      	nop
    c2a8:	10001130 	.word	0x10001130

0000c2ac <main>:
// Main
//
//*****************************************************************************
int
main(void)
{
    c2ac:	b5b0      	push	{r4, r5, r7, lr}
    c2ae:	b0a4      	sub	sp, #144	; 0x90
    c2b0:	af04      	add	r7, sp, #16
    uint32_t ui32StrBuf;

    //
    // Set the clock frequency.
    //
    am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_SYSCLK_MAX, 0);
    c2b2:	2100      	movs	r1, #0
    c2b4:	2000      	movs	r0, #0
    c2b6:	f001 f9f3 	bl	d6a0 <am_hal_clkgen_control>

    //
    // Set the default cache configuration
    //
    am_hal_cachectrl_config(&am_hal_cachectrl_defaults);
    c2ba:	4883      	ldr	r0, [pc, #524]	; (c4c8 <main+0x21c>)
    c2bc:	f001 f9bc 	bl	d638 <am_hal_cachectrl_config>
    am_hal_cachectrl_enable();
    c2c0:	f001 f9e4 	bl	d68c <am_hal_cachectrl_enable>

    //
    // Configure the board for low power operation.
    //
    am_bsp_low_power_init();
    c2c4:	f001 f986 	bl	d5d4 <am_bsp_low_power_init>

    //
    // Initialize the printf interface for UART output.
    //
    CHECK_ERRORS(am_hal_uart_initialize(0, &phUART));
    c2c8:	4980      	ldr	r1, [pc, #512]	; (c4cc <main+0x220>)
    c2ca:	2000      	movs	r0, #0
    c2cc:	f001 fedc 	bl	e088 <am_hal_uart_initialize>
    c2d0:	4603      	mov	r3, r0
    c2d2:	2b00      	cmp	r3, #0
    c2d4:	d007      	beq.n	c2e6 <main+0x3a>
    c2d6:	497d      	ldr	r1, [pc, #500]	; (c4cc <main+0x220>)
    c2d8:	2000      	movs	r0, #0
    c2da:	f001 fed5 	bl	e088 <am_hal_uart_initialize>
    c2de:	4603      	mov	r3, r0
    c2e0:	4618      	mov	r0, r3
    c2e2:	f7ff ff7b 	bl	c1dc <error_handler>
    CHECK_ERRORS(am_hal_uart_power_control(phUART, AM_HAL_SYSCTRL_WAKE, false));
    c2e6:	4b79      	ldr	r3, [pc, #484]	; (c4cc <main+0x220>)
    c2e8:	681b      	ldr	r3, [r3, #0]
    c2ea:	2200      	movs	r2, #0
    c2ec:	2100      	movs	r1, #0
    c2ee:	4618      	mov	r0, r3
    c2f0:	f001 fef2 	bl	e0d8 <am_hal_uart_power_control>
    c2f4:	4603      	mov	r3, r0
    c2f6:	2b00      	cmp	r3, #0
    c2f8:	d00a      	beq.n	c310 <main+0x64>
    c2fa:	4b74      	ldr	r3, [pc, #464]	; (c4cc <main+0x220>)
    c2fc:	681b      	ldr	r3, [r3, #0]
    c2fe:	2200      	movs	r2, #0
    c300:	2100      	movs	r1, #0
    c302:	4618      	mov	r0, r3
    c304:	f001 fee8 	bl	e0d8 <am_hal_uart_power_control>
    c308:	4603      	mov	r3, r0
    c30a:	4618      	mov	r0, r3
    c30c:	f7ff ff66 	bl	c1dc <error_handler>
    CHECK_ERRORS(am_hal_uart_configure(phUART, &g_sUartConfig));
    c310:	4b6e      	ldr	r3, [pc, #440]	; (c4cc <main+0x220>)
    c312:	681b      	ldr	r3, [r3, #0]
    c314:	496e      	ldr	r1, [pc, #440]	; (c4d0 <main+0x224>)
    c316:	4618      	mov	r0, r3
    c318:	f001 ff50 	bl	e1bc <am_hal_uart_configure>
    c31c:	4603      	mov	r3, r0
    c31e:	2b00      	cmp	r3, #0
    c320:	d009      	beq.n	c336 <main+0x8a>
    c322:	4b6a      	ldr	r3, [pc, #424]	; (c4cc <main+0x220>)
    c324:	681b      	ldr	r3, [r3, #0]
    c326:	496a      	ldr	r1, [pc, #424]	; (c4d0 <main+0x224>)
    c328:	4618      	mov	r0, r3
    c32a:	f001 ff47 	bl	e1bc <am_hal_uart_configure>
    c32e:	4603      	mov	r3, r0
    c330:	4618      	mov	r0, r3
    c332:	f7ff ff53 	bl	c1dc <error_handler>

    //
    // Enable the UART pins.
    //
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_TX, g_AM_BSP_GPIO_COM_UART_TX);
    c336:	4b67      	ldr	r3, [pc, #412]	; (c4d4 <main+0x228>)
    c338:	6819      	ldr	r1, [r3, #0]
    c33a:	2016      	movs	r0, #22
    c33c:	f001 fb3c 	bl	d9b8 <am_hal_gpio_pinconfig>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_RX, g_AM_BSP_GPIO_COM_UART_RX);
    c340:	4b65      	ldr	r3, [pc, #404]	; (c4d8 <main+0x22c>)
    c342:	6819      	ldr	r1, [r3, #0]
    c344:	2017      	movs	r0, #23
    c346:	f001 fb37 	bl	d9b8 <am_hal_gpio_pinconfig>

    //
    // Enable interrupts.
    //
#if AM_CMSIS_REGS
    NVIC_EnableIRQ((IRQn_Type)(UART0_IRQn + AM_BSP_UART_PRINT_INST));
    c34a:	200f      	movs	r0, #15
    c34c:	f7ff ff28 	bl	c1a0 <__NVIC_EnableIRQ>
#else // AM_CMSIS_REGS
    am_hal_interrupt_enable(AM_HAL_INTERRUPT_UART0);
#endif // AM_CMSIS_REGS
    am_hal_interrupt_master_enable();
    c350:	f001 fcb8 	bl	dcc4 <am_hal_interrupt_master_enable>

    //
    // Set the main print interface to use the UART print function we defined.
    //
    am_util_stdio_printf_init(uart_print);
    c354:	4861      	ldr	r0, [pc, #388]	; (c4dc <main+0x230>)
    c356:	f000 fa7b 	bl	c850 <am_util_stdio_printf_init>

    //
    // Print the banner.
    //
    am_util_stdio_terminal_clear();
    c35a:	f001 f931 	bl	d5c0 <am_util_stdio_terminal_clear>
    am_util_stdio_printf("Hello World!\n\n");
    c35e:	4860      	ldr	r0, [pc, #384]	; (c4e0 <main+0x234>)
    c360:	f001 f910 	bl	d584 <am_util_stdio_printf>

    //
    // Print the device info.
    //
    am_util_id_device(&sIdDevice);
    c364:	f107 0338 	add.w	r3, r7, #56	; 0x38
    c368:	4618      	mov	r0, r3
    c36a:	f000 f99f 	bl	c6ac <am_util_id_device>
    am_util_stdio_printf("Vendor Name: %s\n", sIdDevice.pui8VendorName);
    c36e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    c370:	4619      	mov	r1, r3
    c372:	485c      	ldr	r0, [pc, #368]	; (c4e4 <main+0x238>)
    c374:	f001 f906 	bl	d584 <am_util_stdio_printf>
    am_util_stdio_printf("Device type: %s\n", sIdDevice.pui8DeviceName);
    c378:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    c37a:	4619      	mov	r1, r3
    c37c:	485a      	ldr	r0, [pc, #360]	; (c4e8 <main+0x23c>)
    c37e:	f001 f901 	bl	d584 <am_util_stdio_printf>

    am_util_stdio_printf("Qualified: %s\n",
                         sIdDevice.sMcuCtrlDevice.ui32Qualified ?
    c382:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    am_util_stdio_printf("Qualified: %s\n",
    c384:	2b00      	cmp	r3, #0
    c386:	d001      	beq.n	c38c <main+0xe0>
    c388:	4b58      	ldr	r3, [pc, #352]	; (c4ec <main+0x240>)
    c38a:	e000      	b.n	c38e <main+0xe2>
    c38c:	4b58      	ldr	r3, [pc, #352]	; (c4f0 <main+0x244>)
    c38e:	4619      	mov	r1, r3
    c390:	4858      	ldr	r0, [pc, #352]	; (c4f4 <main+0x248>)
    c392:	f001 f8f7 	bl	d584 <am_util_stdio_printf>
                         "Yes" : "No");

    am_util_stdio_printf("Device Info:\n"
    c396:	6bb9      	ldr	r1, [r7, #56]	; 0x38
    c398:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    c39a:	6c38      	ldr	r0, [r7, #64]	; 0x40
    c39c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                         "\tRevision:    0x%08X (Rev%c%c)\n",
                         sIdDevice.sMcuCtrlDevice.ui32ChipPN,
                         sIdDevice.sMcuCtrlDevice.ui32ChipID0,
                         sIdDevice.sMcuCtrlDevice.ui32ChipID1,
                         sIdDevice.sMcuCtrlDevice.ui32ChipRev,
                         sIdDevice.ui8ChipRevMaj, sIdDevice.ui8ChipRevMin );
    c39e:	f897 4078 	ldrb.w	r4, [r7, #120]	; 0x78
    c3a2:	f897 5079 	ldrb.w	r5, [r7, #121]	; 0x79
    am_util_stdio_printf("Device Info:\n"
    c3a6:	9502      	str	r5, [sp, #8]
    c3a8:	9401      	str	r4, [sp, #4]
    c3aa:	9300      	str	r3, [sp, #0]
    c3ac:	4603      	mov	r3, r0
    c3ae:	4852      	ldr	r0, [pc, #328]	; (c4f8 <main+0x24c>)
    c3b0:	f001 f8e8 	bl	d584 <am_util_stdio_printf>

    //
    // If not a multiple of 1024 bytes, append a plus sign to the KB.
    //
    ui32StrBuf = ( sIdDevice.sMcuCtrlDevice.ui32FlashSize % 1024 ) ? '+' : 0;
    c3b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    c3b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
    c3ba:	2b00      	cmp	r3, #0
    c3bc:	d001      	beq.n	c3c2 <main+0x116>
    c3be:	232b      	movs	r3, #43	; 0x2b
    c3c0:	e000      	b.n	c3c4 <main+0x118>
    c3c2:	2300      	movs	r3, #0
    c3c4:	637b      	str	r3, [r7, #52]	; 0x34
    am_util_stdio_printf("\tFlash size:  %7d (%d KB%s)\n",
    c3c6:	6d79      	ldr	r1, [r7, #84]	; 0x54
                         sIdDevice.sMcuCtrlDevice.ui32FlashSize,
                         sIdDevice.sMcuCtrlDevice.ui32FlashSize / 1024,
    c3c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    am_util_stdio_printf("\tFlash size:  %7d (%d KB%s)\n",
    c3ca:	0a9a      	lsrs	r2, r3, #10
    c3cc:	f107 0334 	add.w	r3, r7, #52	; 0x34
    c3d0:	484a      	ldr	r0, [pc, #296]	; (c4fc <main+0x250>)
    c3d2:	f001 f8d7 	bl	d584 <am_util_stdio_printf>
                         &ui32StrBuf);

    ui32StrBuf = ( sIdDevice.sMcuCtrlDevice.ui32SRAMSize % 1024 ) ? '+' : 0;
    c3d6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    c3d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
    c3dc:	2b00      	cmp	r3, #0
    c3de:	d001      	beq.n	c3e4 <main+0x138>
    c3e0:	232b      	movs	r3, #43	; 0x2b
    c3e2:	e000      	b.n	c3e6 <main+0x13a>
    c3e4:	2300      	movs	r3, #0
    c3e6:	637b      	str	r3, [r7, #52]	; 0x34
    am_util_stdio_printf("\tSRAM size:   %7d (%d KB%s)\n\n",
    c3e8:	6db9      	ldr	r1, [r7, #88]	; 0x58
                         sIdDevice.sMcuCtrlDevice.ui32SRAMSize,
                         sIdDevice.sMcuCtrlDevice.ui32SRAMSize / 1024,
    c3ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    am_util_stdio_printf("\tSRAM size:   %7d (%d KB%s)\n\n",
    c3ec:	0a9a      	lsrs	r2, r3, #10
    c3ee:	f107 0334 	add.w	r3, r7, #52	; 0x34
    c3f2:	4843      	ldr	r0, [pc, #268]	; (c500 <main+0x254>)
    c3f4:	f001 f8c6 	bl	d584 <am_util_stdio_printf>
                         &ui32StrBuf);

    //
    // Print the compiler version.
    //
    am_hal_uart_tx_flush(phUART);
    c3f8:	4b34      	ldr	r3, [pc, #208]	; (c4cc <main+0x220>)
    c3fa:	681b      	ldr	r3, [r3, #0]
    c3fc:	4618      	mov	r0, r3
    c3fe:	f002 fc4b 	bl	ec98 <am_hal_uart_tx_flush>
    am_util_stdio_printf("App Compiler:    %s\n", COMPILER_VERSION);
    c402:	4940      	ldr	r1, [pc, #256]	; (c504 <main+0x258>)
    c404:	4840      	ldr	r0, [pc, #256]	; (c508 <main+0x25c>)
    c406:	f001 f8bd 	bl	d584 <am_util_stdio_printf>
#ifdef AM_PART_APOLLO3
    am_util_stdio_printf("HAL Compiler:    %s\n", g_ui8HALcompiler);
    c40a:	4940      	ldr	r1, [pc, #256]	; (c50c <main+0x260>)
    c40c:	4840      	ldr	r0, [pc, #256]	; (c510 <main+0x264>)
    c40e:	f001 f8b9 	bl	d584 <am_util_stdio_printf>
    am_util_stdio_printf("HAL SDK version: %d.%d.%d\n",
                         g_ui32HALversion.s.Major,
    c412:	4b40      	ldr	r3, [pc, #256]	; (c514 <main+0x268>)
    c414:	78db      	ldrb	r3, [r3, #3]
    am_util_stdio_printf("HAL SDK version: %d.%d.%d\n",
    c416:	4619      	mov	r1, r3
                         g_ui32HALversion.s.Minor,
    c418:	4b3e      	ldr	r3, [pc, #248]	; (c514 <main+0x268>)
    c41a:	789b      	ldrb	r3, [r3, #2]
    am_util_stdio_printf("HAL SDK version: %d.%d.%d\n",
    c41c:	461a      	mov	r2, r3
                         g_ui32HALversion.s.Revision);
    c41e:	4b3d      	ldr	r3, [pc, #244]	; (c514 <main+0x268>)
    c420:	785b      	ldrb	r3, [r3, #1]
    am_util_stdio_printf("HAL SDK version: %d.%d.%d\n",
    c422:	483d      	ldr	r0, [pc, #244]	; (c518 <main+0x26c>)
    c424:	f001 f8ae 	bl	d584 <am_util_stdio_printf>
    am_util_stdio_printf("HAL compiled with %s-style registers\n",
                         g_ui32HALversion.s.bAMREGS ? "AM_REG" : "CMSIS");
    c428:	4b3a      	ldr	r3, [pc, #232]	; (c514 <main+0x268>)
    c42a:	781b      	ldrb	r3, [r3, #0]
    c42c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
    c430:	b2db      	uxtb	r3, r3
    am_util_stdio_printf("HAL compiled with %s-style registers\n",
    c432:	2b00      	cmp	r3, #0
    c434:	d001      	beq.n	c43a <main+0x18e>
    c436:	4b39      	ldr	r3, [pc, #228]	; (c51c <main+0x270>)
    c438:	e000      	b.n	c43c <main+0x190>
    c43a:	4b39      	ldr	r3, [pc, #228]	; (c520 <main+0x274>)
    c43c:	4619      	mov	r1, r3
    c43e:	4839      	ldr	r0, [pc, #228]	; (c524 <main+0x278>)
    c440:	f001 f8a0 	bl	d584 <am_util_stdio_printf>

    am_hal_security_info_t secInfo;
    char sINFO[32];
    uint32_t ui32Status;
    ui32Status = am_hal_security_get_info(&secInfo);
    c444:	f107 0324 	add.w	r3, r7, #36	; 0x24
    c448:	4618      	mov	r0, r3
    c44a:	f001 fddd 	bl	e008 <am_hal_security_get_info>
    c44e:	67f8      	str	r0, [r7, #124]	; 0x7c
    if (ui32Status == AM_HAL_STATUS_SUCCESS)
    c450:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    c452:	2b00      	cmp	r3, #0
    c454:	d116      	bne.n	c484 <main+0x1d8>
    {
        if ( secInfo.bInfo0Valid )
    c456:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
    c45a:	2b00      	cmp	r3, #0
    c45c:	d006      	beq.n	c46c <main+0x1c0>
        {
            am_util_stdio_sprintf(sINFO, "INFO0 valid, ver 0x%X", secInfo.info0Version);
    c45e:	6aba      	ldr	r2, [r7, #40]	; 0x28
    c460:	1d3b      	adds	r3, r7, #4
    c462:	4931      	ldr	r1, [pc, #196]	; (c528 <main+0x27c>)
    c464:	4618      	mov	r0, r3
    c466:	f001 f877 	bl	d558 <am_util_stdio_sprintf>
    c46a:	e004      	b.n	c476 <main+0x1ca>
        }
        else
        {
            am_util_stdio_sprintf(sINFO, "INFO0 invalid");
    c46c:	1d3b      	adds	r3, r7, #4
    c46e:	492f      	ldr	r1, [pc, #188]	; (c52c <main+0x280>)
    c470:	4618      	mov	r0, r3
    c472:	f001 f871 	bl	d558 <am_util_stdio_sprintf>
        }

        am_util_stdio_printf("SBL ver: 0x%x - 0x%x, %s\n",
    c476:	6af9      	ldr	r1, [r7, #44]	; 0x2c
    c478:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    c47a:	1d3b      	adds	r3, r7, #4
    c47c:	482c      	ldr	r0, [pc, #176]	; (c530 <main+0x284>)
    c47e:	f001 f881 	bl	d584 <am_util_stdio_printf>
    c482:	e003      	b.n	c48c <main+0x1e0>
            secInfo.sblVersion, secInfo.sblVersionAddInfo, sINFO);
    }
    else
    {
        am_util_stdio_printf("am_hal_security_get_info failed 0x%X\n", ui32Status);
    c484:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
    c486:	482b      	ldr	r0, [pc, #172]	; (c534 <main+0x288>)
    c488:	f001 f87c 	bl	d584 <am_util_stdio_printf>

    //
    // We are done printing.
    // Disable the UART and interrupts
    //
    am_hal_uart_tx_flush(phUART);
    c48c:	4b0f      	ldr	r3, [pc, #60]	; (c4cc <main+0x220>)
    c48e:	681b      	ldr	r3, [r3, #0]
    c490:	4618      	mov	r0, r3
    c492:	f002 fc01 	bl	ec98 <am_hal_uart_tx_flush>
    CHECK_ERRORS(am_hal_uart_power_control(phUART, AM_HAL_SYSCTRL_DEEPSLEEP, false));
    c496:	4b0d      	ldr	r3, [pc, #52]	; (c4cc <main+0x220>)
    c498:	681b      	ldr	r3, [r3, #0]
    c49a:	2200      	movs	r2, #0
    c49c:	2102      	movs	r1, #2
    c49e:	4618      	mov	r0, r3
    c4a0:	f001 fe1a 	bl	e0d8 <am_hal_uart_power_control>
    c4a4:	4603      	mov	r3, r0
    c4a6:	2b00      	cmp	r3, #0
    c4a8:	d00a      	beq.n	c4c0 <main+0x214>
    c4aa:	4b08      	ldr	r3, [pc, #32]	; (c4cc <main+0x220>)
    c4ac:	681b      	ldr	r3, [r3, #0]
    c4ae:	2200      	movs	r2, #0
    c4b0:	2102      	movs	r1, #2
    c4b2:	4618      	mov	r0, r3
    c4b4:	f001 fe10 	bl	e0d8 <am_hal_uart_power_control>
    c4b8:	4603      	mov	r3, r0
    c4ba:	4618      	mov	r0, r3
    c4bc:	f7ff fe8e 	bl	c1dc <error_handler>
    while (1)
    {
        //
        // Go to Deep Sleep.
        //
        am_hal_sysctrl_sleep(AM_HAL_SYSCTRL_SLEEP_DEEP);
    c4c0:	2001      	movs	r0, #1
    c4c2:	f001 fdbd 	bl	e040 <am_hal_sysctrl_sleep>
    c4c6:	e7fb      	b.n	c4c0 <main+0x214>
    c4c8:	0000f600 	.word	0x0000f600
    c4cc:	10001130 	.word	0x10001130
    c4d0:	0000f598 	.word	0x0000f598
    c4d4:	0000f5fc 	.word	0x0000f5fc
    c4d8:	0000f5f8 	.word	0x0000f5f8
    c4dc:	0000c22d 	.word	0x0000c22d
    c4e0:	0000f350 	.word	0x0000f350
    c4e4:	0000f360 	.word	0x0000f360
    c4e8:	0000f374 	.word	0x0000f374
    c4ec:	0000f388 	.word	0x0000f388
    c4f0:	0000f38c 	.word	0x0000f38c
    c4f4:	0000f390 	.word	0x0000f390
    c4f8:	0000f3a0 	.word	0x0000f3a0
    c4fc:	0000f40c 	.word	0x0000f40c
    c500:	0000f42c 	.word	0x0000f42c
    c504:	0000f44c 	.word	0x0000f44c
    c508:	0000f494 	.word	0x0000f494
    c50c:	0000f608 	.word	0x0000f608
    c510:	0000f4ac 	.word	0x0000f4ac
    c514:	0000f604 	.word	0x0000f604
    c518:	0000f4c4 	.word	0x0000f4c4
    c51c:	0000f4e0 	.word	0x0000f4e0
    c520:	0000f4e8 	.word	0x0000f4e8
    c524:	0000f4f0 	.word	0x0000f4f0
    c528:	0000f518 	.word	0x0000f518
    c52c:	0000f530 	.word	0x0000f530
    c530:	0000f540 	.word	0x0000f540
    c534:	0000f55c 	.word	0x0000f55c

0000c538 <Reset_Handler>:
#endif // AM_CMSIS_REGS
{
    //
    // Set the vector table pointer.
    //
    __asm("    ldr    r0, =0xE000ED08\n"
    c538:	4811      	ldr	r0, [pc, #68]	; (c580 <zero_loop+0x12>)
    c53a:	4912      	ldr	r1, [pc, #72]	; (c584 <zero_loop+0x16>)
    c53c:	6001      	str	r1, [r0, #0]
          "    str    r1, [r0]");

    //
    // Set the stack pointer.
    //
    __asm("    ldr    sp, [r1]");
    c53e:	f8d1 d000 	ldr.w	sp, [r1]
#ifndef NOFPU
    //
    // Enable the FPU.
    //
    __asm("ldr  r0, =0xE000ED88\n"
    c542:	4811      	ldr	r0, [pc, #68]	; (c588 <zero_loop+0x1a>)
    c544:	6801      	ldr	r1, [r0, #0]
    c546:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    c54a:	6001      	str	r1, [r0, #0]
    c54c:	f3bf 8f4f 	dsb	sy
    c550:	f3bf 8f6f 	isb	sy
          "isb\n");
#endif
    //
    // Copy the data segment initializers from flash to SRAM.
    //
    __asm("    ldr     r0, =_init_data\n"
    c554:	480d      	ldr	r0, [pc, #52]	; (c58c <zero_loop+0x1e>)
    c556:	490e      	ldr	r1, [pc, #56]	; (c590 <zero_loop+0x22>)
    c558:	4a0e      	ldr	r2, [pc, #56]	; (c594 <zero_loop+0x26>)

0000c55a <copy_loop>:
    c55a:	f850 3b04 	ldr.w	r3, [r0], #4
    c55e:	f841 3b04 	str.w	r3, [r1], #4
    c562:	4291      	cmp	r1, r2
    c564:	dbf9      	blt.n	c55a <copy_loop>
          "        cmp     r1, r2\n"
          "        blt     copy_loop\n");
    //
    // Zero fill the bss segment.
    //
    __asm("    ldr     r0, =_sbss\n"
    c566:	480c      	ldr	r0, [pc, #48]	; (c598 <zero_loop+0x2a>)
    c568:	490c      	ldr	r1, [pc, #48]	; (c59c <zero_loop+0x2e>)
    c56a:	f04f 0200 	mov.w	r2, #0

0000c56e <zero_loop>:
    c56e:	4288      	cmp	r0, r1
    c570:	bfb8      	it	lt
    c572:	f840 2b04 	strlt.w	r2, [r0], #4
    c576:	dbfa      	blt.n	c56e <zero_loop>
          "        blt     zero_loop");

    //
    // Call the application's entry point.
    //
    main();
    c578:	f7ff fe98 	bl	c2ac <main>

    //
    // If main returns then execute a break point instruction
    //
    __asm("    bkpt     ");
    c57c:	be00      	bkpt	0x0000
}
    c57e:	bf00      	nop
    c580:	e000ed08 	.word	0xe000ed08
    c584:	0000c000 	.word	0x0000c000
    c588:	e000ed88 	.word	0xe000ed88
    c58c:	0000f8f0 	.word	0x0000f8f0
    c590:	10001000 	.word	0x10001000
    c594:	10001028 	.word	0x10001028
    c598:	10001028 	.word	0x10001028
    c59c:	10001304 	.word	0x10001304

0000c5a0 <NMI_Handler>:
#if AM_CMSIS_REGS
NMI_Handler(void)
#else // AM_CMSIS_REGS
am_nmi_isr(void)
#endif // AM_CMSIS_REGS
{
    c5a0:	b480      	push	{r7}
    c5a2:	af00      	add	r7, sp, #0
    //
    // Go into an infinite loop.
    //
    while(1)
    c5a4:	e7fe      	b.n	c5a4 <NMI_Handler+0x4>

0000c5a6 <DebugMon_Handler>:
// for examination by a debugger.
//
//*****************************************************************************
void
am_default_isr(void)
{
    c5a6:	b480      	push	{r7}
    c5a8:	af00      	add	r7, sp, #0
    //
    // Go into an infinite loop.
    //
    while(1)
    c5aa:	e7fe      	b.n	c5aa <DebugMon_Handler+0x4>

0000c5ac <HardFault_Handler>:
}
#elif defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
HardFault_Handler(void)
{
    __asm("    push    {r7,lr}");
    c5ac:	b580      	push	{r7, lr}
    __asm("    mov     r0, sp");
    c5ae:	4668      	mov	r0, sp
    __asm("    adds    r0, #(2*4)");
    c5b0:	3008      	adds	r0, #8
    __asm("    bl      am_util_faultisr_collect_data");
    c5b2:	f000 f809 	bl	c5c8 <am_util_faultisr_collect_data>
    __asm("    pop     {r0,pc}");
    c5b6:	bd01      	pop	{r0, pc}
}
    c5b8:	bf00      	nop
    c5ba:	4618      	mov	r0, r3

0000c5bc <getStackedReg>:

uint32_t __attribute__((naked))
getStackedReg(uint32_t regnum, uint32_t u32SP)
{
    __asm("    lsls    r0, r0, #2");
    c5bc:	0080      	lsls	r0, r0, #2
    __asm("    adds    r0, r1");
    c5be:	1840      	adds	r0, r0, r1
    __asm("    ldr     r0, [r0]");
    c5c0:	6800      	ldr	r0, [r0, #0]
    __asm("    bx      lr");
    c5c2:	4770      	bx	lr
}
    c5c4:	bf00      	nop
    c5c6:	4618      	mov	r0, r3

0000c5c8 <am_util_faultisr_collect_data>:
// HardFault_Handler() was called.
//
//*****************************************************************************
void
am_util_faultisr_collect_data(uint32_t u32IsrSP)
{
    c5c8:	b580      	push	{r7, lr}
    c5ca:	b096      	sub	sp, #88	; 0x58
    c5cc:	af00      	add	r7, sp, #0
    c5ce:	6078      	str	r0, [r7, #4]
    volatile am_fault_t sFaultData;
    am_hal_mcuctrl_fault_t sHalFaultData = {0};
    c5d0:	f107 030c 	add.w	r3, r7, #12
    c5d4:	2200      	movs	r2, #0
    c5d6:	601a      	str	r2, [r3, #0]
    c5d8:	605a      	str	r2, [r3, #4]
    c5da:	609a      	str	r2, [r3, #8]
    c5dc:	60da      	str	r2, [r3, #12]
    c5de:	611a      	str	r2, [r3, #16]
    c5e0:	615a      	str	r2, [r3, #20]

    uint32_t u32Mask = 0;
    c5e2:	2300      	movs	r3, #0
    c5e4:	657b      	str	r3, [r7, #84]	; 0x54
    // u32Mask is used for 2 things: 1) in the print loop, 2) as a spot to set
    // a breakpoint at the end of the routine.  If the printing is not used,
    // we'll get a compiler warning; so to avoid that warning, we'll use it
    // in a dummy assignment here.
    //
    sFaultData.u32CFSR = u32Mask;       // Avoid compiler warning
    c5e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    c5e8:	64fb      	str	r3, [r7, #76]	; 0x4c
    sFaultData.u32CFSR = AM_REGVAL(AM_REG_SYSCTRL_CFSR_O);
    c5ea:	4b2e      	ldr	r3, [pc, #184]	; (c6a4 <am_util_faultisr_collect_data+0xdc>)
    c5ec:	681b      	ldr	r3, [r3, #0]
    c5ee:	64fb      	str	r3, [r7, #76]	; 0x4c
    sFaultData.u8MMSR  = (sFaultData.u32CFSR >> 0)  & 0xff;
    c5f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    c5f2:	b2db      	uxtb	r3, r3
    c5f4:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    sFaultData.u8BFSR  = (sFaultData.u32CFSR >> 8)  & 0xff;
    c5f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    c5fa:	0a1b      	lsrs	r3, r3, #8
    c5fc:	b2db      	uxtb	r3, r3
    c5fe:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
    sFaultData.u16UFSR = (sFaultData.u32CFSR >> 16) & 0xffff;
    c602:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    c604:	0c1b      	lsrs	r3, r3, #16
    c606:	b29b      	uxth	r3, r3
    c608:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

    //
    // The address of the location that caused the fault.  e.g. if accessing an
    // invalid data location caused the fault, that address will appear here.
    //
    sFaultData.u32BFAR = AM_REGVAL(AM_REG_SYSCTRL_BFAR_O);
    c60c:	4b26      	ldr	r3, [pc, #152]	; (c6a8 <am_util_faultisr_collect_data+0xe0>)
    c60e:	681b      	ldr	r3, [r3, #0]
    c610:	64bb      	str	r3, [r7, #72]	; 0x48

    //
    // The address of the instruction that caused the fault is the stacked PC
    // if BFSR bit1 is set.
    //
    sFaultData.u32FaultAddr = (sFaultData.u8BFSR & 0x02) ? getStackedReg(6, u32IsrSP) : 0xffffffff;
    c612:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
    c616:	b2db      	uxtb	r3, r3
    c618:	f003 0302 	and.w	r3, r3, #2
    c61c:	2b00      	cmp	r3, #0
    c61e:	d005      	beq.n	c62c <am_util_faultisr_collect_data+0x64>
    c620:	6879      	ldr	r1, [r7, #4]
    c622:	2006      	movs	r0, #6
    c624:	f7ff ffca 	bl	c5bc <getStackedReg>
    c628:	4603      	mov	r3, r0
    c62a:	e001      	b.n	c630 <am_util_faultisr_collect_data+0x68>
    c62c:	f04f 33ff 	mov.w	r3, #4294967295
    c630:	647b      	str	r3, [r7, #68]	; 0x44

    //
    // Get the stacked registers.
    // Note - the address of the instruction that caused the fault is u32PC.
    //
    sFaultData.u32R0  = getStackedReg(0, u32IsrSP);
    c632:	6879      	ldr	r1, [r7, #4]
    c634:	2000      	movs	r0, #0
    c636:	f7ff ffc1 	bl	c5bc <getStackedReg>
    c63a:	4603      	mov	r3, r0
    c63c:	627b      	str	r3, [r7, #36]	; 0x24
    sFaultData.u32R1  = getStackedReg(1, u32IsrSP);
    c63e:	6879      	ldr	r1, [r7, #4]
    c640:	2001      	movs	r0, #1
    c642:	f7ff ffbb 	bl	c5bc <getStackedReg>
    c646:	4603      	mov	r3, r0
    c648:	62bb      	str	r3, [r7, #40]	; 0x28
    sFaultData.u32R2  = getStackedReg(2, u32IsrSP);
    c64a:	6879      	ldr	r1, [r7, #4]
    c64c:	2002      	movs	r0, #2
    c64e:	f7ff ffb5 	bl	c5bc <getStackedReg>
    c652:	4603      	mov	r3, r0
    c654:	62fb      	str	r3, [r7, #44]	; 0x2c
    sFaultData.u32R3  = getStackedReg(3, u32IsrSP);
    c656:	6879      	ldr	r1, [r7, #4]
    c658:	2003      	movs	r0, #3
    c65a:	f7ff ffaf 	bl	c5bc <getStackedReg>
    c65e:	4603      	mov	r3, r0
    c660:	633b      	str	r3, [r7, #48]	; 0x30
    sFaultData.u32R12 = getStackedReg(4, u32IsrSP);
    c662:	6879      	ldr	r1, [r7, #4]
    c664:	2004      	movs	r0, #4
    c666:	f7ff ffa9 	bl	c5bc <getStackedReg>
    c66a:	4603      	mov	r3, r0
    c66c:	637b      	str	r3, [r7, #52]	; 0x34
    sFaultData.u32LR  = getStackedReg(5, u32IsrSP);
    c66e:	6879      	ldr	r1, [r7, #4]
    c670:	2005      	movs	r0, #5
    c672:	f7ff ffa3 	bl	c5bc <getStackedReg>
    c676:	4603      	mov	r3, r0
    c678:	63bb      	str	r3, [r7, #56]	; 0x38
    sFaultData.u32PC  = getStackedReg(6, u32IsrSP);
    c67a:	6879      	ldr	r1, [r7, #4]
    c67c:	2006      	movs	r0, #6
    c67e:	f7ff ff9d 	bl	c5bc <getStackedReg>
    c682:	4603      	mov	r3, r0
    c684:	63fb      	str	r3, [r7, #60]	; 0x3c
    sFaultData.u32PSR = getStackedReg(7, u32IsrSP);
    c686:	6879      	ldr	r1, [r7, #4]
    c688:	2007      	movs	r0, #7
    c68a:	f7ff ff97 	bl	c5bc <getStackedReg>
    c68e:	4603      	mov	r3, r0
    c690:	643b      	str	r3, [r7, #64]	; 0x40

    //
    // Use the HAL MCUCTRL functions to read the fault data.
    //
#ifdef AM_APOLLO3_MCUCTRL
    am_hal_mcuctrl_info_get(AM_HAL_MCUCTRL_INFO_FAULT_STATUS, &sHalFaultData);
    c692:	f107 030c 	add.w	r3, r7, #12
    c696:	4619      	mov	r1, r3
    c698:	2002      	movs	r0, #2
    c69a:	f001 fb73 	bl	dd84 <am_hal_mcuctrl_info_get>
    }


#endif

    u32Mask = 0;
    c69e:	2300      	movs	r3, #0
    c6a0:	657b      	str	r3, [r7, #84]	; 0x54
    //
    // Spin in an infinite loop.
    // We need to spin here inside the function so that we have access to
    // local data, i.e. sFaultData.
    //
    while(1)
    c6a2:	e7fe      	b.n	c6a2 <am_util_faultisr_collect_data+0xda>
    c6a4:	e000ed28 	.word	0xe000ed28
    c6a8:	e000ed38 	.word	0xe000ed38

0000c6ac <am_util_id_device>:
//! device type.
//
//*****************************************************************************
uint32_t
am_util_id_device(am_util_id_t *psIDDevice)
{
    c6ac:	b580      	push	{r7, lr}
    c6ae:	b084      	sub	sp, #16
    c6b0:	af00      	add	r7, sp, #0
    c6b2:	6078      	str	r0, [r7, #4]

    //
    // Go get all the device (hardware) info from the HAL
    //
#if AM_APOLLO3_MCUCTRL
    am_hal_mcuctrl_info_get(AM_HAL_MCUCTRL_INFO_DEVICEID, &psIDDevice->sMcuCtrlDevice);
    c6b4:	687b      	ldr	r3, [r7, #4]
    c6b6:	4619      	mov	r1, r3
    c6b8:	2001      	movs	r0, #1
    c6ba:	f001 fb63 	bl	dd84 <am_hal_mcuctrl_info_get>
#endif

    //
    // Device identification
    //
    ui32PN = psIDDevice->sMcuCtrlDevice.ui32ChipPN  &
    c6be:	687b      	ldr	r3, [r7, #4]
    c6c0:	681b      	ldr	r3, [r3, #0]
    c6c2:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
    c6c6:	60fb      	str	r3, [r7, #12]
             AM_UTIL_MCUCTRL_CHIP_INFO_PARTNUM_PN_M;

    if ( (psIDDevice->sMcuCtrlDevice.ui32JedecCID   == 0xB105100D)          &&
    c6c8:	687b      	ldr	r3, [r7, #4]
    c6ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    c6cc:	4a58      	ldr	r2, [pc, #352]	; (c830 <am_util_id_device+0x184>)
    c6ce:	4293      	cmp	r3, r2
    c6d0:	d10e      	bne.n	c6f0 <am_util_id_device+0x44>
         (psIDDevice->sMcuCtrlDevice.ui32JedecJEPID == 0x0000009B)          &&
    c6d2:	687b      	ldr	r3, [r7, #4]
    c6d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    if ( (psIDDevice->sMcuCtrlDevice.ui32JedecCID   == 0xB105100D)          &&
    c6d6:	2b9b      	cmp	r3, #155	; 0x9b
    c6d8:	d10a      	bne.n	c6f0 <am_util_id_device+0x44>
         ((psIDDevice->sMcuCtrlDevice.ui32JedecPN & 0xF00) != 0xE00) )
    c6da:	687b      	ldr	r3, [r7, #4]
    c6dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    c6de:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
         (psIDDevice->sMcuCtrlDevice.ui32JedecJEPID == 0x0000009B)          &&
    c6e2:	f5b3 6f60 	cmp.w	r3, #3584	; 0xe00
    c6e6:	d003      	beq.n	c6f0 <am_util_id_device+0x44>
    {
        //
        // It's Ambiq Micro, set up the VENDORID.
        //
        psIDDevice->pui8VendorName = g_ui8VendorNameAmbq;
    c6e8:	687b      	ldr	r3, [r7, #4]
    c6ea:	4a52      	ldr	r2, [pc, #328]	; (c834 <am_util_id_device+0x188>)
    c6ec:	639a      	str	r2, [r3, #56]	; 0x38
    c6ee:	e002      	b.n	c6f6 <am_util_id_device+0x4a>
    else
    {
        //
        // For now, set it as unknown vendor, but we may change it later.
        //
        psIDDevice->pui8VendorName = g_ui8VendorNameUnknown;
    c6f0:	687b      	ldr	r3, [r7, #4]
    c6f2:	4a51      	ldr	r2, [pc, #324]	; (c838 <am_util_id_device+0x18c>)
    c6f4:	639a      	str	r2, [r3, #56]	; 0x38
    }

    if ( psIDDevice->sMcuCtrlDevice.ui32VendorID ==
    c6f6:	687b      	ldr	r3, [r7, #4]
    c6f8:	691b      	ldr	r3, [r3, #16]
    c6fa:	4a50      	ldr	r2, [pc, #320]	; (c83c <am_util_id_device+0x190>)
    c6fc:	4293      	cmp	r3, r2
    c6fe:	d102      	bne.n	c706 <am_util_id_device+0x5a>
         (('A' << 24) | ('M' << 16) | ('B' << 8) | ('Q' << 0)) )
    {
        //
        // VENDORID is AMBQ, so set the string pointer.
        //
        psIDDevice->pui8VendorName = g_ui8VendorNameAmbq;
    c700:	687b      	ldr	r3, [r7, #4]
    c702:	4a4c      	ldr	r2, [pc, #304]	; (c834 <am_util_id_device+0x188>)
    c704:	639a      	str	r2, [r3, #56]	; 0x38
    }

    if ( ((psIDDevice->sMcuCtrlDevice.ui32JedecPN & 0x0F0) == 0x0E0)        &&
    c706:	687b      	ldr	r3, [r7, #4]
    c708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    c70a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    c70e:	2be0      	cmp	r3, #224	; 0xe0
    c710:	d126      	bne.n	c760 <am_util_id_device+0xb4>
    c712:	68fb      	ldr	r3, [r7, #12]
    c714:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    c718:	d122      	bne.n	c760 <am_util_id_device+0xb4>
         ( ui32PN == AM_UTIL_MCUCTRL_CHIP_INFO_PARTNUM_APOLLO ) )
    {
        psIDDevice->ui32Device = AM_UTIL_ID_APOLLO;
    c71a:	687b      	ldr	r3, [r7, #4]
    c71c:	2201      	movs	r2, #1
    c71e:	635a      	str	r2, [r3, #52]	; 0x34
        psIDDevice->pui8DeviceName = g_DeviceNameApollo;
    c720:	687b      	ldr	r3, [r7, #4]
    c722:	4a47      	ldr	r2, [pc, #284]	; (c840 <am_util_id_device+0x194>)
    c724:	63da      	str	r2, [r3, #60]	; 0x3c

        //
        // ui32ChipRev[7:4]: 0=n/a, 1=A, 2=B, ...
        // ui32ChipRev[3:0]: 0=Rev0, 1=Rev1, ...
        //
        ux = ((psIDDevice->sMcuCtrlDevice.ui32ChipRev & 0xF0) >> 4);
    c726:	687b      	ldr	r3, [r7, #4]
    c728:	68db      	ldr	r3, [r3, #12]
    c72a:	091b      	lsrs	r3, r3, #4
    c72c:	f003 030f 	and.w	r3, r3, #15
    c730:	60bb      	str	r3, [r7, #8]
        psIDDevice->ui8ChipRevMaj  = (uint8_t)('A' - 1 + ux);
    c732:	68bb      	ldr	r3, [r7, #8]
    c734:	b2db      	uxtb	r3, r3
    c736:	3340      	adds	r3, #64	; 0x40
    c738:	b2da      	uxtb	r2, r3
    c73a:	687b      	ldr	r3, [r7, #4]
    c73c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        ux = ((psIDDevice->sMcuCtrlDevice.ui32ChipRev & 0x0F) >> 0);
    c740:	687b      	ldr	r3, [r7, #4]
    c742:	68db      	ldr	r3, [r3, #12]
    c744:	f003 030f 	and.w	r3, r3, #15
    c748:	60bb      	str	r3, [r7, #8]
        psIDDevice->ui8ChipRevMin = (uint8_t)('0' + ux);
    c74a:	68bb      	ldr	r3, [r7, #8]
    c74c:	b2db      	uxtb	r3, r3
    c74e:	3330      	adds	r3, #48	; 0x30
    c750:	b2da      	uxtb	r2, r3
    c752:	687b      	ldr	r3, [r7, #4]
    c754:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        //
        // Force the vendor name for Apollo, which did not support VENDORID.
        //
        psIDDevice->pui8VendorName = g_ui8VendorNameAmbq;
    c758:	687b      	ldr	r3, [r7, #4]
    c75a:	4a36      	ldr	r2, [pc, #216]	; (c834 <am_util_id_device+0x188>)
    c75c:	639a      	str	r2, [r3, #56]	; 0x38
    c75e:	e061      	b.n	c824 <am_util_id_device+0x178>
    }
    else if ( ((psIDDevice->sMcuCtrlDevice.ui32JedecPN & 0x0F0) == 0x0D0)   &&
    c760:	687b      	ldr	r3, [r7, #4]
    c762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    c764:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    c768:	2bd0      	cmp	r3, #208	; 0xd0
    c76a:	d123      	bne.n	c7b4 <am_util_id_device+0x108>
    c76c:	68fb      	ldr	r3, [r7, #12]
    c76e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
    c772:	d11f      	bne.n	c7b4 <am_util_id_device+0x108>
              ( ui32PN == AM_UTIL_MCUCTRL_CHIP_INFO_PARTNUM_APOLLO2 ) )
    {
        psIDDevice->ui32Device = AM_UTIL_ID_APOLLO2;
    c774:	687b      	ldr	r3, [r7, #4]
    c776:	2202      	movs	r2, #2
    c778:	635a      	str	r2, [r3, #52]	; 0x34
        psIDDevice->pui8DeviceName = g_DeviceNameApollo2;
    c77a:	687b      	ldr	r3, [r7, #4]
    c77c:	4a31      	ldr	r2, [pc, #196]	; (c844 <am_util_id_device+0x198>)
    c77e:	63da      	str	r2, [r3, #60]	; 0x3c

        //
        // ui32ChipRev[7:4]: 0=n/a, 1=A, 2=B, ...
        // ui32ChipRev[3:0]: 0=Rev0, 1=Rev1, ...
        //
        ux = ((psIDDevice->sMcuCtrlDevice.ui32ChipRev & 0xF0) >> 4);
    c780:	687b      	ldr	r3, [r7, #4]
    c782:	68db      	ldr	r3, [r3, #12]
    c784:	091b      	lsrs	r3, r3, #4
    c786:	f003 030f 	and.w	r3, r3, #15
    c78a:	60bb      	str	r3, [r7, #8]
        psIDDevice->ui8ChipRevMaj  = (uint8_t)('A' - 1 + ux);
    c78c:	68bb      	ldr	r3, [r7, #8]
    c78e:	b2db      	uxtb	r3, r3
    c790:	3340      	adds	r3, #64	; 0x40
    c792:	b2da      	uxtb	r2, r3
    c794:	687b      	ldr	r3, [r7, #4]
    c796:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        ux = ((psIDDevice->sMcuCtrlDevice.ui32ChipRev & 0x0F) >> 0);
    c79a:	687b      	ldr	r3, [r7, #4]
    c79c:	68db      	ldr	r3, [r3, #12]
    c79e:	f003 030f 	and.w	r3, r3, #15
    c7a2:	60bb      	str	r3, [r7, #8]
        psIDDevice->ui8ChipRevMin = (uint8_t)('0' + ux);
    c7a4:	68bb      	ldr	r3, [r7, #8]
    c7a6:	b2db      	uxtb	r3, r3
    c7a8:	3330      	adds	r3, #48	; 0x30
    c7aa:	b2da      	uxtb	r2, r3
    c7ac:	687b      	ldr	r3, [r7, #4]
    c7ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    c7b2:	e037      	b.n	c824 <am_util_id_device+0x178>
    }
    else if ( ((psIDDevice->sMcuCtrlDevice.ui32JedecPN & 0x0F0) == 0x0C0)   &&
    c7b4:	687b      	ldr	r3, [r7, #4]
    c7b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    c7b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    c7bc:	2bc0      	cmp	r3, #192	; 0xc0
    c7be:	d123      	bne.n	c808 <am_util_id_device+0x15c>
    c7c0:	68fb      	ldr	r3, [r7, #12]
    c7c2:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
    c7c6:	d11f      	bne.n	c808 <am_util_id_device+0x15c>
              ( ui32PN == AM_UTIL_MCUCTRL_CHIP_INFO_PARTNUM_APOLLO3 ) )
    {
        psIDDevice->ui32Device = AM_UTIL_ID_APOLLO3;
    c7c8:	687b      	ldr	r3, [r7, #4]
    c7ca:	2203      	movs	r2, #3
    c7cc:	635a      	str	r2, [r3, #52]	; 0x34
        psIDDevice->pui8DeviceName = g_DeviceNameApollo3;
    c7ce:	687b      	ldr	r3, [r7, #4]
    c7d0:	4a1d      	ldr	r2, [pc, #116]	; (c848 <am_util_id_device+0x19c>)
    c7d2:	63da      	str	r2, [r3, #60]	; 0x3c

        //
        // ui32ChipRev[7:4]: 0=n/a, 1=A, 2=B, ...
        // ui32ChipRev[3:0]: 1=Rev0, 2=Rev1, ...
        //
        ux = ((psIDDevice->sMcuCtrlDevice.ui32ChipRev & 0xF0) >> 4);
    c7d4:	687b      	ldr	r3, [r7, #4]
    c7d6:	68db      	ldr	r3, [r3, #12]
    c7d8:	091b      	lsrs	r3, r3, #4
    c7da:	f003 030f 	and.w	r3, r3, #15
    c7de:	60bb      	str	r3, [r7, #8]
        psIDDevice->ui8ChipRevMaj  = (uint8_t)('A' - 1 + ux);
    c7e0:	68bb      	ldr	r3, [r7, #8]
    c7e2:	b2db      	uxtb	r3, r3
    c7e4:	3340      	adds	r3, #64	; 0x40
    c7e6:	b2da      	uxtb	r2, r3
    c7e8:	687b      	ldr	r3, [r7, #4]
    c7ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        ux = ((psIDDevice->sMcuCtrlDevice.ui32ChipRev & 0x0F) >> 0);
    c7ee:	687b      	ldr	r3, [r7, #4]
    c7f0:	68db      	ldr	r3, [r3, #12]
    c7f2:	f003 030f 	and.w	r3, r3, #15
    c7f6:	60bb      	str	r3, [r7, #8]
        psIDDevice->ui8ChipRevMin = (uint8_t)('0' + ux - 1);
    c7f8:	68bb      	ldr	r3, [r7, #8]
    c7fa:	b2db      	uxtb	r3, r3
    c7fc:	332f      	adds	r3, #47	; 0x2f
    c7fe:	b2da      	uxtb	r2, r3
    c800:	687b      	ldr	r3, [r7, #4]
    c802:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    c806:	e00d      	b.n	c824 <am_util_id_device+0x178>
    }
    else
    {
        psIDDevice->ui32Device = AM_UTIL_ID_UNKNOWN;
    c808:	687b      	ldr	r3, [r7, #4]
    c80a:	2200      	movs	r2, #0
    c80c:	635a      	str	r2, [r3, #52]	; 0x34
        psIDDevice->pui8DeviceName = g_ui8DeviceNameUnknown;
    c80e:	687b      	ldr	r3, [r7, #4]
    c810:	4a0e      	ldr	r2, [pc, #56]	; (c84c <am_util_id_device+0x1a0>)
    c812:	63da      	str	r2, [r3, #60]	; 0x3c
        psIDDevice->ui8ChipRevMaj = (uint8_t)'?';
    c814:	687b      	ldr	r3, [r7, #4]
    c816:	223f      	movs	r2, #63	; 0x3f
    c818:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        psIDDevice->ui8ChipRevMin = (uint8_t)' ';
    c81c:	687b      	ldr	r3, [r7, #4]
    c81e:	2220      	movs	r2, #32
    c820:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }

    return psIDDevice->ui32Device;
    c824:	687b      	ldr	r3, [r7, #4]
    c826:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
    c828:	4618      	mov	r0, r3
    c82a:	3710      	adds	r7, #16
    c82c:	46bd      	mov	sp, r7
    c82e:	bd80      	pop	{r7, pc}
    c830:	b105100d 	.word	0xb105100d
    c834:	0000f5d8 	.word	0x0000f5d8
    c838:	0000f5e0 	.word	0x0000f5e0
    c83c:	414d4251 	.word	0x414d4251
    c840:	0000f5c0 	.word	0x0000f5c0
    c844:	0000f5c8 	.word	0x0000f5c8
    c848:	0000f5d0 	.word	0x0000f5d0
    c84c:	0000f5e8 	.word	0x0000f5e8

0000c850 <am_util_stdio_printf_init>:
//! @return None.
//
//*****************************************************************************
void
am_util_stdio_printf_init(am_util_stdio_print_char_t pfnCharPrint)
{
    c850:	b480      	push	{r7}
    c852:	b083      	sub	sp, #12
    c854:	af00      	add	r7, sp, #0
    c856:	6078      	str	r0, [r7, #4]
    g_pfnCharPrint = pfnCharPrint;
    c858:	4a04      	ldr	r2, [pc, #16]	; (c86c <am_util_stdio_printf_init+0x1c>)
    c85a:	687b      	ldr	r3, [r7, #4]
    c85c:	6013      	str	r3, [r2, #0]
}
    c85e:	bf00      	nop
    c860:	370c      	adds	r7, #12
    c862:	46bd      	mov	sp, r7
    c864:	f85d 7b04 	ldr.w	r7, [sp], #4
    c868:	4770      	bx	lr
    c86a:	bf00      	nop
    c86c:	10001238 	.word	0x10001238

0000c870 <divu64_10>:
//  Note: Adapted from Ch10 of Hackers Delight (hackersdelight.org).
//
//*****************************************************************************
static uint64_t
divu64_10(uint64_t ui64Val)
{
    c870:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
    c874:	b096      	sub	sp, #88	; 0x58
    c876:	af00      	add	r7, sp, #0
    c878:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
    uint32_t q32, r32, ui32Val;

    //
    // If a 32-bit value, use the more optimal 32-bit routine.
    //
    if ( ui64Val >> 32 )
    c87c:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
    c880:	0025      	movs	r5, r4
    c882:	2600      	movs	r6, #0
    c884:	ea55 0306 	orrs.w	r3, r5, r6
    c888:	f000 80a0 	beq.w	c9cc <divu64_10+0x15c>
    {
        q64 = (ui64Val>>1) + (ui64Val>>2);
    c88c:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
    c890:	0862      	lsrs	r2, r4, #1
    c892:	ea4f 0133 	mov.w	r1, r3, rrx
    c896:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
    c89a:	ea4f 0893 	mov.w	r8, r3, lsr #2
    c89e:	ea48 7884 	orr.w	r8, r8, r4, lsl #30
    c8a2:	ea4f 0994 	mov.w	r9, r4, lsr #2
    c8a6:	eb11 0308 	adds.w	r3, r1, r8
    c8aa:	eb42 0409 	adc.w	r4, r2, r9
    c8ae:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 4);
    c8b2:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c8b6:	ea4f 1a13 	mov.w	sl, r3, lsr #4
    c8ba:	ea4a 7a04 	orr.w	sl, sl, r4, lsl #28
    c8be:	ea4f 1b14 	mov.w	fp, r4, lsr #4
    c8c2:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c8c6:	eb13 030a 	adds.w	r3, r3, sl
    c8ca:	eb44 040b 	adc.w	r4, r4, fp
    c8ce:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 8);
    c8d2:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c8d6:	0a1a      	lsrs	r2, r3, #8
    c8d8:	62ba      	str	r2, [r7, #40]	; 0x28
    c8da:	6aba      	ldr	r2, [r7, #40]	; 0x28
    c8dc:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
    c8e0:	62ba      	str	r2, [r7, #40]	; 0x28
    c8e2:	0a23      	lsrs	r3, r4, #8
    c8e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    c8e6:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c8ea:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
    c8ee:	18c9      	adds	r1, r1, r3
    c8f0:	eb42 0204 	adc.w	r2, r2, r4
    c8f4:	460b      	mov	r3, r1
    c8f6:	4614      	mov	r4, r2
    c8f8:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 16);
    c8fc:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c900:	0c1a      	lsrs	r2, r3, #16
    c902:	623a      	str	r2, [r7, #32]
    c904:	6a3a      	ldr	r2, [r7, #32]
    c906:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
    c90a:	623a      	str	r2, [r7, #32]
    c90c:	0c23      	lsrs	r3, r4, #16
    c90e:	627b      	str	r3, [r7, #36]	; 0x24
    c910:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c914:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
    c918:	18c9      	adds	r1, r1, r3
    c91a:	eb42 0204 	adc.w	r2, r2, r4
    c91e:	460b      	mov	r3, r1
    c920:	4614      	mov	r4, r2
    c922:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 32);
    c926:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c92a:	0023      	movs	r3, r4
    c92c:	603b      	str	r3, [r7, #0]
    c92e:	2300      	movs	r3, #0
    c930:	607b      	str	r3, [r7, #4]
    c932:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c936:	e897 0006 	ldmia.w	r7, {r1, r2}
    c93a:	18c9      	adds	r1, r1, r3
    c93c:	eb42 0204 	adc.w	r2, r2, r4
    c940:	460b      	mov	r3, r1
    c942:	4614      	mov	r4, r2
    c944:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 >>= 3;
    c948:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c94c:	08da      	lsrs	r2, r3, #3
    c94e:	613a      	str	r2, [r7, #16]
    c950:	693a      	ldr	r2, [r7, #16]
    c952:	ea42 7244 	orr.w	r2, r2, r4, lsl #29
    c956:	613a      	str	r2, [r7, #16]
    c958:	08e3      	lsrs	r3, r4, #3
    c95a:	617b      	str	r3, [r7, #20]
    c95c:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
    c960:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        r64 = ui64Val - q64*10;
    c964:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
    c968:	460b      	mov	r3, r1
    c96a:	4614      	mov	r4, r2
    c96c:	00a0      	lsls	r0, r4, #2
    c96e:	60f8      	str	r0, [r7, #12]
    c970:	68f8      	ldr	r0, [r7, #12]
    c972:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
    c976:	60f8      	str	r0, [r7, #12]
    c978:	009b      	lsls	r3, r3, #2
    c97a:	60bb      	str	r3, [r7, #8]
    c97c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
    c980:	185b      	adds	r3, r3, r1
    c982:	eb44 0402 	adc.w	r4, r4, r2
    c986:	18db      	adds	r3, r3, r3
    c988:	eb44 0404 	adc.w	r4, r4, r4
    c98c:	4619      	mov	r1, r3
    c98e:	4622      	mov	r2, r4
    c990:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
    c994:	1a5b      	subs	r3, r3, r1
    c996:	eb64 0402 	sbc.w	r4, r4, r2
    c99a:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
        return q64 + ((r64 + 6) >> 4);
    c99e:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
    c9a2:	3306      	adds	r3, #6
    c9a4:	f144 0400 	adc.w	r4, r4, #0
    c9a8:	091a      	lsrs	r2, r3, #4
    c9aa:	61ba      	str	r2, [r7, #24]
    c9ac:	69ba      	ldr	r2, [r7, #24]
    c9ae:	ea42 7204 	orr.w	r2, r2, r4, lsl #28
    c9b2:	61ba      	str	r2, [r7, #24]
    c9b4:	0923      	lsrs	r3, r4, #4
    c9b6:	61fb      	str	r3, [r7, #28]
    c9b8:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c9bc:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
    c9c0:	18c9      	adds	r1, r1, r3
    c9c2:	eb42 0204 	adc.w	r2, r2, r4
    c9c6:	460b      	mov	r3, r1
    c9c8:	4614      	mov	r4, r2
    c9ca:	e029      	b.n	ca20 <divu64_10+0x1b0>
    }
    else
    {
        ui32Val = (uint32_t)(ui64Val & 0xffffffff);
    c9cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    c9ce:	647b      	str	r3, [r7, #68]	; 0x44
        q32 = (ui32Val>>1) + (ui32Val>>2);
    c9d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    c9d2:	085a      	lsrs	r2, r3, #1
    c9d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    c9d6:	089b      	lsrs	r3, r3, #2
    c9d8:	4413      	add	r3, r2
    c9da:	643b      	str	r3, [r7, #64]	; 0x40
        q32 += (q32 >> 4);
    c9dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    c9de:	091b      	lsrs	r3, r3, #4
    c9e0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    c9e2:	4413      	add	r3, r2
    c9e4:	643b      	str	r3, [r7, #64]	; 0x40
        q32 += (q32 >> 8);
    c9e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    c9e8:	0a1b      	lsrs	r3, r3, #8
    c9ea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    c9ec:	4413      	add	r3, r2
    c9ee:	643b      	str	r3, [r7, #64]	; 0x40
        q32 += (q32 >> 16);
    c9f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    c9f2:	0c1b      	lsrs	r3, r3, #16
    c9f4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    c9f6:	4413      	add	r3, r2
    c9f8:	643b      	str	r3, [r7, #64]	; 0x40
        q32 >>= 3;
    c9fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    c9fc:	08db      	lsrs	r3, r3, #3
    c9fe:	643b      	str	r3, [r7, #64]	; 0x40
        r32 = ui32Val - q32*10;
    ca00:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    ca02:	4613      	mov	r3, r2
    ca04:	009b      	lsls	r3, r3, #2
    ca06:	4413      	add	r3, r2
    ca08:	005b      	lsls	r3, r3, #1
    ca0a:	461a      	mov	r2, r3
    ca0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    ca0e:	1a9b      	subs	r3, r3, r2
    ca10:	63fb      	str	r3, [r7, #60]	; 0x3c
        return (uint64_t)(q32 + ((r32 + 6) >> 4));
    ca12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    ca14:	3306      	adds	r3, #6
    ca16:	091a      	lsrs	r2, r3, #4
    ca18:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    ca1a:	4413      	add	r3, r2
    ca1c:	f04f 0400 	mov.w	r4, #0
    }
}
    ca20:	4618      	mov	r0, r3
    ca22:	4621      	mov	r1, r4
    ca24:	3758      	adds	r7, #88	; 0x58
    ca26:	46bd      	mov	sp, r7
    ca28:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
    ca2c:	4770      	bx	lr

0000ca2e <ndigits_in_u64>:
// example: 10000 return 5, 123 returns 3.
//
//*****************************************************************************
static int
ndigits_in_u64(uint64_t ui64Val)
{
    ca2e:	b590      	push	{r4, r7, lr}
    ca30:	b085      	sub	sp, #20
    ca32:	af00      	add	r7, sp, #0
    ca34:	e9c7 0100 	strd	r0, r1, [r7]
    int iNDigits = ui64Val ? 0 : 1;
    ca38:	683a      	ldr	r2, [r7, #0]
    ca3a:	687b      	ldr	r3, [r7, #4]
    ca3c:	4313      	orrs	r3, r2
    ca3e:	2b00      	cmp	r3, #0
    ca40:	bf0c      	ite	eq
    ca42:	2301      	moveq	r3, #1
    ca44:	2300      	movne	r3, #0
    ca46:	b2db      	uxtb	r3, r3
    ca48:	60fb      	str	r3, [r7, #12]

    while ( ui64Val )
    ca4a:	e008      	b.n	ca5e <ndigits_in_u64+0x30>
    {
        //
        // ui32Val /= 10;
        //
        ui64Val = divu64_10(ui64Val);
    ca4c:	e9d7 0100 	ldrd	r0, r1, [r7]
    ca50:	f7ff ff0e 	bl	c870 <divu64_10>
    ca54:	e9c7 0100 	strd	r0, r1, [r7]
        ++iNDigits;
    ca58:	68fb      	ldr	r3, [r7, #12]
    ca5a:	3301      	adds	r3, #1
    ca5c:	60fb      	str	r3, [r7, #12]
    while ( ui64Val )
    ca5e:	e897 0018 	ldmia.w	r7, {r3, r4}
    ca62:	4323      	orrs	r3, r4
    ca64:	d1f2      	bne.n	ca4c <ndigits_in_u64+0x1e>
    }

    return iNDigits;
    ca66:	68fb      	ldr	r3, [r7, #12]
}
    ca68:	4618      	mov	r0, r3
    ca6a:	3714      	adds	r7, #20
    ca6c:	46bd      	mov	sp, r7
    ca6e:	bd90      	pop	{r4, r7, pc}

0000ca70 <ndigits_in_i64>:
// example: -3 returns 1, 3 returns 1, 15 returns 2, -15 returns 2, ...
//
//*****************************************************************************
static int
ndigits_in_i64(int64_t i64Val)
{
    ca70:	b590      	push	{r4, r7, lr}
    ca72:	b083      	sub	sp, #12
    ca74:	af00      	add	r7, sp, #0
    ca76:	e9c7 0100 	strd	r0, r1, [r7]
    if ( i64Val < 0 )
    ca7a:	e897 0018 	ldmia.w	r7, {r3, r4}
    ca7e:	2b00      	cmp	r3, #0
    ca80:	f174 0300 	sbcs.w	r3, r4, #0
    ca84:	da06      	bge.n	ca94 <ndigits_in_i64+0x24>
    {
        //
        // Get absolute value
        //
        i64Val = -i64Val;
    ca86:	e897 0018 	ldmia.w	r7, {r3, r4}
    ca8a:	425b      	negs	r3, r3
    ca8c:	eb64 0444 	sbc.w	r4, r4, r4, lsl #1
    ca90:	e887 0018 	stmia.w	r7, {r3, r4}
    }

    return ndigits_in_u64((uint64_t) i64Val);
    ca94:	e897 0018 	ldmia.w	r7, {r3, r4}
    ca98:	4618      	mov	r0, r3
    ca9a:	4621      	mov	r1, r4
    ca9c:	f7ff ffc7 	bl	ca2e <ndigits_in_u64>
    caa0:	4603      	mov	r3, r0
}
    caa2:	4618      	mov	r0, r3
    caa4:	370c      	adds	r7, #12
    caa6:	46bd      	mov	sp, r7
    caa8:	bd90      	pop	{r4, r7, pc}

0000caaa <ndigits_in_hex>:
// Return the number of hex digits in an uint64_t.
//
//*****************************************************************************
static int
ndigits_in_hex(uint64_t ui64Val)
{
    caaa:	b490      	push	{r4, r7}
    caac:	b084      	sub	sp, #16
    caae:	af00      	add	r7, sp, #0
    cab0:	e9c7 0100 	strd	r0, r1, [r7]
    int iDigits = ui64Val ? 0 : 1;
    cab4:	6839      	ldr	r1, [r7, #0]
    cab6:	687a      	ldr	r2, [r7, #4]
    cab8:	430a      	orrs	r2, r1
    caba:	2a00      	cmp	r2, #0
    cabc:	bf0c      	ite	eq
    cabe:	2201      	moveq	r2, #1
    cac0:	2200      	movne	r2, #0
    cac2:	b2d2      	uxtb	r2, r2
    cac4:	60fa      	str	r2, [r7, #12]

    while ( ui64Val )
    cac6:	e00a      	b.n	cade <ndigits_in_hex+0x34>
    {
        ui64Val >>= 4;
    cac8:	e897 0006 	ldmia.w	r7, {r1, r2}
    cacc:	090b      	lsrs	r3, r1, #4
    cace:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
    cad2:	0914      	lsrs	r4, r2, #4
    cad4:	e887 0018 	stmia.w	r7, {r3, r4}
        ++iDigits;
    cad8:	68fa      	ldr	r2, [r7, #12]
    cada:	3201      	adds	r2, #1
    cadc:	60fa      	str	r2, [r7, #12]
    while ( ui64Val )
    cade:	e897 0006 	ldmia.w	r7, {r1, r2}
    cae2:	430a      	orrs	r2, r1
    cae4:	d1f0      	bne.n	cac8 <ndigits_in_hex+0x1e>
    }

    return iDigits;
    cae6:	68fb      	ldr	r3, [r7, #12]
}
    cae8:	4618      	mov	r0, r3
    caea:	3710      	adds	r7, #16
    caec:	46bd      	mov	sp, r7
    caee:	bc90      	pop	{r4, r7}
    caf0:	4770      	bx	lr

0000caf2 <decstr_to_int>:
// pui32CharCnt.
//
//*****************************************************************************
static uint32_t
decstr_to_int(const char *pcStr, uint32_t *pui32CharCnt)
{
    caf2:	b480      	push	{r7}
    caf4:	b087      	sub	sp, #28
    caf6:	af00      	add	r7, sp, #0
    caf8:	6078      	str	r0, [r7, #4]
    cafa:	6039      	str	r1, [r7, #0]
    bool bNeg = false;
    cafc:	2300      	movs	r3, #0
    cafe:	75fb      	strb	r3, [r7, #23]
    uint32_t ui32Val = 0, uCnt = 0;
    cb00:	2300      	movs	r3, #0
    cb02:	613b      	str	r3, [r7, #16]
    cb04:	2300      	movs	r3, #0
    cb06:	60fb      	str	r3, [r7, #12]

    if ( *pcStr == '-')
    cb08:	687b      	ldr	r3, [r7, #4]
    cb0a:	781b      	ldrb	r3, [r3, #0]
    cb0c:	2b2d      	cmp	r3, #45	; 0x2d
    cb0e:	d11b      	bne.n	cb48 <decstr_to_int+0x56>
    {
        bNeg = true;
    cb10:	2301      	movs	r3, #1
    cb12:	75fb      	strb	r3, [r7, #23]
        pcStr++;
    cb14:	687b      	ldr	r3, [r7, #4]
    cb16:	3301      	adds	r3, #1
    cb18:	607b      	str	r3, [r7, #4]
        uCnt++;
    cb1a:	68fb      	ldr	r3, [r7, #12]
    cb1c:	3301      	adds	r3, #1
    cb1e:	60fb      	str	r3, [r7, #12]
    }

    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    cb20:	e012      	b.n	cb48 <decstr_to_int+0x56>
    {
        ++uCnt;
    cb22:	68fb      	ldr	r3, [r7, #12]
    cb24:	3301      	adds	r3, #1
    cb26:	60fb      	str	r3, [r7, #12]

        //
        // Multiply accumulated value by 10.
        //
        ui32Val *= 10;
    cb28:	693a      	ldr	r2, [r7, #16]
    cb2a:	4613      	mov	r3, r2
    cb2c:	009b      	lsls	r3, r3, #2
    cb2e:	4413      	add	r3, r2
    cb30:	005b      	lsls	r3, r3, #1
    cb32:	613b      	str	r3, [r7, #16]

        //
        // Add in the new low digit.
        //
        ui32Val += (*pcStr - '0');
    cb34:	687b      	ldr	r3, [r7, #4]
    cb36:	781b      	ldrb	r3, [r3, #0]
    cb38:	461a      	mov	r2, r3
    cb3a:	693b      	ldr	r3, [r7, #16]
    cb3c:	4413      	add	r3, r2
    cb3e:	3b30      	subs	r3, #48	; 0x30
    cb40:	613b      	str	r3, [r7, #16]
        pcStr++;
    cb42:	687b      	ldr	r3, [r7, #4]
    cb44:	3301      	adds	r3, #1
    cb46:	607b      	str	r3, [r7, #4]
    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    cb48:	687b      	ldr	r3, [r7, #4]
    cb4a:	781b      	ldrb	r3, [r3, #0]
    cb4c:	2b2f      	cmp	r3, #47	; 0x2f
    cb4e:	d903      	bls.n	cb58 <decstr_to_int+0x66>
    cb50:	687b      	ldr	r3, [r7, #4]
    cb52:	781b      	ldrb	r3, [r3, #0]
    cb54:	2b39      	cmp	r3, #57	; 0x39
    cb56:	d9e4      	bls.n	cb22 <decstr_to_int+0x30>
    }

    if ( pui32CharCnt )
    cb58:	683b      	ldr	r3, [r7, #0]
    cb5a:	2b00      	cmp	r3, #0
    cb5c:	d002      	beq.n	cb64 <decstr_to_int+0x72>
    {
        *pui32CharCnt = uCnt;
    cb5e:	683b      	ldr	r3, [r7, #0]
    cb60:	68fa      	ldr	r2, [r7, #12]
    cb62:	601a      	str	r2, [r3, #0]
    }

    return bNeg ? -ui32Val : ui32Val;
    cb64:	7dfb      	ldrb	r3, [r7, #23]
    cb66:	2b00      	cmp	r3, #0
    cb68:	d002      	beq.n	cb70 <decstr_to_int+0x7e>
    cb6a:	693b      	ldr	r3, [r7, #16]
    cb6c:	425b      	negs	r3, r3
    cb6e:	e000      	b.n	cb72 <decstr_to_int+0x80>
    cb70:	693b      	ldr	r3, [r7, #16]
}
    cb72:	4618      	mov	r0, r3
    cb74:	371c      	adds	r7, #28
    cb76:	46bd      	mov	sp, r7
    cb78:	f85d 7b04 	ldr.w	r7, [sp], #4
    cb7c:	4770      	bx	lr

0000cb7e <uint64_to_str>:
// written).
//
//*****************************************************************************
static int
uint64_to_str(uint64_t ui64Val, char *pcBuf)
{
    cb7e:	b590      	push	{r4, r7, lr}
    cb80:	b091      	sub	sp, #68	; 0x44
    cb82:	af00      	add	r7, sp, #0
    cb84:	e9c7 0102 	strd	r0, r1, [r7, #8]
    cb88:	607a      	str	r2, [r7, #4]
    char tbuf[25];
    int ix = 0, iNumDig = 0;
    cb8a:	2300      	movs	r3, #0
    cb8c:	63fb      	str	r3, [r7, #60]	; 0x3c
    cb8e:	2300      	movs	r3, #0
    cb90:	63bb      	str	r3, [r7, #56]	; 0x38
    do
    {
        //
        // Divide by 10
        //
        u64Tmp = divu64_10(ui64Val);
    cb92:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
    cb96:	f7ff fe6b 	bl	c870 <divu64_10>
    cb9a:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30

        //
        // Get modulus
        //
        uMod = ui64Val - (u64Tmp * 10);
    cb9e:	68b9      	ldr	r1, [r7, #8]
    cba0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    cba2:	4613      	mov	r3, r2
    cba4:	009b      	lsls	r3, r3, #2
    cba6:	4413      	add	r3, r2
    cba8:	005b      	lsls	r3, r3, #1
    cbaa:	1acb      	subs	r3, r1, r3
    cbac:	62fb      	str	r3, [r7, #44]	; 0x2c

        tbuf[ix++] = uMod + '0';
    cbae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    cbb0:	1c5a      	adds	r2, r3, #1
    cbb2:	63fa      	str	r2, [r7, #60]	; 0x3c
    cbb4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    cbb6:	b2d2      	uxtb	r2, r2
    cbb8:	3230      	adds	r2, #48	; 0x30
    cbba:	b2d2      	uxtb	r2, r2
    cbbc:	f107 0140 	add.w	r1, r7, #64	; 0x40
    cbc0:	440b      	add	r3, r1
    cbc2:	f803 2c30 	strb.w	r2, [r3, #-48]
        ui64Val = u64Tmp;
    cbc6:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
    cbca:	e9c7 3402 	strd	r3, r4, [r7, #8]
    } while ( ui64Val );
    cbce:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
    cbd2:	4323      	orrs	r3, r4
    cbd4:	d1dd      	bne.n	cb92 <uint64_to_str+0x14>

    //
    // Save the total number of digits
    //
    iNumDig = ix;
    cbd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    cbd8:	63bb      	str	r3, [r7, #56]	; 0x38

    //
    // Now, reverse the buffer when saving to the caller's buffer.
    //
    if ( pcBuf )
    cbda:	687b      	ldr	r3, [r7, #4]
    cbdc:	2b00      	cmp	r3, #0
    cbde:	d011      	beq.n	cc04 <uint64_to_str+0x86>
    {
        while ( ix-- )
    cbe0:	e008      	b.n	cbf4 <uint64_to_str+0x76>
        {
            *pcBuf++ = tbuf[ix];
    cbe2:	687b      	ldr	r3, [r7, #4]
    cbe4:	1c5a      	adds	r2, r3, #1
    cbe6:	607a      	str	r2, [r7, #4]
    cbe8:	f107 0110 	add.w	r1, r7, #16
    cbec:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    cbee:	440a      	add	r2, r1
    cbf0:	7812      	ldrb	r2, [r2, #0]
    cbf2:	701a      	strb	r2, [r3, #0]
        while ( ix-- )
    cbf4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    cbf6:	1e5a      	subs	r2, r3, #1
    cbf8:	63fa      	str	r2, [r7, #60]	; 0x3c
    cbfa:	2b00      	cmp	r3, #0
    cbfc:	d1f1      	bne.n	cbe2 <uint64_to_str+0x64>
        }

        //
        // Terminate the caller's buffer
        //
        *pcBuf = 0x00;
    cbfe:	687b      	ldr	r3, [r7, #4]
    cc00:	2200      	movs	r2, #0
    cc02:	701a      	strb	r2, [r3, #0]
    }

    return iNumDig;
    cc04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
    cc06:	4618      	mov	r0, r3
    cc08:	3744      	adds	r7, #68	; 0x44
    cc0a:	46bd      	mov	sp, r7
    cc0c:	bd90      	pop	{r4, r7, pc}

0000cc0e <uint64_to_hexstr>:
// written).
//
//*****************************************************************************
static int
uint64_to_hexstr(uint64_t ui64Val, char *pcBuf, bool bLower)
{
    cc0e:	b4b0      	push	{r4, r5, r7}
    cc10:	b08d      	sub	sp, #52	; 0x34
    cc12:	af00      	add	r7, sp, #0
    cc14:	e9c7 0102 	strd	r0, r1, [r7, #8]
    cc18:	607a      	str	r2, [r7, #4]
    cc1a:	70fb      	strb	r3, [r7, #3]
    int iNumDig, ix = 0;
    cc1c:	2300      	movs	r3, #0
    cc1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    char cCh, tbuf[20];

    if ( ui64Val == 0 )
    cc20:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
    cc24:	4313      	orrs	r3, r2
    cc26:	d131      	bne.n	cc8c <uint64_to_hexstr+0x7e>
    {
        tbuf[ix++] = '0';   // Print a '0'
    cc28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cc2a:	1c5a      	adds	r2, r3, #1
    cc2c:	62fa      	str	r2, [r7, #44]	; 0x2c
    cc2e:	f107 0230 	add.w	r2, r7, #48	; 0x30
    cc32:	4413      	add	r3, r2
    cc34:	2230      	movs	r2, #48	; 0x30
    cc36:	f803 2c20 	strb.w	r2, [r3, #-32]
    }

    while ( ui64Val )
    cc3a:	e027      	b.n	cc8c <uint64_to_hexstr+0x7e>
    {
        cCh = ui64Val & 0xf;
    cc3c:	7a3b      	ldrb	r3, [r7, #8]
    cc3e:	f003 030f 	and.w	r3, r3, #15
    cc42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

        //
        // Alpha character
        //
        if ( cCh > 9 )
    cc46:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
    cc4a:	2b09      	cmp	r3, #9
    cc4c:	d90a      	bls.n	cc64 <uint64_to_hexstr+0x56>
        {
            cCh += bLower ? 0x27 : 0x7;
    cc4e:	78fb      	ldrb	r3, [r7, #3]
    cc50:	2b00      	cmp	r3, #0
    cc52:	d001      	beq.n	cc58 <uint64_to_hexstr+0x4a>
    cc54:	2227      	movs	r2, #39	; 0x27
    cc56:	e000      	b.n	cc5a <uint64_to_hexstr+0x4c>
    cc58:	2207      	movs	r2, #7
    cc5a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
    cc5e:	4413      	add	r3, r2
    cc60:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        }

        tbuf[ix++] = cCh + '0';
    cc64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cc66:	1c5a      	adds	r2, r3, #1
    cc68:	62fa      	str	r2, [r7, #44]	; 0x2c
    cc6a:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
    cc6e:	3230      	adds	r2, #48	; 0x30
    cc70:	b2d2      	uxtb	r2, r2
    cc72:	f107 0130 	add.w	r1, r7, #48	; 0x30
    cc76:	440b      	add	r3, r1
    cc78:	f803 2c20 	strb.w	r2, [r3, #-32]
        ui64Val >>= 4;
    cc7c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
    cc80:	0914      	lsrs	r4, r2, #4
    cc82:	ea44 7403 	orr.w	r4, r4, r3, lsl #28
    cc86:	091d      	lsrs	r5, r3, #4
    cc88:	e9c7 4502 	strd	r4, r5, [r7, #8]
    while ( ui64Val )
    cc8c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
    cc90:	4313      	orrs	r3, r2
    cc92:	d1d3      	bne.n	cc3c <uint64_to_hexstr+0x2e>
    }

    //
    // Save the total number of digits
    //
    iNumDig = ix;
    cc94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cc96:	627b      	str	r3, [r7, #36]	; 0x24

    //
    // Now, reverse the buffer when saving to the callers buffer.
    //
    if (pcBuf)
    cc98:	687b      	ldr	r3, [r7, #4]
    cc9a:	2b00      	cmp	r3, #0
    cc9c:	d011      	beq.n	ccc2 <uint64_to_hexstr+0xb4>
    {
        while (ix--)
    cc9e:	e008      	b.n	ccb2 <uint64_to_hexstr+0xa4>
        {
            *pcBuf++ = tbuf[ix];
    cca0:	687b      	ldr	r3, [r7, #4]
    cca2:	1c5a      	adds	r2, r3, #1
    cca4:	607a      	str	r2, [r7, #4]
    cca6:	f107 0110 	add.w	r1, r7, #16
    ccaa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    ccac:	440a      	add	r2, r1
    ccae:	7812      	ldrb	r2, [r2, #0]
    ccb0:	701a      	strb	r2, [r3, #0]
        while (ix--)
    ccb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    ccb4:	1e5a      	subs	r2, r3, #1
    ccb6:	62fa      	str	r2, [r7, #44]	; 0x2c
    ccb8:	2b00      	cmp	r3, #0
    ccba:	d1f1      	bne.n	cca0 <uint64_to_hexstr+0x92>
        }

        //
        // Terminate the caller's buffer
        //
        *pcBuf = 0;
    ccbc:	687b      	ldr	r3, [r7, #4]
    ccbe:	2200      	movs	r2, #0
    ccc0:	701a      	strb	r2, [r3, #0]
    }

    return iNumDig;
    ccc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
    ccc4:	4618      	mov	r0, r3
    ccc6:	3734      	adds	r7, #52	; 0x34
    ccc8:	46bd      	mov	sp, r7
    ccca:	bcb0      	pop	{r4, r5, r7}
    cccc:	4770      	bx	lr

0000ccce <simple_strlen>:
// Return length of the given string.
//
//*****************************************************************************
static uint32_t
simple_strlen(char *pcBuf)
{
    ccce:	b480      	push	{r7}
    ccd0:	b085      	sub	sp, #20
    ccd2:	af00      	add	r7, sp, #0
    ccd4:	6078      	str	r0, [r7, #4]
    uint32_t ui32RetVal = 0;
    ccd6:	2300      	movs	r3, #0
    ccd8:	60fb      	str	r3, [r7, #12]
    if ( !pcBuf )
    ccda:	687b      	ldr	r3, [r7, #4]
    ccdc:	2b00      	cmp	r3, #0
    ccde:	d104      	bne.n	ccea <simple_strlen+0x1c>
    {
        return ui32RetVal;
    cce0:	68fb      	ldr	r3, [r7, #12]
    cce2:	e009      	b.n	ccf8 <simple_strlen+0x2a>
    }

    while ( *pcBuf++ )
    {
        ui32RetVal++;
    cce4:	68fb      	ldr	r3, [r7, #12]
    cce6:	3301      	adds	r3, #1
    cce8:	60fb      	str	r3, [r7, #12]
    while ( *pcBuf++ )
    ccea:	687b      	ldr	r3, [r7, #4]
    ccec:	1c5a      	adds	r2, r3, #1
    ccee:	607a      	str	r2, [r7, #4]
    ccf0:	781b      	ldrb	r3, [r3, #0]
    ccf2:	2b00      	cmp	r3, #0
    ccf4:	d1f6      	bne.n	cce4 <simple_strlen+0x16>
    }
    return ui32RetVal;
    ccf6:	68fb      	ldr	r3, [r7, #12]
}
    ccf8:	4618      	mov	r0, r3
    ccfa:	3714      	adds	r7, #20
    ccfc:	46bd      	mov	sp, r7
    ccfe:	f85d 7b04 	ldr.w	r7, [sp], #4
    cd02:	4770      	bx	lr

0000cd04 <padbuffer>:
// Pad a string buffer with pad characters.
//
//*****************************************************************************
static int32_t
padbuffer(char *pcBuf, uint8_t cPadChar, int32_t i32NumChars)
{
    cd04:	b480      	push	{r7}
    cd06:	b087      	sub	sp, #28
    cd08:	af00      	add	r7, sp, #0
    cd0a:	60f8      	str	r0, [r7, #12]
    cd0c:	460b      	mov	r3, r1
    cd0e:	607a      	str	r2, [r7, #4]
    cd10:	72fb      	strb	r3, [r7, #11]
    int32_t i32Cnt = 0;
    cd12:	2300      	movs	r3, #0
    cd14:	617b      	str	r3, [r7, #20]

    if ( i32NumChars <= 0 )
    cd16:	687b      	ldr	r3, [r7, #4]
    cd18:	2b00      	cmp	r3, #0
    cd1a:	dc0c      	bgt.n	cd36 <padbuffer+0x32>
    {
        return i32Cnt;
    cd1c:	697b      	ldr	r3, [r7, #20]
    cd1e:	e010      	b.n	cd42 <padbuffer+0x3e>
    }

    while ( i32NumChars-- )
    {
        if ( pcBuf )
    cd20:	68fb      	ldr	r3, [r7, #12]
    cd22:	2b00      	cmp	r3, #0
    cd24:	d004      	beq.n	cd30 <padbuffer+0x2c>
        {
            *pcBuf++ = cPadChar;
    cd26:	68fb      	ldr	r3, [r7, #12]
    cd28:	1c5a      	adds	r2, r3, #1
    cd2a:	60fa      	str	r2, [r7, #12]
    cd2c:	7afa      	ldrb	r2, [r7, #11]
    cd2e:	701a      	strb	r2, [r3, #0]
        }
        i32Cnt++;
    cd30:	697b      	ldr	r3, [r7, #20]
    cd32:	3301      	adds	r3, #1
    cd34:	617b      	str	r3, [r7, #20]
    while ( i32NumChars-- )
    cd36:	687b      	ldr	r3, [r7, #4]
    cd38:	1e5a      	subs	r2, r3, #1
    cd3a:	607a      	str	r2, [r7, #4]
    cd3c:	2b00      	cmp	r3, #0
    cd3e:	d1ef      	bne.n	cd20 <padbuffer+0x1c>
    }

    return i32Cnt;
    cd40:	697b      	ldr	r3, [r7, #20]
}
    cd42:	4618      	mov	r0, r3
    cd44:	371c      	adds	r7, #28
    cd46:	46bd      	mov	sp, r7
    cd48:	f85d 7b04 	ldr.w	r7, [sp], #4
    cd4c:	4770      	bx	lr
	...

0000cd50 <ftoa>:
    int32_t I32;
    float F;
} i32fl_t;

static int ftoa(float fValue, char *pcBuf, int iPrecision)
{
    cd50:	b590      	push	{r4, r7, lr}
    cd52:	b08f      	sub	sp, #60	; 0x3c
    cd54:	af00      	add	r7, sp, #0
    cd56:	60f8      	str	r0, [r7, #12]
    cd58:	60b9      	str	r1, [r7, #8]
    cd5a:	607a      	str	r2, [r7, #4]
    i32fl_t unFloatValue;
    int iExp2, iBufSize;
    int32_t i32Significand, i32IntPart, i32FracPart;
    char *pcBufInitial, *pcBuftmp;

    iBufSize = *(uint32_t*)pcBuf;
    cd5c:	68bb      	ldr	r3, [r7, #8]
    cd5e:	681b      	ldr	r3, [r3, #0]
    cd60:	627b      	str	r3, [r7, #36]	; 0x24
    if (iBufSize < 4)
    cd62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    cd64:	2b03      	cmp	r3, #3
    cd66:	dc02      	bgt.n	cd6e <ftoa+0x1e>
    {
        return AM_FTOA_ERR_BUFSIZE;
    cd68:	f06f 0302 	mvn.w	r3, #2
    cd6c:	e0e7      	b.n	cf3e <ftoa+0x1ee>
    }

    if (fValue == 0.0f)
    cd6e:	edd7 7a03 	vldr	s15, [r7, #12]
    cd72:	eef5 7a40 	vcmp.f32	s15, #0.0
    cd76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    cd7a:	d104      	bne.n	cd86 <ftoa+0x36>
    {
        // "0.0"
        *(uint32_t*)pcBuf = 0x00 << 24 | ('0' << 16) | ('.' << 8) | ('0' << 0);
    cd7c:	68bb      	ldr	r3, [r7, #8]
    cd7e:	4a72      	ldr	r2, [pc, #456]	; (cf48 <ftoa+0x1f8>)
    cd80:	601a      	str	r2, [r3, #0]
        return 3;
    cd82:	2303      	movs	r3, #3
    cd84:	e0db      	b.n	cf3e <ftoa+0x1ee>
    }

    pcBufInitial = pcBuf;
    cd86:	68bb      	ldr	r3, [r7, #8]
    cd88:	623b      	str	r3, [r7, #32]

    unFloatValue.F = fValue;
    cd8a:	68fb      	ldr	r3, [r7, #12]
    cd8c:	613b      	str	r3, [r7, #16]

    iExp2 = ((unFloatValue.I32 >> 23) & 0x000000FF) - 127;
    cd8e:	693b      	ldr	r3, [r7, #16]
    cd90:	15db      	asrs	r3, r3, #23
    cd92:	b2db      	uxtb	r3, r3
    cd94:	3b7f      	subs	r3, #127	; 0x7f
    cd96:	61fb      	str	r3, [r7, #28]
    i32Significand = (unFloatValue.I32 & 0x00FFFFFF) | 0x00800000;
    cd98:	693b      	ldr	r3, [r7, #16]
    cd9a:	f3c3 0316 	ubfx	r3, r3, #0, #23
    cd9e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    cda2:	61bb      	str	r3, [r7, #24]
    i32FracPart = 0;
    cda4:	2300      	movs	r3, #0
    cda6:	633b      	str	r3, [r7, #48]	; 0x30
    i32IntPart = 0;
    cda8:	2300      	movs	r3, #0
    cdaa:	637b      	str	r3, [r7, #52]	; 0x34

    if (iExp2 >= 31)
    cdac:	69fb      	ldr	r3, [r7, #28]
    cdae:	2b1e      	cmp	r3, #30
    cdb0:	dd02      	ble.n	cdb8 <ftoa+0x68>
    {
        return AM_FTOA_ERR_VAL_TOO_LARGE;
    cdb2:	f06f 0301 	mvn.w	r3, #1
    cdb6:	e0c2      	b.n	cf3e <ftoa+0x1ee>
    }
    else if (iExp2 < -23)
    cdb8:	69fb      	ldr	r3, [r7, #28]
    cdba:	f113 0f17 	cmn.w	r3, #23
    cdbe:	da02      	bge.n	cdc6 <ftoa+0x76>
    {
        return AM_FTOA_ERR_VAL_TOO_SMALL;
    cdc0:	f04f 33ff 	mov.w	r3, #4294967295
    cdc4:	e0bb      	b.n	cf3e <ftoa+0x1ee>
    }
    else if (iExp2 >= 23)
    cdc6:	69fb      	ldr	r3, [r7, #28]
    cdc8:	2b16      	cmp	r3, #22
    cdca:	dd06      	ble.n	cdda <ftoa+0x8a>
    {
        i32IntPart = i32Significand << (iExp2 - 23);
    cdcc:	69fb      	ldr	r3, [r7, #28]
    cdce:	3b17      	subs	r3, #23
    cdd0:	69ba      	ldr	r2, [r7, #24]
    cdd2:	fa02 f303 	lsl.w	r3, r2, r3
    cdd6:	637b      	str	r3, [r7, #52]	; 0x34
    cdd8:	e01a      	b.n	ce10 <ftoa+0xc0>
    }
    else if (iExp2 >= 0)
    cdda:	69fb      	ldr	r3, [r7, #28]
    cddc:	2b00      	cmp	r3, #0
    cdde:	db0f      	blt.n	ce00 <ftoa+0xb0>
    {
        i32IntPart = i32Significand >> (23 - iExp2);
    cde0:	69fb      	ldr	r3, [r7, #28]
    cde2:	f1c3 0317 	rsb	r3, r3, #23
    cde6:	69ba      	ldr	r2, [r7, #24]
    cde8:	fa42 f303 	asr.w	r3, r2, r3
    cdec:	637b      	str	r3, [r7, #52]	; 0x34
        i32FracPart = (i32Significand << (iExp2 + 1)) & 0x00FFFFFF;
    cdee:	69fb      	ldr	r3, [r7, #28]
    cdf0:	3301      	adds	r3, #1
    cdf2:	69ba      	ldr	r2, [r7, #24]
    cdf4:	fa02 f303 	lsl.w	r3, r2, r3
    cdf8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    cdfc:	633b      	str	r3, [r7, #48]	; 0x30
    cdfe:	e007      	b.n	ce10 <ftoa+0xc0>
    }
    else // if (iExp2 < 0)
    {
        i32FracPart = (i32Significand & 0x00FFFFFF) >> -(iExp2 + 1);
    ce00:	69bb      	ldr	r3, [r7, #24]
    ce02:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
    ce06:	69fb      	ldr	r3, [r7, #28]
    ce08:	43db      	mvns	r3, r3
    ce0a:	fa42 f303 	asr.w	r3, r2, r3
    ce0e:	633b      	str	r3, [r7, #48]	; 0x30
    }

    if (unFloatValue.I32 < 0)
    ce10:	693b      	ldr	r3, [r7, #16]
    ce12:	2b00      	cmp	r3, #0
    ce14:	da04      	bge.n	ce20 <ftoa+0xd0>
    {
        *pcBuf++ = '-';
    ce16:	68bb      	ldr	r3, [r7, #8]
    ce18:	1c5a      	adds	r2, r3, #1
    ce1a:	60ba      	str	r2, [r7, #8]
    ce1c:	222d      	movs	r2, #45	; 0x2d
    ce1e:	701a      	strb	r2, [r3, #0]
    }

    if (i32IntPart == 0)
    ce20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    ce22:	2b00      	cmp	r3, #0
    ce24:	d105      	bne.n	ce32 <ftoa+0xe2>
    {
        *pcBuf++ = '0';
    ce26:	68bb      	ldr	r3, [r7, #8]
    ce28:	1c5a      	adds	r2, r3, #1
    ce2a:	60ba      	str	r2, [r7, #8]
    ce2c:	2230      	movs	r2, #48	; 0x30
    ce2e:	701a      	strb	r2, [r3, #0]
    ce30:	e021      	b.n	ce76 <ftoa+0x126>
    }
    else
    {
        if (i32IntPart > 0)
    ce32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    ce34:	2b00      	cmp	r3, #0
    ce36:	dd08      	ble.n	ce4a <ftoa+0xfa>
        {
            uint64_to_str(i32IntPart, pcBuf);
    ce38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    ce3a:	ea4f 74e3 	mov.w	r4, r3, asr #31
    ce3e:	68ba      	ldr	r2, [r7, #8]
    ce40:	4618      	mov	r0, r3
    ce42:	4621      	mov	r1, r4
    ce44:	f7ff fe9b 	bl	cb7e <uint64_to_str>
    ce48:	e011      	b.n	ce6e <ftoa+0x11e>
        }
        else
        {
            *pcBuf++ = '-';
    ce4a:	68bb      	ldr	r3, [r7, #8]
    ce4c:	1c5a      	adds	r2, r3, #1
    ce4e:	60ba      	str	r2, [r7, #8]
    ce50:	222d      	movs	r2, #45	; 0x2d
    ce52:	701a      	strb	r2, [r3, #0]
            uint64_to_str(-i32IntPart, pcBuf);
    ce54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    ce56:	425b      	negs	r3, r3
    ce58:	ea4f 74e3 	mov.w	r4, r3, asr #31
    ce5c:	68ba      	ldr	r2, [r7, #8]
    ce5e:	4618      	mov	r0, r3
    ce60:	4621      	mov	r1, r4
    ce62:	f7ff fe8c 	bl	cb7e <uint64_to_str>
        }
        while (*pcBuf)    // Get to end of new string
    ce66:	e002      	b.n	ce6e <ftoa+0x11e>
        {
            pcBuf++;
    ce68:	68bb      	ldr	r3, [r7, #8]
    ce6a:	3301      	adds	r3, #1
    ce6c:	60bb      	str	r3, [r7, #8]
        while (*pcBuf)    // Get to end of new string
    ce6e:	68bb      	ldr	r3, [r7, #8]
    ce70:	781b      	ldrb	r3, [r3, #0]
    ce72:	2b00      	cmp	r3, #0
    ce74:	d1f8      	bne.n	ce68 <ftoa+0x118>
    }

    //
    // Now, begin the fractional part
    //
    *pcBuf++ = '.';
    ce76:	68bb      	ldr	r3, [r7, #8]
    ce78:	1c5a      	adds	r2, r3, #1
    ce7a:	60ba      	str	r2, [r7, #8]
    ce7c:	222e      	movs	r2, #46	; 0x2e
    ce7e:	701a      	strb	r2, [r3, #0]

    if (i32FracPart == 0)
    ce80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    ce82:	2b00      	cmp	r3, #0
    ce84:	d105      	bne.n	ce92 <ftoa+0x142>
    {
        *pcBuf++ = '0';
    ce86:	68bb      	ldr	r3, [r7, #8]
    ce88:	1c5a      	adds	r2, r3, #1
    ce8a:	60ba      	str	r2, [r7, #8]
    ce8c:	2230      	movs	r2, #48	; 0x30
    ce8e:	701a      	strb	r2, [r3, #0]
    ce90:	e04f      	b.n	cf32 <ftoa+0x1e2>
    }
    else
    {
        int jx, iMax;

        iMax = iBufSize - (pcBuf - pcBufInitial) - 1;
    ce92:	68ba      	ldr	r2, [r7, #8]
    ce94:	6a3b      	ldr	r3, [r7, #32]
    ce96:	1ad3      	subs	r3, r2, r3
    ce98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    ce9a:	1ad3      	subs	r3, r2, r3
    ce9c:	3b01      	subs	r3, #1
    ce9e:	617b      	str	r3, [r7, #20]
        iMax = (iMax > iPrecision) ? iPrecision : iMax;
    cea0:	697a      	ldr	r2, [r7, #20]
    cea2:	687b      	ldr	r3, [r7, #4]
    cea4:	4293      	cmp	r3, r2
    cea6:	bfa8      	it	ge
    cea8:	4613      	movge	r3, r2
    ceaa:	617b      	str	r3, [r7, #20]

        for (jx = 0; jx < iMax; jx++)
    ceac:	2300      	movs	r3, #0
    ceae:	62bb      	str	r3, [r7, #40]	; 0x28
    ceb0:	e015      	b.n	cede <ftoa+0x18e>
        {
            i32FracPart *= 10;
    ceb2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    ceb4:	4613      	mov	r3, r2
    ceb6:	009b      	lsls	r3, r3, #2
    ceb8:	4413      	add	r3, r2
    ceba:	005b      	lsls	r3, r3, #1
    cebc:	633b      	str	r3, [r7, #48]	; 0x30
            *pcBuf++ = (i32FracPart >> 24) + '0';
    cebe:	68bb      	ldr	r3, [r7, #8]
    cec0:	1c5a      	adds	r2, r3, #1
    cec2:	60ba      	str	r2, [r7, #8]
    cec4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    cec6:	1612      	asrs	r2, r2, #24
    cec8:	b2d2      	uxtb	r2, r2
    ceca:	3230      	adds	r2, #48	; 0x30
    cecc:	b2d2      	uxtb	r2, r2
    cece:	701a      	strb	r2, [r3, #0]
            i32FracPart &= 0x00FFFFFF;
    ced0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    ced2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    ced6:	633b      	str	r3, [r7, #48]	; 0x30
        for (jx = 0; jx < iMax; jx++)
    ced8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    ceda:	3301      	adds	r3, #1
    cedc:	62bb      	str	r3, [r7, #40]	; 0x28
    cede:	6aba      	ldr	r2, [r7, #40]	; 0x28
    cee0:	697b      	ldr	r3, [r7, #20]
    cee2:	429a      	cmp	r2, r3
    cee4:	dbe5      	blt.n	ceb2 <ftoa+0x162>
        // 1.996        4                   1.9960
        //
        // To determine whether to round up, we'll look at what the next
        // decimal value would have been.
        //
        if ( ((i32FracPart * 10) >> 24) >= 5 )
    cee6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    cee8:	4613      	mov	r3, r2
    ceea:	009b      	lsls	r3, r3, #2
    ceec:	4413      	add	r3, r2
    ceee:	005b      	lsls	r3, r3, #1
    cef0:	161b      	asrs	r3, r3, #24
    cef2:	2b04      	cmp	r3, #4
    cef4:	dd1d      	ble.n	cf32 <ftoa+0x1e2>
        {
            //
            // Yes, we need to round up.
            // Go back through the string and make adjustments as necessary.
            //
            pcBuftmp = pcBuf - 1;
    cef6:	68bb      	ldr	r3, [r7, #8]
    cef8:	3b01      	subs	r3, #1
    cefa:	62fb      	str	r3, [r7, #44]	; 0x2c
            while ( pcBuftmp >= pcBufInitial )
    cefc:	e015      	b.n	cf2a <ftoa+0x1da>
            {
                if ( *pcBuftmp == '.' )
    cefe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cf00:	781b      	ldrb	r3, [r3, #0]
    cf02:	2b2e      	cmp	r3, #46	; 0x2e
    cf04:	d00e      	beq.n	cf24 <ftoa+0x1d4>
                {
                }
                else if ( *pcBuftmp == '9' )
    cf06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cf08:	781b      	ldrb	r3, [r3, #0]
    cf0a:	2b39      	cmp	r3, #57	; 0x39
    cf0c:	d103      	bne.n	cf16 <ftoa+0x1c6>
                {
                    *pcBuftmp = '0';
    cf0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cf10:	2230      	movs	r2, #48	; 0x30
    cf12:	701a      	strb	r2, [r3, #0]
    cf14:	e006      	b.n	cf24 <ftoa+0x1d4>
                }
                else
                {
                    *pcBuftmp += 1;
    cf16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cf18:	781b      	ldrb	r3, [r3, #0]
    cf1a:	3301      	adds	r3, #1
    cf1c:	b2da      	uxtb	r2, r3
    cf1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cf20:	701a      	strb	r2, [r3, #0]
                    break;
    cf22:	e006      	b.n	cf32 <ftoa+0x1e2>
                }
                pcBuftmp--;
    cf24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cf26:	3b01      	subs	r3, #1
    cf28:	62fb      	str	r3, [r7, #44]	; 0x2c
            while ( pcBuftmp >= pcBufInitial )
    cf2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    cf2c:	6a3b      	ldr	r3, [r7, #32]
    cf2e:	429a      	cmp	r2, r3
    cf30:	d2e5      	bcs.n	cefe <ftoa+0x1ae>
    }

    //
    // Terminate the string and we're done
    //
    *pcBuf = 0x00;
    cf32:	68bb      	ldr	r3, [r7, #8]
    cf34:	2200      	movs	r2, #0
    cf36:	701a      	strb	r2, [r3, #0]

    return (pcBuf - pcBufInitial);
    cf38:	68ba      	ldr	r2, [r7, #8]
    cf3a:	6a3b      	ldr	r3, [r7, #32]
    cf3c:	1ad3      	subs	r3, r2, r3
} // ftoa()
    cf3e:	4618      	mov	r0, r3
    cf40:	373c      	adds	r7, #60	; 0x3c
    cf42:	46bd      	mov	sp, r7
    cf44:	bd90      	pop	{r4, r7, pc}
    cf46:	bf00      	nop
    cf48:	00302e30 	.word	0x00302e30

0000cf4c <am_util_stdio_vsprintf>:
//! @return uint32_t representing the number of characters printed.
//
//******************************************************************************
uint32_t
am_util_stdio_vsprintf(char *pcBuf, const char *pcFmt, va_list pArgs)
{
    cf4c:	b590      	push	{r4, r7, lr}
    cf4e:	b095      	sub	sp, #84	; 0x54
    cf50:	af00      	add	r7, sp, #0
    cf52:	60f8      	str	r0, [r7, #12]
    cf54:	60b9      	str	r1, [r7, #8]
    cf56:	607a      	str	r2, [r7, #4]
    char *pcStr;
    uint64_t ui64Val;
    int64_t i64Val;
    uint32_t ui32NumChars, ui32CharCnt = 0;
    cf58:	2300      	movs	r3, #0
    cf5a:	63fb      	str	r3, [r7, #60]	; 0x3c
    int iWidth, iVal, iPrecision;
    uint8_t ui8CharSpecifier, ui8PadChar;
    bool bLower, bLongLong, bNeg;
    uint32_t ui32strlen = 0;
    cf5c:	2300      	movs	r3, #0
    cf5e:	627b      	str	r3, [r7, #36]	; 0x24

    while ( *pcFmt != 0x0 )
    cf60:	e2e3      	b.n	d52a <am_util_stdio_vsprintf+0x5de>
    {
        iPrecision = 6;             // printf() default precision for %f is 6
    cf62:	2306      	movs	r3, #6
    cf64:	633b      	str	r3, [r7, #48]	; 0x30

        if ( *pcFmt != '%' )
    cf66:	68bb      	ldr	r3, [r7, #8]
    cf68:	781b      	ldrb	r3, [r3, #0]
    cf6a:	2b25      	cmp	r3, #37	; 0x25
    cf6c:	d01f      	beq.n	cfae <am_util_stdio_vsprintf+0x62>
        {
            //
            // Accumulate the string portion of the format specification.
            //
            if ( pcBuf )
    cf6e:	68fb      	ldr	r3, [r7, #12]
    cf70:	2b00      	cmp	r3, #0
    cf72:	d015      	beq.n	cfa0 <am_util_stdio_vsprintf+0x54>
            {
                // If '\n', convert to '\r\n'
                if ( *pcFmt == '\n'  &&  g_bTxtXlate )
    cf74:	68bb      	ldr	r3, [r7, #8]
    cf76:	781b      	ldrb	r3, [r3, #0]
    cf78:	2b0a      	cmp	r3, #10
    cf7a:	d10b      	bne.n	cf94 <am_util_stdio_vsprintf+0x48>
    cf7c:	4bb1      	ldr	r3, [pc, #708]	; (d244 <am_util_stdio_vsprintf+0x2f8>)
    cf7e:	781b      	ldrb	r3, [r3, #0]
    cf80:	2b00      	cmp	r3, #0
    cf82:	d007      	beq.n	cf94 <am_util_stdio_vsprintf+0x48>
                {
                    *pcBuf++ = '\r';
    cf84:	68fb      	ldr	r3, [r7, #12]
    cf86:	1c5a      	adds	r2, r3, #1
    cf88:	60fa      	str	r2, [r7, #12]
    cf8a:	220d      	movs	r2, #13
    cf8c:	701a      	strb	r2, [r3, #0]
                    ++ui32CharCnt;
    cf8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    cf90:	3301      	adds	r3, #1
    cf92:	63fb      	str	r3, [r7, #60]	; 0x3c
                }
                *pcBuf++ = *pcFmt;
    cf94:	68fb      	ldr	r3, [r7, #12]
    cf96:	1c5a      	adds	r2, r3, #1
    cf98:	60fa      	str	r2, [r7, #12]
    cf9a:	68ba      	ldr	r2, [r7, #8]
    cf9c:	7812      	ldrb	r2, [r2, #0]
    cf9e:	701a      	strb	r2, [r3, #0]
            }

            ++pcFmt;
    cfa0:	68bb      	ldr	r3, [r7, #8]
    cfa2:	3301      	adds	r3, #1
    cfa4:	60bb      	str	r3, [r7, #8]
            ++ui32CharCnt;
    cfa6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    cfa8:	3301      	adds	r3, #1
    cfaa:	63fb      	str	r3, [r7, #60]	; 0x3c
            continue;
    cfac:	e2bd      	b.n	d52a <am_util_stdio_vsprintf+0x5de>
        }

        //
        // Handle the specifier.
        //
        ++pcFmt;
    cfae:	68bb      	ldr	r3, [r7, #8]
    cfb0:	3301      	adds	r3, #1
    cfb2:	60bb      	str	r3, [r7, #8]
        bLower = bLongLong = false;
    cfb4:	2300      	movs	r3, #0
    cfb6:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    cfba:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
    cfbe:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

        //
        // Default to space as ui8PadChar
        //
        ui8PadChar = ' ';
    cfc2:	2320      	movs	r3, #32
    cfc4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

        if ( *pcFmt == '0' )
    cfc8:	68bb      	ldr	r3, [r7, #8]
    cfca:	781b      	ldrb	r3, [r3, #0]
    cfcc:	2b30      	cmp	r3, #48	; 0x30
    cfce:	d105      	bne.n	cfdc <am_util_stdio_vsprintf+0x90>
        {
            ui8PadChar = '0';
    cfd0:	2330      	movs	r3, #48	; 0x30
    cfd2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            ++pcFmt;
    cfd6:	68bb      	ldr	r3, [r7, #8]
    cfd8:	3301      	adds	r3, #1
    cfda:	60bb      	str	r3, [r7, #8]
        }

        //
        // Width specifier
        //
        iWidth = decstr_to_int(pcFmt, &ui32NumChars);
    cfdc:	f107 0310 	add.w	r3, r7, #16
    cfe0:	4619      	mov	r1, r3
    cfe2:	68b8      	ldr	r0, [r7, #8]
    cfe4:	f7ff fd85 	bl	caf2 <decstr_to_int>
    cfe8:	4603      	mov	r3, r0
    cfea:	63bb      	str	r3, [r7, #56]	; 0x38
        pcFmt += ui32NumChars;
    cfec:	693b      	ldr	r3, [r7, #16]
    cfee:	68ba      	ldr	r2, [r7, #8]
    cff0:	4413      	add	r3, r2
    cff2:	60bb      	str	r3, [r7, #8]

        //
        // For now, only support a negative width specifier for %s
        //
        if ( ( *pcFmt != 's' )  &&  ( iWidth < 0 ) )
    cff4:	68bb      	ldr	r3, [r7, #8]
    cff6:	781b      	ldrb	r3, [r3, #0]
    cff8:	2b73      	cmp	r3, #115	; 0x73
    cffa:	d005      	beq.n	d008 <am_util_stdio_vsprintf+0xbc>
    cffc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cffe:	2b00      	cmp	r3, #0
    d000:	da02      	bge.n	d008 <am_util_stdio_vsprintf+0xbc>
        {
            iWidth = -iWidth;
    d002:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d004:	425b      	negs	r3, r3
    d006:	63bb      	str	r3, [r7, #56]	; 0x38
        }

        //
        // Check for precision specifier
        //
        if (*pcFmt == '.')
    d008:	68bb      	ldr	r3, [r7, #8]
    d00a:	781b      	ldrb	r3, [r3, #0]
    d00c:	2b2e      	cmp	r3, #46	; 0x2e
    d00e:	d10e      	bne.n	d02e <am_util_stdio_vsprintf+0xe2>
        {
            ++pcFmt;
    d010:	68bb      	ldr	r3, [r7, #8]
    d012:	3301      	adds	r3, #1
    d014:	60bb      	str	r3, [r7, #8]
            iPrecision = decstr_to_int(pcFmt, &ui32NumChars);
    d016:	f107 0310 	add.w	r3, r7, #16
    d01a:	4619      	mov	r1, r3
    d01c:	68b8      	ldr	r0, [r7, #8]
    d01e:	f7ff fd68 	bl	caf2 <decstr_to_int>
    d022:	4603      	mov	r3, r0
    d024:	633b      	str	r3, [r7, #48]	; 0x30
            pcFmt += ui32NumChars;
    d026:	693b      	ldr	r3, [r7, #16]
    d028:	68ba      	ldr	r2, [r7, #8]
    d02a:	4413      	add	r3, r2
    d02c:	60bb      	str	r3, [r7, #8]
        // 'll', which must be a modifier for either 'd', 'i', 'u', 'x', or 'X'
        // (or even 'o', which is not currently supported). Other sub-specifiers
        // like 'hh','h', etc. are not currently handled.
        // Note - 'l' is used in Coremark, a primary reason it's supported here.
        //
        if ( *pcFmt == 'l' )
    d02e:	68bb      	ldr	r3, [r7, #8]
    d030:	781b      	ldrb	r3, [r3, #0]
    d032:	2b6c      	cmp	r3, #108	; 0x6c
    d034:	d10c      	bne.n	d050 <am_util_stdio_vsprintf+0x104>
        {
            pcFmt++;
    d036:	68bb      	ldr	r3, [r7, #8]
    d038:	3301      	adds	r3, #1
    d03a:	60bb      	str	r3, [r7, #8]
            if ( *pcFmt == 'l' )    // "ll" (long long)
    d03c:	68bb      	ldr	r3, [r7, #8]
    d03e:	781b      	ldrb	r3, [r3, #0]
    d040:	2b6c      	cmp	r3, #108	; 0x6c
    d042:	d105      	bne.n	d050 <am_util_stdio_vsprintf+0x104>
            {
                pcFmt++;
    d044:	68bb      	ldr	r3, [r7, #8]
    d046:	3301      	adds	r3, #1
    d048:	60bb      	str	r3, [r7, #8]
                bLongLong = true;
    d04a:	2301      	movs	r3, #1
    d04c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
            }
        }

        switch ( *pcFmt )
    d050:	68bb      	ldr	r3, [r7, #8]
    d052:	781b      	ldrb	r3, [r3, #0]
    d054:	3b46      	subs	r3, #70	; 0x46
    d056:	2b32      	cmp	r3, #50	; 0x32
    d058:	f200 8254 	bhi.w	d504 <am_util_stdio_vsprintf+0x5b8>
    d05c:	a201      	add	r2, pc, #4	; (adr r2, d064 <am_util_stdio_vsprintf+0x118>)
    d05e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    d062:	bf00      	nop
    d064:	0000d48f 	.word	0x0000d48f
    d068:	0000d505 	.word	0x0000d505
    d06c:	0000d505 	.word	0x0000d505
    d070:	0000d505 	.word	0x0000d505
    d074:	0000d505 	.word	0x0000d505
    d078:	0000d505 	.word	0x0000d505
    d07c:	0000d505 	.word	0x0000d505
    d080:	0000d505 	.word	0x0000d505
    d084:	0000d505 	.word	0x0000d505
    d088:	0000d505 	.word	0x0000d505
    d08c:	0000d505 	.word	0x0000d505
    d090:	0000d505 	.word	0x0000d505
    d094:	0000d505 	.word	0x0000d505
    d098:	0000d505 	.word	0x0000d505
    d09c:	0000d505 	.word	0x0000d505
    d0a0:	0000d505 	.word	0x0000d505
    d0a4:	0000d505 	.word	0x0000d505
    d0a8:	0000d505 	.word	0x0000d505
    d0ac:	0000d22b 	.word	0x0000d22b
    d0b0:	0000d505 	.word	0x0000d505
    d0b4:	0000d505 	.word	0x0000d505
    d0b8:	0000d505 	.word	0x0000d505
    d0bc:	0000d505 	.word	0x0000d505
    d0c0:	0000d505 	.word	0x0000d505
    d0c4:	0000d505 	.word	0x0000d505
    d0c8:	0000d505 	.word	0x0000d505
    d0cc:	0000d505 	.word	0x0000d505
    d0d0:	0000d505 	.word	0x0000d505
    d0d4:	0000d505 	.word	0x0000d505
    d0d8:	0000d131 	.word	0x0000d131
    d0dc:	0000d357 	.word	0x0000d357
    d0e0:	0000d505 	.word	0x0000d505
    d0e4:	0000d48f 	.word	0x0000d48f
    d0e8:	0000d505 	.word	0x0000d505
    d0ec:	0000d505 	.word	0x0000d505
    d0f0:	0000d357 	.word	0x0000d357
    d0f4:	0000d505 	.word	0x0000d505
    d0f8:	0000d505 	.word	0x0000d505
    d0fc:	0000d505 	.word	0x0000d505
    d100:	0000d505 	.word	0x0000d505
    d104:	0000d505 	.word	0x0000d505
    d108:	0000d505 	.word	0x0000d505
    d10c:	0000d505 	.word	0x0000d505
    d110:	0000d505 	.word	0x0000d505
    d114:	0000d505 	.word	0x0000d505
    d118:	0000d157 	.word	0x0000d157
    d11c:	0000d505 	.word	0x0000d505
    d120:	0000d2c5 	.word	0x0000d2c5
    d124:	0000d505 	.word	0x0000d505
    d128:	0000d505 	.word	0x0000d505
    d12c:	0000d225 	.word	0x0000d225
        {
            case 'c':
                ui8CharSpecifier = va_arg(pArgs, uint32_t);
    d130:	687b      	ldr	r3, [r7, #4]
    d132:	1d1a      	adds	r2, r3, #4
    d134:	607a      	str	r2, [r7, #4]
    d136:	681b      	ldr	r3, [r3, #0]
    d138:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

                if ( pcBuf )
    d13c:	68fb      	ldr	r3, [r7, #12]
    d13e:	2b00      	cmp	r3, #0
    d140:	d005      	beq.n	d14e <am_util_stdio_vsprintf+0x202>
                {
                    *pcBuf++ = ui8CharSpecifier;
    d142:	68fb      	ldr	r3, [r7, #12]
    d144:	1c5a      	adds	r2, r3, #1
    d146:	60fa      	str	r2, [r7, #12]
    d148:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
    d14c:	701a      	strb	r2, [r3, #0]
                }

                ++ui32CharCnt;
    d14e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    d150:	3301      	adds	r3, #1
    d152:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    d154:	e1e6      	b.n	d524 <am_util_stdio_vsprintf+0x5d8>

            case 's':
                pcStr = va_arg(pArgs, char *);
    d156:	687b      	ldr	r3, [r7, #4]
    d158:	1d1a      	adds	r2, r3, #4
    d15a:	607a      	str	r2, [r7, #4]
    d15c:	681b      	ldr	r3, [r3, #0]
    d15e:	64fb      	str	r3, [r7, #76]	; 0x4c
                //
                // For %s, we support the width specifier. If iWidth is negative
                // the string is left-aligned (padding on the right).  Otherwise
                // the string is padded at the beginning with spaces.
                //
                ui32strlen = simple_strlen(pcStr);
    d160:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
    d162:	f7ff fdb4 	bl	ccce <simple_strlen>
    d166:	6278      	str	r0, [r7, #36]	; 0x24
                if ( iWidth > 0 )
    d168:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d16a:	2b00      	cmp	r3, #0
    d16c:	dd2e      	ble.n	d1cc <am_util_stdio_vsprintf+0x280>
                {
                    // Pad the beginning of the string (right-aligned).
                    if ( ui32strlen < iWidth )
    d16e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d170:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    d172:	429a      	cmp	r2, r3
    d174:	d22a      	bcs.n	d1cc <am_util_stdio_vsprintf+0x280>
                    {
                        // String needs some padding.
                        iWidth -= ui32strlen;
    d176:	6bba      	ldr	r2, [r7, #56]	; 0x38
    d178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    d17a:	1ad3      	subs	r3, r2, r3
    d17c:	63bb      	str	r3, [r7, #56]	; 0x38
                        iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    d17e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    d182:	6bba      	ldr	r2, [r7, #56]	; 0x38
    d184:	4619      	mov	r1, r3
    d186:	68f8      	ldr	r0, [r7, #12]
    d188:	f7ff fdbc 	bl	cd04 <padbuffer>
    d18c:	63b8      	str	r0, [r7, #56]	; 0x38
                        pcBuf += pcBuf ? iWidth : 0;
    d18e:	68fb      	ldr	r3, [r7, #12]
    d190:	2b00      	cmp	r3, #0
    d192:	d001      	beq.n	d198 <am_util_stdio_vsprintf+0x24c>
    d194:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d196:	e000      	b.n	d19a <am_util_stdio_vsprintf+0x24e>
    d198:	2300      	movs	r3, #0
    d19a:	68fa      	ldr	r2, [r7, #12]
    d19c:	4413      	add	r3, r2
    d19e:	60fb      	str	r3, [r7, #12]
                        ui32CharCnt += iWidth;
    d1a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d1a2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d1a4:	4413      	add	r3, r2
    d1a6:	63fb      	str	r3, [r7, #60]	; 0x3c
                        iWidth = 0;
    d1a8:	2300      	movs	r3, #0
    d1aa:	63bb      	str	r3, [r7, #56]	; 0x38
                    }
                }

                while (*pcStr != 0x0)
    d1ac:	e00e      	b.n	d1cc <am_util_stdio_vsprintf+0x280>
                {
                    if ( pcBuf )
    d1ae:	68fb      	ldr	r3, [r7, #12]
    d1b0:	2b00      	cmp	r3, #0
    d1b2:	d005      	beq.n	d1c0 <am_util_stdio_vsprintf+0x274>
                    {
                        *pcBuf++ = *pcStr;
    d1b4:	68fb      	ldr	r3, [r7, #12]
    d1b6:	1c5a      	adds	r2, r3, #1
    d1b8:	60fa      	str	r2, [r7, #12]
    d1ba:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    d1bc:	7812      	ldrb	r2, [r2, #0]
    d1be:	701a      	strb	r2, [r3, #0]
                    }

                    ++pcStr;
    d1c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    d1c2:	3301      	adds	r3, #1
    d1c4:	64fb      	str	r3, [r7, #76]	; 0x4c
                    ++ui32CharCnt;
    d1c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    d1c8:	3301      	adds	r3, #1
    d1ca:	63fb      	str	r3, [r7, #60]	; 0x3c
                while (*pcStr != 0x0)
    d1cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    d1ce:	781b      	ldrb	r3, [r3, #0]
    d1d0:	2b00      	cmp	r3, #0
    d1d2:	d1ec      	bne.n	d1ae <am_util_stdio_vsprintf+0x262>
                }

                if ( iWidth )
    d1d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d1d6:	2b00      	cmp	r3, #0
    d1d8:	f000 81a1 	beq.w	d51e <am_util_stdio_vsprintf+0x5d2>
                {
                    iWidth = -iWidth;
    d1dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d1de:	425b      	negs	r3, r3
    d1e0:	63bb      	str	r3, [r7, #56]	; 0x38

                    // Pad the end of the string (left-aligned).
                    if ( ui32strlen < iWidth )
    d1e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d1e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    d1e6:	429a      	cmp	r2, r3
    d1e8:	f080 8199 	bcs.w	d51e <am_util_stdio_vsprintf+0x5d2>
                    {
                        // String needs some padding.
                        iWidth -= ui32strlen;
    d1ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
    d1ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    d1f0:	1ad3      	subs	r3, r2, r3
    d1f2:	63bb      	str	r3, [r7, #56]	; 0x38
                        iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    d1f4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    d1f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
    d1fa:	4619      	mov	r1, r3
    d1fc:	68f8      	ldr	r0, [r7, #12]
    d1fe:	f7ff fd81 	bl	cd04 <padbuffer>
    d202:	63b8      	str	r0, [r7, #56]	; 0x38
                        pcBuf += pcBuf ? iWidth : 0;
    d204:	68fb      	ldr	r3, [r7, #12]
    d206:	2b00      	cmp	r3, #0
    d208:	d001      	beq.n	d20e <am_util_stdio_vsprintf+0x2c2>
    d20a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d20c:	e000      	b.n	d210 <am_util_stdio_vsprintf+0x2c4>
    d20e:	2300      	movs	r3, #0
    d210:	68fa      	ldr	r2, [r7, #12]
    d212:	4413      	add	r3, r2
    d214:	60fb      	str	r3, [r7, #12]
                        ui32CharCnt += iWidth;
    d216:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d218:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d21a:	4413      	add	r3, r2
    d21c:	63fb      	str	r3, [r7, #60]	; 0x3c
                        iWidth = 0;
    d21e:	2300      	movs	r3, #0
    d220:	63bb      	str	r3, [r7, #56]	; 0x38
                    }
                }
                break;
    d222:	e17c      	b.n	d51e <am_util_stdio_vsprintf+0x5d2>

            case 'x':
                bLower = true;
    d224:	2301      	movs	r3, #1
    d226:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            case 'X':
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    d22a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
    d22e:	2b00      	cmp	r3, #0
    d230:	d00a      	beq.n	d248 <am_util_stdio_vsprintf+0x2fc>
    d232:	687b      	ldr	r3, [r7, #4]
    d234:	3307      	adds	r3, #7
    d236:	f023 0307 	bic.w	r3, r3, #7
    d23a:	f103 0208 	add.w	r2, r3, #8
    d23e:	607a      	str	r2, [r7, #4]
    d240:	cb18      	ldmia	r3, {r3, r4}
    d242:	e007      	b.n	d254 <am_util_stdio_vsprintf+0x308>
    d244:	10001128 	.word	0x10001128
                                      va_arg(pArgs, uint32_t);
    d248:	687b      	ldr	r3, [r7, #4]
    d24a:	1d1a      	adds	r2, r3, #4
    d24c:	607a      	str	r2, [r7, #4]
    d24e:	681b      	ldr	r3, [r3, #0]
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    d250:	f04f 0400 	mov.w	r4, #0
    d254:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40

                if ( iWidth )
    d258:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d25a:	2b00      	cmp	r3, #0
    d25c:	d01e      	beq.n	d29c <am_util_stdio_vsprintf+0x350>
                {
                    //
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_hex(ui64Val);
    d25e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    d262:	f7ff fc22 	bl	caaa <ndigits_in_hex>
    d266:	4602      	mov	r2, r0
    d268:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d26a:	1a9b      	subs	r3, r3, r2
    d26c:	63bb      	str	r3, [r7, #56]	; 0x38

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    d26e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    d272:	6bba      	ldr	r2, [r7, #56]	; 0x38
    d274:	4619      	mov	r1, r3
    d276:	68f8      	ldr	r0, [r7, #12]
    d278:	f7ff fd44 	bl	cd04 <padbuffer>
    d27c:	63b8      	str	r0, [r7, #56]	; 0x38
                    pcBuf += pcBuf ? iWidth : 0;
    d27e:	68fb      	ldr	r3, [r7, #12]
    d280:	2b00      	cmp	r3, #0
    d282:	d001      	beq.n	d288 <am_util_stdio_vsprintf+0x33c>
    d284:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d286:	e000      	b.n	d28a <am_util_stdio_vsprintf+0x33e>
    d288:	2300      	movs	r3, #0
    d28a:	68fa      	ldr	r2, [r7, #12]
    d28c:	4413      	add	r3, r2
    d28e:	60fb      	str	r3, [r7, #12]
                    ui32CharCnt += iWidth;
    d290:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d292:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d294:	4413      	add	r3, r2
    d296:	63fb      	str	r3, [r7, #60]	; 0x3c
                    iWidth = 0;
    d298:	2300      	movs	r3, #0
    d29a:	63bb      	str	r3, [r7, #56]	; 0x38
                }

                iVal = uint64_to_hexstr(ui64Val, pcBuf, bLower);
    d29c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
    d2a0:	68fa      	ldr	r2, [r7, #12]
    d2a2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    d2a6:	f7ff fcb2 	bl	cc0e <uint64_to_hexstr>
    d2aa:	6378      	str	r0, [r7, #52]	; 0x34

                if ( pcBuf )
    d2ac:	68fb      	ldr	r3, [r7, #12]
    d2ae:	2b00      	cmp	r3, #0
    d2b0:	d003      	beq.n	d2ba <am_util_stdio_vsprintf+0x36e>
                {
                    pcBuf += iVal;
    d2b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d2b4:	68fa      	ldr	r2, [r7, #12]
    d2b6:	4413      	add	r3, r2
    d2b8:	60fb      	str	r3, [r7, #12]
                }

                ui32CharCnt += iVal;
    d2ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d2bc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d2be:	4413      	add	r3, r2
    d2c0:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    d2c2:	e12f      	b.n	d524 <am_util_stdio_vsprintf+0x5d8>

            case 'u':
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    d2c4:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
    d2c8:	2b00      	cmp	r3, #0
    d2ca:	d008      	beq.n	d2de <am_util_stdio_vsprintf+0x392>
    d2cc:	687b      	ldr	r3, [r7, #4]
    d2ce:	3307      	adds	r3, #7
    d2d0:	f023 0307 	bic.w	r3, r3, #7
    d2d4:	f103 0208 	add.w	r2, r3, #8
    d2d8:	607a      	str	r2, [r7, #4]
    d2da:	cb18      	ldmia	r3, {r3, r4}
    d2dc:	e005      	b.n	d2ea <am_util_stdio_vsprintf+0x39e>
                                      va_arg(pArgs, uint32_t);
    d2de:	687b      	ldr	r3, [r7, #4]
    d2e0:	1d1a      	adds	r2, r3, #4
    d2e2:	607a      	str	r2, [r7, #4]
    d2e4:	681b      	ldr	r3, [r3, #0]
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    d2e6:	f04f 0400 	mov.w	r4, #0
    d2ea:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40

                if ( iWidth )
    d2ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d2f0:	2b00      	cmp	r3, #0
    d2f2:	d01e      	beq.n	d332 <am_util_stdio_vsprintf+0x3e6>
                {
                    //
                    // We need to pad the beginning of the value.
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_u64(ui64Val);
    d2f4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    d2f8:	f7ff fb99 	bl	ca2e <ndigits_in_u64>
    d2fc:	4602      	mov	r2, r0
    d2fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d300:	1a9b      	subs	r3, r3, r2
    d302:	63bb      	str	r3, [r7, #56]	; 0x38

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    d304:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    d308:	6bba      	ldr	r2, [r7, #56]	; 0x38
    d30a:	4619      	mov	r1, r3
    d30c:	68f8      	ldr	r0, [r7, #12]
    d30e:	f7ff fcf9 	bl	cd04 <padbuffer>
    d312:	63b8      	str	r0, [r7, #56]	; 0x38
                    pcBuf += pcBuf ? iWidth : 0;
    d314:	68fb      	ldr	r3, [r7, #12]
    d316:	2b00      	cmp	r3, #0
    d318:	d001      	beq.n	d31e <am_util_stdio_vsprintf+0x3d2>
    d31a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d31c:	e000      	b.n	d320 <am_util_stdio_vsprintf+0x3d4>
    d31e:	2300      	movs	r3, #0
    d320:	68fa      	ldr	r2, [r7, #12]
    d322:	4413      	add	r3, r2
    d324:	60fb      	str	r3, [r7, #12]
                    ui32CharCnt += iWidth;
    d326:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d328:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d32a:	4413      	add	r3, r2
    d32c:	63fb      	str	r3, [r7, #60]	; 0x3c
                    iWidth = 0;
    d32e:	2300      	movs	r3, #0
    d330:	63bb      	str	r3, [r7, #56]	; 0x38
                }

                iVal = uint64_to_str(ui64Val, pcBuf);
    d332:	68fa      	ldr	r2, [r7, #12]
    d334:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    d338:	f7ff fc21 	bl	cb7e <uint64_to_str>
    d33c:	6378      	str	r0, [r7, #52]	; 0x34

                if ( pcBuf )
    d33e:	68fb      	ldr	r3, [r7, #12]
    d340:	2b00      	cmp	r3, #0
    d342:	d003      	beq.n	d34c <am_util_stdio_vsprintf+0x400>
                {
                    pcBuf += iVal;
    d344:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d346:	68fa      	ldr	r2, [r7, #12]
    d348:	4413      	add	r3, r2
    d34a:	60fb      	str	r3, [r7, #12]
                }

                ui32CharCnt += iVal;
    d34c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d34e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d350:	4413      	add	r3, r2
    d352:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    d354:	e0e6      	b.n	d524 <am_util_stdio_vsprintf+0x5d8>
                // Output for a negative number, for example, -5:
                //   %d:-5
                //  %5d:   -5
                // %05d:-0005
                //
                i64Val = bLongLong ? va_arg(pArgs, int64_t) :
    d356:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
    d35a:	2b00      	cmp	r3, #0
    d35c:	d008      	beq.n	d370 <am_util_stdio_vsprintf+0x424>
    d35e:	687b      	ldr	r3, [r7, #4]
    d360:	3307      	adds	r3, #7
    d362:	f023 0307 	bic.w	r3, r3, #7
    d366:	f103 0208 	add.w	r2, r3, #8
    d36a:	607a      	str	r2, [r7, #4]
    d36c:	cb18      	ldmia	r3, {r3, r4}
    d36e:	e005      	b.n	d37c <am_util_stdio_vsprintf+0x430>
                                     va_arg(pArgs, int32_t);
    d370:	687b      	ldr	r3, [r7, #4]
    d372:	1d1a      	adds	r2, r3, #4
    d374:	607a      	str	r2, [r7, #4]
    d376:	681b      	ldr	r3, [r3, #0]
                i64Val = bLongLong ? va_arg(pArgs, int64_t) :
    d378:	ea4f 74e3 	mov.w	r4, r3, asr #31
    d37c:	e9c7 3406 	strd	r3, r4, [r7, #24]

                //
                // Get absolute value
                //
                if ( i64Val < 0 )
    d380:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
    d384:	2b00      	cmp	r3, #0
    d386:	f174 0300 	sbcs.w	r3, r4, #0
    d38a:	da0a      	bge.n	d3a2 <am_util_stdio_vsprintf+0x456>
                {
                    ui64Val = -i64Val;          // Get absolute value
    d38c:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
    d390:	425b      	negs	r3, r3
    d392:	eb64 0444 	sbc.w	r4, r4, r4, lsl #1
    d396:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                    bNeg = true;
    d39a:	2301      	movs	r3, #1
    d39c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    d3a0:	e006      	b.n	d3b0 <am_util_stdio_vsprintf+0x464>
                }
                else
                {
                    ui64Val = i64Val;
    d3a2:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
    d3a6:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                    bNeg = false;
    d3aa:	2300      	movs	r3, #0
    d3ac:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                }

                if ( iWidth )
    d3b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d3b2:	2b00      	cmp	r3, #0
    d3b4:	d04a      	beq.n	d44c <am_util_stdio_vsprintf+0x500>
                {
                    //
                    // We need to pad the beginning of the value.
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_i64(ui64Val);
    d3b6:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
    d3ba:	4618      	mov	r0, r3
    d3bc:	4621      	mov	r1, r4
    d3be:	f7ff fb57 	bl	ca70 <ndigits_in_i64>
    d3c2:	4602      	mov	r2, r0
    d3c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d3c6:	1a9b      	subs	r3, r3, r2
    d3c8:	63bb      	str	r3, [r7, #56]	; 0x38

                    if ( bNeg )
    d3ca:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
    d3ce:	2b00      	cmp	r3, #0
    d3d0:	d011      	beq.n	d3f6 <am_util_stdio_vsprintf+0x4aa>
                    {
                        --iWidth;
    d3d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d3d4:	3b01      	subs	r3, #1
    d3d6:	63bb      	str	r3, [r7, #56]	; 0x38

                        //
                        // Allow for the negative sign
                        //
                        if ( ui8PadChar == '0' )
    d3d8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    d3dc:	2b30      	cmp	r3, #48	; 0x30
    d3de:	d10a      	bne.n	d3f6 <am_util_stdio_vsprintf+0x4aa>
                        {
                            //
                            // Print the neg sign BEFORE the leading zeros
                            //
                            if ( pcBuf )
    d3e0:	68fb      	ldr	r3, [r7, #12]
    d3e2:	2b00      	cmp	r3, #0
    d3e4:	d004      	beq.n	d3f0 <am_util_stdio_vsprintf+0x4a4>
                            {
                                *pcBuf++ = '-';
    d3e6:	68fb      	ldr	r3, [r7, #12]
    d3e8:	1c5a      	adds	r2, r3, #1
    d3ea:	60fa      	str	r2, [r7, #12]
    d3ec:	222d      	movs	r2, #45	; 0x2d
    d3ee:	701a      	strb	r2, [r3, #0]
                            }

                            ++ui32CharCnt;
    d3f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    d3f2:	3301      	adds	r3, #1
    d3f4:	63fb      	str	r3, [r7, #60]	; 0x3c
                        }
                    }

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    d3f6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    d3fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
    d3fc:	4619      	mov	r1, r3
    d3fe:	68f8      	ldr	r0, [r7, #12]
    d400:	f7ff fc80 	bl	cd04 <padbuffer>
    d404:	63b8      	str	r0, [r7, #56]	; 0x38
                    pcBuf += pcBuf ? iWidth : 0;
    d406:	68fb      	ldr	r3, [r7, #12]
    d408:	2b00      	cmp	r3, #0
    d40a:	d001      	beq.n	d410 <am_util_stdio_vsprintf+0x4c4>
    d40c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d40e:	e000      	b.n	d412 <am_util_stdio_vsprintf+0x4c6>
    d410:	2300      	movs	r3, #0
    d412:	68fa      	ldr	r2, [r7, #12]
    d414:	4413      	add	r3, r2
    d416:	60fb      	str	r3, [r7, #12]
                    ui32CharCnt += iWidth;
    d418:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d41a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d41c:	4413      	add	r3, r2
    d41e:	63fb      	str	r3, [r7, #60]	; 0x3c
                    iWidth = 0;
    d420:	2300      	movs	r3, #0
    d422:	63bb      	str	r3, [r7, #56]	; 0x38

                    if ( bNeg  &&  (ui8PadChar == ' ') )
    d424:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
    d428:	2b00      	cmp	r3, #0
    d42a:	d01e      	beq.n	d46a <am_util_stdio_vsprintf+0x51e>
    d42c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    d430:	2b20      	cmp	r3, #32
    d432:	d11a      	bne.n	d46a <am_util_stdio_vsprintf+0x51e>
                    {
                        //
                        // Print the neg sign AFTER the leading blanks
                        //
                        if ( pcBuf )
    d434:	68fb      	ldr	r3, [r7, #12]
    d436:	2b00      	cmp	r3, #0
    d438:	d004      	beq.n	d444 <am_util_stdio_vsprintf+0x4f8>
                        {
                            *pcBuf++ = '-';
    d43a:	68fb      	ldr	r3, [r7, #12]
    d43c:	1c5a      	adds	r2, r3, #1
    d43e:	60fa      	str	r2, [r7, #12]
    d440:	222d      	movs	r2, #45	; 0x2d
    d442:	701a      	strb	r2, [r3, #0]
                        }

                        ++ui32CharCnt;
    d444:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    d446:	3301      	adds	r3, #1
    d448:	63fb      	str	r3, [r7, #60]	; 0x3c
    d44a:	e00e      	b.n	d46a <am_util_stdio_vsprintf+0x51e>
                    }
                }
                else
                {
                    if ( bNeg )
    d44c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
    d450:	2b00      	cmp	r3, #0
    d452:	d00a      	beq.n	d46a <am_util_stdio_vsprintf+0x51e>
                    {
                        if ( pcBuf )
    d454:	68fb      	ldr	r3, [r7, #12]
    d456:	2b00      	cmp	r3, #0
    d458:	d004      	beq.n	d464 <am_util_stdio_vsprintf+0x518>
                        {
                            *pcBuf++ = '-';
    d45a:	68fb      	ldr	r3, [r7, #12]
    d45c:	1c5a      	adds	r2, r3, #1
    d45e:	60fa      	str	r2, [r7, #12]
    d460:	222d      	movs	r2, #45	; 0x2d
    d462:	701a      	strb	r2, [r3, #0]
                        }
                        ++ui32CharCnt;
    d464:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    d466:	3301      	adds	r3, #1
    d468:	63fb      	str	r3, [r7, #60]	; 0x3c
                    }
                }

                iVal = uint64_to_str(ui64Val, pcBuf);
    d46a:	68fa      	ldr	r2, [r7, #12]
    d46c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    d470:	f7ff fb85 	bl	cb7e <uint64_to_str>
    d474:	6378      	str	r0, [r7, #52]	; 0x34

                if ( pcBuf )
    d476:	68fb      	ldr	r3, [r7, #12]
    d478:	2b00      	cmp	r3, #0
    d47a:	d003      	beq.n	d484 <am_util_stdio_vsprintf+0x538>
                {
                    pcBuf += iVal;
    d47c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d47e:	68fa      	ldr	r2, [r7, #12]
    d480:	4413      	add	r3, r2
    d482:	60fb      	str	r3, [r7, #12]
                }

                ui32CharCnt += iVal;
    d484:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d486:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d488:	4413      	add	r3, r2
    d48a:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    d48c:	e04a      	b.n	d524 <am_util_stdio_vsprintf+0x5d8>


            case 'f':
            case 'F':
                if ( pcBuf )
    d48e:	68fb      	ldr	r3, [r7, #12]
    d490:	2b00      	cmp	r3, #0
    d492:	d046      	beq.n	d522 <am_util_stdio_vsprintf+0x5d6>
                {
                    float fValue = va_arg(pArgs, double);
    d494:	687b      	ldr	r3, [r7, #4]
    d496:	3307      	adds	r3, #7
    d498:	f023 0307 	bic.w	r3, r3, #7
    d49c:	f103 0208 	add.w	r2, r3, #8
    d4a0:	607a      	str	r2, [r7, #4]
    d4a2:	cb18      	ldmia	r3, {r3, r4}
    d4a4:	4618      	mov	r0, r3
    d4a6:	4621      	mov	r1, r4
    d4a8:	f7fe fe2a 	bl	c100 <__aeabi_d2f>
    d4ac:	4603      	mov	r3, r0
    d4ae:	617b      	str	r3, [r7, #20]

                    //
                    // pcBuf is an input (size of buffer) and also an output of ftoa()
                    //
                    *(uint32_t*)pcBuf = 20;
    d4b0:	68fb      	ldr	r3, [r7, #12]
    d4b2:	2214      	movs	r2, #20
    d4b4:	601a      	str	r2, [r3, #0]

                    iVal = ftoa(fValue, pcBuf, iPrecision);
    d4b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    d4b8:	68f9      	ldr	r1, [r7, #12]
    d4ba:	6978      	ldr	r0, [r7, #20]
    d4bc:	f7ff fc48 	bl	cd50 <ftoa>
    d4c0:	6378      	str	r0, [r7, #52]	; 0x34
                    if ( iVal < 0 )
    d4c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d4c4:	2b00      	cmp	r3, #0
    d4c6:	da14      	bge.n	d4f2 <am_util_stdio_vsprintf+0x5a6>
                    {
                        uint32_t u32PrntErrVal;
                        if ( iVal == AM_FTOA_ERR_VAL_TOO_SMALL )
    d4c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d4ca:	f1b3 3fff 	cmp.w	r3, #4294967295
    d4ce:	d102      	bne.n	d4d6 <am_util_stdio_vsprintf+0x58a>
                        {
                            u32PrntErrVal = (0x00 << 24) | ('0' << 16) |
    d4d0:	4b1e      	ldr	r3, [pc, #120]	; (d54c <am_util_stdio_vsprintf+0x600>)
    d4d2:	62bb      	str	r3, [r7, #40]	; 0x28
    d4d4:	e008      	b.n	d4e8 <am_util_stdio_vsprintf+0x59c>
                                            ('.' << 8)   | ('0' << 0);  // "0.0"
                        }
                        else if ( iVal == AM_FTOA_ERR_VAL_TOO_LARGE )
    d4d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d4d8:	f113 0f02 	cmn.w	r3, #2
    d4dc:	d102      	bne.n	d4e4 <am_util_stdio_vsprintf+0x598>
                        {
                            u32PrntErrVal = (0x00 << 24) | ('#' << 16) |
    d4de:	4b1c      	ldr	r3, [pc, #112]	; (d550 <am_util_stdio_vsprintf+0x604>)
    d4e0:	62bb      	str	r3, [r7, #40]	; 0x28
    d4e2:	e001      	b.n	d4e8 <am_util_stdio_vsprintf+0x59c>
                                            ('.' << 8)   | ('#' << 0);  // "#.#"
                        }
                        else
                        {
                            u32PrntErrVal = (0x00 << 24) | ('?' << 16) |
    d4e4:	4b1b      	ldr	r3, [pc, #108]	; (d554 <am_util_stdio_vsprintf+0x608>)
    d4e6:	62bb      	str	r3, [r7, #40]	; 0x28
                                            ('.' << 8)   | ('?' << 0);  // "?.?"
                        }
                        *(uint32_t*)pcBuf = u32PrntErrVal;
    d4e8:	68fb      	ldr	r3, [r7, #12]
    d4ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
    d4ec:	601a      	str	r2, [r3, #0]
                        iVal = 3;
    d4ee:	2303      	movs	r3, #3
    d4f0:	637b      	str	r3, [r7, #52]	; 0x34
                    }
                    ui32CharCnt += iVal;
    d4f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d4f4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d4f6:	4413      	add	r3, r2
    d4f8:	63fb      	str	r3, [r7, #60]	; 0x3c
                    pcBuf += iVal;
    d4fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d4fc:	68fa      	ldr	r2, [r7, #12]
    d4fe:	4413      	add	r3, r2
    d500:	60fb      	str	r3, [r7, #12]
                }
                break;
    d502:	e00e      	b.n	d522 <am_util_stdio_vsprintf+0x5d6>
            // For non-handled specifiers, we'll just print the character.
            // e.g. this will allow the normal printing of a '%' using
            // "%%".
            //
            default:
                if ( pcBuf )
    d504:	68fb      	ldr	r3, [r7, #12]
    d506:	2b00      	cmp	r3, #0
    d508:	d005      	beq.n	d516 <am_util_stdio_vsprintf+0x5ca>
                {
                    *pcBuf++ = *pcFmt;
    d50a:	68fb      	ldr	r3, [r7, #12]
    d50c:	1c5a      	adds	r2, r3, #1
    d50e:	60fa      	str	r2, [r7, #12]
    d510:	68ba      	ldr	r2, [r7, #8]
    d512:	7812      	ldrb	r2, [r2, #0]
    d514:	701a      	strb	r2, [r3, #0]
                }

                ++ui32CharCnt;
    d516:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    d518:	3301      	adds	r3, #1
    d51a:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    d51c:	e002      	b.n	d524 <am_util_stdio_vsprintf+0x5d8>
                break;
    d51e:	bf00      	nop
    d520:	e000      	b.n	d524 <am_util_stdio_vsprintf+0x5d8>
                break;
    d522:	bf00      	nop
        } // switch()

        //
        // Bump the format specification to the next character
        //
        ++pcFmt;
    d524:	68bb      	ldr	r3, [r7, #8]
    d526:	3301      	adds	r3, #1
    d528:	60bb      	str	r3, [r7, #8]
    while ( *pcFmt != 0x0 )
    d52a:	68bb      	ldr	r3, [r7, #8]
    d52c:	781b      	ldrb	r3, [r3, #0]
    d52e:	2b00      	cmp	r3, #0
    d530:	f47f ad17 	bne.w	cf62 <am_util_stdio_vsprintf+0x16>
    } // while ()

    //
    // Terminate the string
    //
    if ( pcBuf )
    d534:	68fb      	ldr	r3, [r7, #12]
    d536:	2b00      	cmp	r3, #0
    d538:	d002      	beq.n	d540 <am_util_stdio_vsprintf+0x5f4>
    {
        *pcBuf = 0x0;
    d53a:	68fb      	ldr	r3, [r7, #12]
    d53c:	2200      	movs	r2, #0
    d53e:	701a      	strb	r2, [r3, #0]
    }

    return (ui32CharCnt);
    d540:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
    d542:	4618      	mov	r0, r3
    d544:	3754      	adds	r7, #84	; 0x54
    d546:	46bd      	mov	sp, r7
    d548:	bd90      	pop	{r4, r7, pc}
    d54a:	bf00      	nop
    d54c:	00302e30 	.word	0x00302e30
    d550:	00232e23 	.word	0x00232e23
    d554:	003f2e3f 	.word	0x003f2e3f

0000d558 <am_util_stdio_sprintf>:
//! @return uint32_t representing the number of characters printed.
//
//******************************************************************************
uint32_t
am_util_stdio_sprintf(char *pcBuf, const char *pcFmt, ...)
{
    d558:	b40e      	push	{r1, r2, r3}
    d55a:	b580      	push	{r7, lr}
    d55c:	b085      	sub	sp, #20
    d55e:	af00      	add	r7, sp, #0
    d560:	6078      	str	r0, [r7, #4]
    uint32_t ui32CharCnt;

    va_list pArgs;
    va_start(pArgs, pcFmt);
    d562:	f107 0320 	add.w	r3, r7, #32
    d566:	60bb      	str	r3, [r7, #8]
    ui32CharCnt = am_util_stdio_vsprintf(pcBuf, pcFmt, pArgs);
    d568:	68ba      	ldr	r2, [r7, #8]
    d56a:	69f9      	ldr	r1, [r7, #28]
    d56c:	6878      	ldr	r0, [r7, #4]
    d56e:	f7ff fced 	bl	cf4c <am_util_stdio_vsprintf>
    d572:	60f8      	str	r0, [r7, #12]
    va_end(pArgs);

    return ui32CharCnt;
    d574:	68fb      	ldr	r3, [r7, #12]
}
    d576:	4618      	mov	r0, r3
    d578:	3714      	adds	r7, #20
    d57a:	46bd      	mov	sp, r7
    d57c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    d580:	b003      	add	sp, #12
    d582:	4770      	bx	lr

0000d584 <am_util_stdio_printf>:
//! @return uint32_t representing the number of characters printed.
//
// *****************************************************************************
uint32_t
am_util_stdio_printf(const char *pcFmt, ...)
{
    d584:	b40f      	push	{r0, r1, r2, r3}
    d586:	b580      	push	{r7, lr}
    d588:	b082      	sub	sp, #8
    d58a:	af00      	add	r7, sp, #0

    //
    // Convert to the desired string.
    //
    va_list pArgs;
    va_start(pArgs, pcFmt);
    d58c:	f107 0314 	add.w	r3, r7, #20
    d590:	603b      	str	r3, [r7, #0]
    ui32NumChars = am_util_stdio_vsprintf(g_prfbuf, pcFmt, pArgs);
    d592:	683a      	ldr	r2, [r7, #0]
    d594:	6939      	ldr	r1, [r7, #16]
    d596:	4808      	ldr	r0, [pc, #32]	; (d5b8 <am_util_stdio_printf+0x34>)
    d598:	f7ff fcd8 	bl	cf4c <am_util_stdio_vsprintf>
    d59c:	6078      	str	r0, [r7, #4]
    va_end(pArgs);

    //
    // This is where we print the buffer to the configured interface.
    //
    g_pfnCharPrint(g_prfbuf);
    d59e:	4b07      	ldr	r3, [pc, #28]	; (d5bc <am_util_stdio_printf+0x38>)
    d5a0:	681b      	ldr	r3, [r3, #0]
    d5a2:	4805      	ldr	r0, [pc, #20]	; (d5b8 <am_util_stdio_printf+0x34>)
    d5a4:	4798      	blx	r3

    //
    // return the number of characters printed.
    //
    return ui32NumChars;
    d5a6:	687b      	ldr	r3, [r7, #4]
}
    d5a8:	4618      	mov	r0, r3
    d5aa:	3708      	adds	r7, #8
    d5ac:	46bd      	mov	sp, r7
    d5ae:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    d5b2:	b004      	add	sp, #16
    d5b4:	4770      	bx	lr
    d5b6:	bf00      	nop
    d5b8:	10001028 	.word	0x10001028
    d5bc:	10001238 	.word	0x10001238

0000d5c0 <am_util_stdio_terminal_clear>:
//! @return None.
//
//*****************************************************************************
void
am_util_stdio_terminal_clear(void)
{
    d5c0:	b580      	push	{r7, lr}
    d5c2:	af00      	add	r7, sp, #0
    // left corner.
    // We'll first print a number of spaces, which helps get the ITM in sync
    // with AM Flash, especially after a reset event or a system clock
    // frequency change.
    //
    am_util_stdio_printf("\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n");
    d5c4:	4802      	ldr	r0, [pc, #8]	; (d5d0 <am_util_stdio_terminal_clear+0x10>)
    d5c6:	f7ff ffdd 	bl	d584 <am_util_stdio_printf>
}
    d5ca:	bf00      	nop
    d5cc:	bd80      	pop	{r7, pc}
    d5ce:	bf00      	nop
    d5d0:	0000f584 	.word	0x0000f584

0000d5d4 <am_bsp_low_power_init>:
//! @return None.
//
//*****************************************************************************
void
am_bsp_low_power_init(void)
{
    d5d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
am_bsp_itm_printf_disable(void)
{
    //
    // Disable the ITM/TPIU
    //
    am_hal_itm_disable();
    d5d6:	f000 fb81 	bl	dcdc <am_hal_itm_disable>

    //
    // Detach the ITM interface from the STDIO driver.
    //
    am_util_stdio_printf_init(0);
    d5da:	2000      	movs	r0, #0
    d5dc:	f7ff f938 	bl	c850 <am_util_stdio_printf_init>

    //
    // Disconnect the SWO pin
    //
    am_hal_gpio_pinconfig(AM_BSP_GPIO_ITM_SWO, g_AM_HAL_GPIO_DISABLE);
    d5e0:	4b12      	ldr	r3, [pc, #72]	; (d62c <am_bsp_low_power_init+0x58>)
    d5e2:	4f13      	ldr	r7, [pc, #76]	; (d630 <am_bsp_low_power_init+0x5c>)
    d5e4:	6819      	ldr	r1, [r3, #0]
    d5e6:	2029      	movs	r0, #41	; 0x29
    d5e8:	f000 f9e6 	bl	d9b8 <am_hal_gpio_pinconfig>
    am_hal_pwrctrl_low_power_init();
    d5ec:	f000 fcb8 	bl	df60 <am_hal_pwrctrl_low_power_init>
    am_hal_rtc_osc_select(AM_HAL_RTC_OSC_LFRC);
    d5f0:	2001      	movs	r0, #1
    d5f2:	f000 fcf3 	bl	dfdc <am_hal_rtc_osc_select>
    am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_XTAL_STOP, 0);
    d5f6:	2100      	movs	r1, #0
    d5f8:	2003      	movs	r0, #3
    d5fa:	f000 f851 	bl	d6a0 <am_hal_clkgen_control>
    am_hal_rtc_osc_disable();
    d5fe:	f000 fcf9 	bl	dff4 <am_hal_rtc_osc_disable>
    d602:	480c      	ldr	r0, [pc, #48]	; (d634 <am_bsp_low_power_init+0x60>)
        am_hal_gpio_pinconfig(ui32GPIONumber, g_AM_HAL_GPIO_OUTPUT);
    d604:	6806      	ldr	r6, [r0, #0]
    for (ux = 0; ux < AM_BSP_NUM_LEDS; ux++)
    d606:	2400      	movs	r4, #0
        ui32GPIONumber = am_bsp_psLEDs[ux].ui32GPIONumber;
    d608:	f857 5034 	ldr.w	r5, [r7, r4, lsl #3]
        am_hal_gpio_pinconfig(ui32GPIONumber, g_AM_HAL_GPIO_OUTPUT);
    d60c:	4631      	mov	r1, r6
    d60e:	4628      	mov	r0, r5
    d610:	f000 f9d2 	bl	d9b8 <am_hal_gpio_pinconfig>
        am_hal_gpio_state_write(ui32GPIONumber, AM_HAL_GPIO_OUTPUT_TRISTATE_DISABLE);
    d614:	2103      	movs	r1, #3
    d616:	4628      	mov	r0, r5
    d618:	f000 fb10 	bl	dc3c <am_hal_gpio_state_write>
    for (ux = 0; ux < AM_BSP_NUM_LEDS; ux++)
    d61c:	3401      	adds	r4, #1
        am_hal_gpio_state_write(ui32GPIONumber, AM_HAL_GPIO_OUTPUT_CLEAR);
    d61e:	4628      	mov	r0, r5
    d620:	2100      	movs	r1, #0
    d622:	f000 fb0b 	bl	dc3c <am_hal_gpio_state_write>
    for (ux = 0; ux < AM_BSP_NUM_LEDS; ux++)
    d626:	2c05      	cmp	r4, #5
    d628:	d1ee      	bne.n	d608 <am_bsp_low_power_init+0x34>
} // am_bsp_low_power_init()
    d62a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d62c:	0000f650 	.word	0x0000f650
    d630:	10001000 	.word	0x10001000
    d634:	0000f654 	.word	0x0000f654

0000d638 <am_hal_cachectrl_config>:
//  Configure the cache with given and recommended settings, but do not enable.
//
//*****************************************************************************
uint32_t
am_hal_cachectrl_config(const am_hal_cachectrl_config_t *psConfig)
{
    d638:	b530      	push	{r4, r5, lr}
    d63a:	b083      	sub	sp, #12
    d63c:	4605      	mov	r5, r0
    // accomplish that is to shut down the ID bits, leaving the cache enabled.
    // Once the instr and data caches have been disabled, we can safely set
    // any new configuration, including disabling the controller.
    //
#if AM_CMSIS_REGS
    AM_CRITICAL_BEGIN
    d63e:	f000 fb45 	bl	dccc <am_hal_interrupt_master_disable>
    CACHECTRL->CACHECFG &=
    d642:	4c11      	ldr	r4, [pc, #68]	; (d688 <am_hal_cachectrl_config+0x50>)
    AM_CRITICAL_BEGIN
    d644:	9001      	str	r0, [sp, #4]
    CACHECTRL->CACHECFG &=
    d646:	6823      	ldr	r3, [r4, #0]
    d648:	f423 7040 	bic.w	r0, r3, #768	; 0x300
    d64c:	6020      	str	r0, [r4, #0]
        ~(CACHECTRL_CACHECFG_DCACHE_ENABLE_Msk  |
          CACHECTRL_CACHECFG_ICACHE_ENABLE_Msk);
    AM_CRITICAL_END
    d64e:	9801      	ldr	r0, [sp, #4]
    d650:	f000 fb40 	bl	dcd4 <am_hal_interrupt_master_set>
        _VAL2FLD(CACHECTRL_CACHECFG_ENABLE, 0)                              |
        _VAL2FLD(CACHECTRL_CACHECFG_CACHE_CLKGATE, 1)                       |
        _VAL2FLD(CACHECTRL_CACHECFG_CACHE_LS, 0)                            |
        _VAL2FLD(CACHECTRL_CACHECFG_DATA_CLKGATE, 1)                        |
        _VAL2FLD(CACHECTRL_CACHECFG_ENABLE_MONITOR, 0)                      |
        _VAL2FLD(CACHECTRL_CACHECFG_LRU, psConfig->bLRU)                    |
    d654:	78eb      	ldrb	r3, [r5, #3]
        _VAL2FLD(CACHECTRL_CACHECFG_CONFIG, psConfig->eDescript)            |
    d656:	7828      	ldrb	r0, [r5, #0]
        ((psConfig->eEnableNCregions << CACHECTRL_CACHECFG_ENABLE_NC0_Pos) &
    d658:	78a9      	ldrb	r1, [r5, #2]
            (CACHECTRL_CACHECFG_ENABLE_NC1_Msk      |
             CACHECTRL_CACHECFG_ENABLE_NC0_Msk))                            |
        ((psConfig->eMode << CACHECTRL_CACHECFG_ICACHE_ENABLE_Pos) &
    d65a:	786a      	ldrb	r2, [r5, #1]
        _VAL2FLD(CACHECTRL_CACHECFG_CONFIG, psConfig->eDescript)            |
    d65c:	0100      	lsls	r0, r0, #4
        _VAL2FLD(CACHECTRL_CACHECFG_LRU, psConfig->bLRU)                    |
    d65e:	005d      	lsls	r5, r3, #1
    d660:	f005 0302 	and.w	r3, r5, #2
        _VAL2FLD(CACHECTRL_CACHECFG_CONFIG, psConfig->eDescript)            |
    d664:	b2c5      	uxtb	r5, r0
        _VAL2FLD(CACHECTRL_CACHECFG_LRU, psConfig->bLRU)                    |
    d666:	432b      	orrs	r3, r5
             CACHECTRL_CACHECFG_ENABLE_NC0_Msk))                            |
    d668:	f443 1080 	orr.w	r0, r3, #1048576	; 0x100000
        ((psConfig->eEnableNCregions << CACHECTRL_CACHECFG_ENABLE_NC0_Pos) &
    d66c:	0089      	lsls	r1, r1, #2
             CACHECTRL_CACHECFG_ENABLE_NC0_Msk))                            |
    d66e:	f440 6380 	orr.w	r3, r0, #1024	; 0x400
        ((psConfig->eEnableNCregions << CACHECTRL_CACHECFG_ENABLE_NC0_Pos) &
    d672:	f001 050c 	and.w	r5, r1, #12
        ((psConfig->eMode << CACHECTRL_CACHECFG_ICACHE_ENABLE_Pos) &
    d676:	0212      	lsls	r2, r2, #8
    d678:	f402 7040 	and.w	r0, r2, #768	; 0x300
             CACHECTRL_CACHECFG_ENABLE_NC0_Msk))                            |
    d67c:	432b      	orrs	r3, r5
    d67e:	4303      	orrs	r3, r0

#endif // AM_CMSIS_REGS

    return AM_HAL_STATUS_SUCCESS;

} // am_hal_cachectrl_enable()
    d680:	2000      	movs	r0, #0
    CACHECTRL->CACHECFG =
    d682:	6023      	str	r3, [r4, #0]
} // am_hal_cachectrl_enable()
    d684:	b003      	add	sp, #12
    d686:	bd30      	pop	{r4, r5, pc}
    d688:	40018000 	.word	0x40018000

0000d68c <am_hal_cachectrl_enable>:
//*****************************************************************************
uint32_t
am_hal_cachectrl_enable(void)
{
#if AM_CMSIS_REGS
    CACHECTRL->CACHECFG |= _VAL2FLD(CACHECTRL_CACHECFG_ENABLE, 1);
    d68c:	4a03      	ldr	r2, [pc, #12]	; (d69c <am_hal_cachectrl_enable+0x10>)
    d68e:	6813      	ldr	r3, [r2, #0]
    d690:	f043 0001 	orr.w	r0, r3, #1
    d694:	6010      	str	r0, [r2, #0]
#else // AM_CMSIS_REGS
    AM_REG(CACHECTRL, CACHECFG) |= AM_REG_CACHECTRL_CACHECFG_ENABLE(1);
#endif // AM_CMSIS_REGS

    return AM_HAL_STATUS_SUCCESS;
} // am_hal_cachectrl_enable()
    d696:	2000      	movs	r0, #0
    d698:	4770      	bx	lr
    d69a:	bf00      	nop
    d69c:	40018000 	.word	0x40018000

0000d6a0 <am_hal_clkgen_control>:
am_hal_clkgen_control(am_hal_clkgen_control_e eControl, void *pArgs)
{
    uint32_t ui32Regval;

#if AM_CMSIS_REGS
    switch ( eControl )
    d6a0:	2809      	cmp	r0, #9
    d6a2:	d852      	bhi.n	d74a <am_hal_clkgen_control+0xaa>
    d6a4:	e8df f000 	tbb	[pc, r0]
    d6a8:	2b21190d 	.word	0x2b21190d
    d6ac:	51513d33 	.word	0x51513d33
    d6b0:	0547      	.short	0x0547
            ui32Regval |= _VAL2FLD(CLKGEN_HFADJ_HFADJEN, CLKGEN_HFADJ_HFADJEN_EN);
            CLKGEN->HFADJ = ui32Regval;
            break;

        case AM_HAL_CLKGEN_CONTROL_HFADJ_DISABLE:
            CLKGEN->HFADJ_b.HFADJEN = 0;
    d6b2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000


    //
    // Return success status.
    //
    return AM_HAL_STATUS_SUCCESS;
    d6b6:	2000      	movs	r0, #0
            CLKGEN->HFADJ_b.HFADJEN = 0;
    d6b8:	6a1a      	ldr	r2, [r3, #32]
    d6ba:	f36f 0200 	bfc	r2, #0, #1
    d6be:	621a      	str	r2, [r3, #32]
            break;
    d6c0:	4770      	bx	lr
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    d6c2:	f04f 2c40 	mov.w	ip, #1073758208	; 0x40004000
            CLKGEN->CCTRL          = CLKGEN_CCTRL_CORESEL_HFRC;
    d6c6:	2100      	movs	r1, #0
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    d6c8:	2047      	movs	r0, #71	; 0x47
    d6ca:	f8cc 0014 	str.w	r0, [ip, #20]
            CLKGEN->CCTRL          = CLKGEN_CCTRL_CORESEL_HFRC;
    d6ce:	f8cc 1018 	str.w	r1, [ip, #24]
    return AM_HAL_STATUS_SUCCESS;
    d6d2:	4608      	mov	r0, r1
            CLKGEN->CLKKEY         = 0;
    d6d4:	f8cc 1014 	str.w	r1, [ip, #20]
            break;
    d6d8:	4770      	bx	lr
            CLKGEN->OCTRL         &= ~_VAL2FLD(CLKGEN_OCTRL_STOPXT,
    d6da:	f04f 2140 	mov.w	r1, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    d6de:	2000      	movs	r0, #0
            CLKGEN->OCTRL         &= ~_VAL2FLD(CLKGEN_OCTRL_STOPXT,
    d6e0:	68ca      	ldr	r2, [r1, #12]
    d6e2:	f022 0301 	bic.w	r3, r2, #1
    d6e6:	60cb      	str	r3, [r1, #12]
            break;
    d6e8:	4770      	bx	lr
            CLKGEN->OCTRL         &= ~_VAL2FLD(CLKGEN_OCTRL_STOPRC,
    d6ea:	f04f 2c40 	mov.w	ip, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    d6ee:	2000      	movs	r0, #0
            CLKGEN->OCTRL         &= ~_VAL2FLD(CLKGEN_OCTRL_STOPRC,
    d6f0:	f8dc 200c 	ldr.w	r2, [ip, #12]
    d6f4:	f022 0302 	bic.w	r3, r2, #2
    d6f8:	f8cc 300c 	str.w	r3, [ip, #12]
            break;
    d6fc:	4770      	bx	lr
            CLKGEN->OCTRL         |= _VAL2FLD(CLKGEN_OCTRL_STOPXT,
    d6fe:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    d702:	2000      	movs	r0, #0
            CLKGEN->OCTRL         |= _VAL2FLD(CLKGEN_OCTRL_STOPXT,
    d704:	68d3      	ldr	r3, [r2, #12]
    d706:	f043 0101 	orr.w	r1, r3, #1
    d70a:	60d1      	str	r1, [r2, #12]
            break;
    d70c:	4770      	bx	lr
            CLKGEN->OCTRL         |= _VAL2FLD(CLKGEN_OCTRL_STOPRC,
    d70e:	f04f 2c40 	mov.w	ip, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    d712:	2000      	movs	r0, #0
            CLKGEN->OCTRL         |= _VAL2FLD(CLKGEN_OCTRL_STOPRC,
    d714:	f8dc 300c 	ldr.w	r3, [ip, #12]
    d718:	f043 0102 	orr.w	r1, r3, #2
    d71c:	f8cc 100c 	str.w	r1, [ip, #12]
            break;
    d720:	4770      	bx	lr
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    d722:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
            CLKGEN->CLKKEY         = 0;
    d726:	2200      	movs	r2, #0
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    d728:	2047      	movs	r0, #71	; 0x47
            CLKGEN->CCTRL          = CLKGEN_CCTRL_CORESEL_HFRC_DIV2;
    d72a:	2101      	movs	r1, #1
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    d72c:	6158      	str	r0, [r3, #20]
            CLKGEN->CCTRL          = CLKGEN_CCTRL_CORESEL_HFRC_DIV2;
    d72e:	6199      	str	r1, [r3, #24]
    return AM_HAL_STATUS_SUCCESS;
    d730:	4610      	mov	r0, r2
            CLKGEN->CLKKEY         = 0;
    d732:	615a      	str	r2, [r3, #20]
            break;
    d734:	4770      	bx	lr
            if ( pArgs == 0 )
    d736:	b151      	cbz	r1, d74e <am_hal_clkgen_control+0xae>
    d738:	6808      	ldr	r0, [r1, #0]
    d73a:	f040 0101 	orr.w	r1, r0, #1
            CLKGEN->HFADJ = ui32Regval;
    d73e:	f04f 2c40 	mov.w	ip, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    d742:	2000      	movs	r0, #0
            CLKGEN->HFADJ = ui32Regval;
    d744:	f8cc 1020 	str.w	r1, [ip, #32]
            break;
    d748:	4770      	bx	lr
            return AM_HAL_STATUS_INVALID_ARG;
    d74a:	2006      	movs	r0, #6
} // am_hal_clkgen_control()
    d74c:	4770      	bx	lr
    d74e:	4901      	ldr	r1, [pc, #4]	; (d754 <am_hal_clkgen_control+0xb4>)
    d750:	e7f5      	b.n	d73e <am_hal_clkgen_control+0x9e>
    d752:	bf00      	nop
    d754:	0025b801 	.word	0x0025b801

0000d758 <am_hal_flash_delay>:
//
//*****************************************************************************
void
am_hal_flash_delay(uint32_t ui32Iterations)
{
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d758:	4b00      	ldr	r3, [pc, #0]	; (d75c <am_hal_flash_delay+0x4>)
    d75a:	4718      	bx	r3
    d75c:	0800009d 	.word	0x0800009d

0000d760 <am_hal_flash_delay_status_check>:
//*****************************************************************************
uint32_t
am_hal_flash_delay_status_check(uint32_t ui32usMaxDelay, uint32_t ui32Address,
                                uint32_t ui32Mask, uint32_t ui32Value,
                                bool bIsEqual)
{
    d760:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    d764:	f89d e020 	ldrb.w	lr, [sp, #32]
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d768:	f8df 8248 	ldr.w	r8, [pc, #584]	; d9b4 <am_hal_flash_delay_status_check+0x254>
{
    d76c:	4607      	mov	r7, r0
    d76e:	460c      	mov	r4, r1
    d770:	4615      	mov	r5, r2
    d772:	461e      	mov	r6, r3
    d774:	f1be 0f00 	cmp.w	lr, #0
    d778:	f000 808e 	beq.w	d898 <am_hal_flash_delay_status_check+0x138>
    d77c:	f010 0907 	ands.w	r9, r0, #7
    d780:	d044      	beq.n	d80c <am_hal_flash_delay_status_check+0xac>
        //
        // Check the status
        //
        if ( bIsEqual )
        {
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d782:	680b      	ldr	r3, [r1, #0]
    d784:	4013      	ands	r3, r2
    d786:	429e      	cmp	r6, r3
    d788:	f000 8083 	beq.w	d892 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d78c:	2001      	movs	r0, #1
    d78e:	47c0      	blx	r8
    d790:	f1b9 0f01 	cmp.w	r9, #1
    d794:	f107 37ff 	add.w	r7, r7, #4294967295
    d798:	d038      	beq.n	d80c <am_hal_flash_delay_status_check+0xac>
    d79a:	f1b9 0f02 	cmp.w	r9, #2
    d79e:	d02e      	beq.n	d7fe <am_hal_flash_delay_status_check+0x9e>
    d7a0:	f1b9 0f03 	cmp.w	r9, #3
    d7a4:	d024      	beq.n	d7f0 <am_hal_flash_delay_status_check+0x90>
    d7a6:	f1b9 0f04 	cmp.w	r9, #4
    d7aa:	d01a      	beq.n	d7e2 <am_hal_flash_delay_status_check+0x82>
    d7ac:	f1b9 0f05 	cmp.w	r9, #5
    d7b0:	d010      	beq.n	d7d4 <am_hal_flash_delay_status_check+0x74>
    d7b2:	f1b9 0f06 	cmp.w	r9, #6
    d7b6:	d006      	beq.n	d7c6 <am_hal_flash_delay_status_check+0x66>
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d7b8:	6820      	ldr	r0, [r4, #0]
    d7ba:	4028      	ands	r0, r5
    d7bc:	4286      	cmp	r6, r0
    d7be:	d068      	beq.n	d892 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d7c0:	2001      	movs	r0, #1
    d7c2:	47c0      	blx	r8
    d7c4:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d7c6:	6821      	ldr	r1, [r4, #0]
    d7c8:	4029      	ands	r1, r5
    d7ca:	428e      	cmp	r6, r1
    d7cc:	d061      	beq.n	d892 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d7ce:	2001      	movs	r0, #1
    d7d0:	47c0      	blx	r8
    d7d2:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d7d4:	6822      	ldr	r2, [r4, #0]
    d7d6:	402a      	ands	r2, r5
    d7d8:	4296      	cmp	r6, r2
    d7da:	d05a      	beq.n	d892 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d7dc:	2001      	movs	r0, #1
    d7de:	47c0      	blx	r8
    d7e0:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d7e2:	6823      	ldr	r3, [r4, #0]
    d7e4:	402b      	ands	r3, r5
    d7e6:	429e      	cmp	r6, r3
    d7e8:	d053      	beq.n	d892 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d7ea:	2001      	movs	r0, #1
    d7ec:	47c0      	blx	r8
    d7ee:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d7f0:	6820      	ldr	r0, [r4, #0]
    d7f2:	4028      	ands	r0, r5
    d7f4:	4286      	cmp	r6, r0
    d7f6:	d04c      	beq.n	d892 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d7f8:	2001      	movs	r0, #1
    d7fa:	47c0      	blx	r8
    d7fc:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d7fe:	6821      	ldr	r1, [r4, #0]
    d800:	4029      	ands	r1, r5
    d802:	428e      	cmp	r6, r1
    d804:	d045      	beq.n	d892 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d806:	2001      	movs	r0, #1
    d808:	3f01      	subs	r7, #1
    d80a:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d80c:	6822      	ldr	r2, [r4, #0]
    d80e:	402a      	ands	r2, r5
    d810:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d812:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d816:	d03c      	beq.n	d892 <am_hal_flash_delay_status_check+0x132>
            {
                return AM_HAL_STATUS_SUCCESS;
            }
        }

        if ( ui32usMaxDelay-- )
    d818:	2f00      	cmp	r7, #0
    d81a:	f000 80c8 	beq.w	d9ae <am_hal_flash_delay_status_check+0x24e>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d81e:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d820:	6823      	ldr	r3, [r4, #0]
    d822:	402b      	ands	r3, r5
    d824:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d826:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d82a:	d032      	beq.n	d892 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d82c:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d82e:	6821      	ldr	r1, [r4, #0]
    d830:	4029      	ands	r1, r5
    d832:	428e      	cmp	r6, r1
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d834:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d838:	d02b      	beq.n	d892 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d83a:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d83c:	6822      	ldr	r2, [r4, #0]
    d83e:	402a      	ands	r2, r5
    d840:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d842:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d846:	d024      	beq.n	d892 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d848:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d84a:	6823      	ldr	r3, [r4, #0]
    d84c:	402b      	ands	r3, r5
    d84e:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d850:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d854:	d01d      	beq.n	d892 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d856:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d858:	6821      	ldr	r1, [r4, #0]
    d85a:	4029      	ands	r1, r5
    d85c:	428e      	cmp	r6, r1
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d85e:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d862:	d016      	beq.n	d892 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d864:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d866:	6822      	ldr	r2, [r4, #0]
    d868:	402a      	ands	r2, r5
    d86a:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d86c:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d870:	d00f      	beq.n	d892 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d872:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d874:	6820      	ldr	r0, [r4, #0]
    d876:	4028      	ands	r0, r5
    d878:	4286      	cmp	r6, r0
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d87a:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d87e:	d008      	beq.n	d892 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d880:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d882:	6822      	ldr	r2, [r4, #0]
    d884:	402a      	ands	r2, r5
    d886:	4296      	cmp	r6, r2
    d888:	f1a7 0708 	sub.w	r7, r7, #8
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d88c:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d890:	d1c2      	bne.n	d818 <am_hal_flash_delay_status_check+0xb8>
                return AM_HAL_STATUS_SUCCESS;
    d892:	2000      	movs	r0, #0
        }
    }

    return AM_HAL_STATUS_TIMEOUT;

} // am_hal_flash_delay_status_check()
    d894:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    d898:	f010 0907 	ands.w	r9, r0, #7
    d89c:	d043      	beq.n	d926 <am_hal_flash_delay_status_check+0x1c6>
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d89e:	680b      	ldr	r3, [r1, #0]
    d8a0:	4013      	ands	r3, r2
    d8a2:	429e      	cmp	r6, r3
    d8a4:	d1f5      	bne.n	d892 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d8a6:	2001      	movs	r0, #1
    d8a8:	47c0      	blx	r8
    d8aa:	f1b9 0f01 	cmp.w	r9, #1
    d8ae:	f107 37ff 	add.w	r7, r7, #4294967295
    d8b2:	d038      	beq.n	d926 <am_hal_flash_delay_status_check+0x1c6>
    d8b4:	f1b9 0f02 	cmp.w	r9, #2
    d8b8:	d02e      	beq.n	d918 <am_hal_flash_delay_status_check+0x1b8>
    d8ba:	f1b9 0f03 	cmp.w	r9, #3
    d8be:	d024      	beq.n	d90a <am_hal_flash_delay_status_check+0x1aa>
    d8c0:	f1b9 0f04 	cmp.w	r9, #4
    d8c4:	d01a      	beq.n	d8fc <am_hal_flash_delay_status_check+0x19c>
    d8c6:	f1b9 0f05 	cmp.w	r9, #5
    d8ca:	d010      	beq.n	d8ee <am_hal_flash_delay_status_check+0x18e>
    d8cc:	f1b9 0f06 	cmp.w	r9, #6
    d8d0:	d006      	beq.n	d8e0 <am_hal_flash_delay_status_check+0x180>
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d8d2:	6821      	ldr	r1, [r4, #0]
    d8d4:	4029      	ands	r1, r5
    d8d6:	428e      	cmp	r6, r1
    d8d8:	d1db      	bne.n	d892 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d8da:	2001      	movs	r0, #1
    d8dc:	47c0      	blx	r8
    d8de:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d8e0:	6822      	ldr	r2, [r4, #0]
    d8e2:	402a      	ands	r2, r5
    d8e4:	4296      	cmp	r6, r2
    d8e6:	d1d4      	bne.n	d892 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d8e8:	2001      	movs	r0, #1
    d8ea:	47c0      	blx	r8
    d8ec:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d8ee:	6820      	ldr	r0, [r4, #0]
    d8f0:	4028      	ands	r0, r5
    d8f2:	4286      	cmp	r6, r0
    d8f4:	d1cd      	bne.n	d892 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d8f6:	2001      	movs	r0, #1
    d8f8:	47c0      	blx	r8
    d8fa:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d8fc:	6823      	ldr	r3, [r4, #0]
    d8fe:	402b      	ands	r3, r5
    d900:	429e      	cmp	r6, r3
    d902:	d1c6      	bne.n	d892 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d904:	2001      	movs	r0, #1
    d906:	47c0      	blx	r8
    d908:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d90a:	6821      	ldr	r1, [r4, #0]
    d90c:	4029      	ands	r1, r5
    d90e:	428e      	cmp	r6, r1
    d910:	d1bf      	bne.n	d892 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d912:	2001      	movs	r0, #1
    d914:	47c0      	blx	r8
    d916:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d918:	6822      	ldr	r2, [r4, #0]
    d91a:	402a      	ands	r2, r5
    d91c:	4296      	cmp	r6, r2
    d91e:	d1b8      	bne.n	d892 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d920:	2001      	movs	r0, #1
    d922:	3f01      	subs	r7, #1
    d924:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d926:	6823      	ldr	r3, [r4, #0]
    d928:	402b      	ands	r3, r5
    d92a:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d92c:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d930:	d1af      	bne.n	d892 <am_hal_flash_delay_status_check+0x132>
        if ( ui32usMaxDelay-- )
    d932:	2f00      	cmp	r7, #0
    d934:	d03b      	beq.n	d9ae <am_hal_flash_delay_status_check+0x24e>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d936:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d938:	6821      	ldr	r1, [r4, #0]
    d93a:	4029      	ands	r1, r5
    d93c:	428e      	cmp	r6, r1
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d93e:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d942:	d1a6      	bne.n	d892 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d944:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d946:	6822      	ldr	r2, [r4, #0]
    d948:	402a      	ands	r2, r5
    d94a:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d94c:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d950:	d19f      	bne.n	d892 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d952:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d954:	6823      	ldr	r3, [r4, #0]
    d956:	402b      	ands	r3, r5
    d958:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d95a:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d95e:	d198      	bne.n	d892 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d960:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d962:	6821      	ldr	r1, [r4, #0]
    d964:	4029      	ands	r1, r5
    d966:	428e      	cmp	r6, r1
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d968:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d96c:	d191      	bne.n	d892 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d96e:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d970:	6822      	ldr	r2, [r4, #0]
    d972:	402a      	ands	r2, r5
    d974:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d976:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d97a:	d18a      	bne.n	d892 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d97c:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d97e:	6823      	ldr	r3, [r4, #0]
    d980:	402b      	ands	r3, r5
    d982:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d984:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d988:	d183      	bne.n	d892 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d98a:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d98c:	6820      	ldr	r0, [r4, #0]
    d98e:	4028      	ands	r0, r5
    d990:	4286      	cmp	r6, r0
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d992:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d996:	f47f af7c 	bne.w	d892 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d99a:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d99c:	6823      	ldr	r3, [r4, #0]
    d99e:	402b      	ands	r3, r5
    d9a0:	429e      	cmp	r6, r3
    d9a2:	f1a7 0708 	sub.w	r7, r7, #8
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d9a6:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d9aa:	d0c2      	beq.n	d932 <am_hal_flash_delay_status_check+0x1d2>
    d9ac:	e771      	b.n	d892 <am_hal_flash_delay_status_check+0x132>
    return AM_HAL_STATUS_TIMEOUT;
    d9ae:	2004      	movs	r0, #4
    d9b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    d9b4:	0800009d 	.word	0x0800009d

0000d9b8 <am_hal_gpio_pinconfig>:
    uint32_t ui32Padreg, ui32AltPadCfg, ui32GPCfg;
    uint32_t ui32Funcsel, ui32PowerSw;
    bool bClearEnable = false;

#ifdef AM_HAL_ENABLE_API_VALIDATION
    if ( ui32Pin > 49 )
    d9b8:	2831      	cmp	r0, #49	; 0x31
    d9ba:	d901      	bls.n	d9c0 <am_hal_gpio_pinconfig+0x8>
    {
        return AM_HAL_STATUS_INVALID_ARG;
    d9bc:	2006      	movs	r0, #6
    d9be:	4770      	bx	lr
{
    d9c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ui32GPCfg = ui32Padreg = ui32AltPadCfg = 0;

    //
    // Get the requested function and/or power switch.
    //
    ui32Funcsel = bfGpioCfg.uFuncSel;
    d9c4:	f001 0307 	and.w	r3, r1, #7
    ui32Padreg |= ui32Funcsel << PADREG_FLD_FNSEL_S;

    //
    // Check for invalid configuration requests.
    //
    if ( bfGpioCfg.ePullup != AM_HAL_GPIO_PIN_PULLUP_NONE )
    d9c8:	f011 04e0 	ands.w	r4, r1, #224	; 0xe0
{
    d9cc:	b087      	sub	sp, #28
    ui32Padreg |= ui32Funcsel << PADREG_FLD_FNSEL_S;
    d9ce:	ea4f 05c3 	mov.w	r5, r3, lsl #3
    if ( bfGpioCfg.ePullup != AM_HAL_GPIO_PIN_PULLUP_NONE )
    d9d2:	d014      	beq.n	d9fe <am_hal_gpio_pinconfig+0x46>
        ui32Padreg |= (0x1 << PADREG_FLD_PULLUP_S);

        //
        // Check for specific pullup or pulldown settings.
        //
        if ( (bfGpioCfg.ePullup >= AM_HAL_GPIO_PIN_PULLUP_1_5K) &&
    d9d4:	f3c1 1642 	ubfx	r6, r1, #5, #3
    d9d8:	1db2      	adds	r2, r6, #6
    d9da:	f002 0707 	and.w	r7, r2, #7
    d9de:	2f03      	cmp	r7, #3
        ui32Padreg |= (0x1 << PADREG_FLD_PULLUP_S);
    d9e0:	f045 0501 	orr.w	r5, r5, #1
        if ( (bfGpioCfg.ePullup >= AM_HAL_GPIO_PIN_PULLUP_1_5K) &&
    d9e4:	f200 80ab 	bhi.w	db3e <am_hal_gpio_pinconfig+0x186>
             (bfGpioCfg.ePullup <= AM_HAL_GPIO_PIN_PULLUP_24K) )
        {
            ui32Padreg |= ((bfGpioCfg.ePullup - AM_HAL_GPIO_PIN_PULLUP_1_5K) <<
                           PADREG_FLD_76_S);
#ifdef AM_HAL_ENABLE_API_VALIDATION
            if ( !(g_ui8Bit76Capabilities[ui32Pin] & CAP_PUP) )
    d9e8:	4a85      	ldr	r2, [pc, #532]	; (dc00 <am_hal_gpio_pinconfig+0x248>)
    d9ea:	5c17      	ldrb	r7, [r2, r0]
    d9ec:	07ff      	lsls	r7, r7, #31
    d9ee:	d403      	bmi.n	d9f8 <am_hal_gpio_pinconfig+0x40>
            {
                return AM_HAL_GPIO_ERR_PULLUP;
    d9f0:	4884      	ldr	r0, [pc, #528]	; (dc04 <am_hal_gpio_pinconfig+0x24c>)

    AM_CRITICAL_END

    return AM_HAL_STATUS_SUCCESS;

} // am_hal_gpio_pinconfig()
    d9f2:	b007      	add	sp, #28
    d9f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            ui32Padreg |= ((bfGpioCfg.ePullup - AM_HAL_GPIO_PIN_PULLUP_1_5K) <<
    d9f8:	1eb4      	subs	r4, r6, #2
    d9fa:	ea45 1584 	orr.w	r5, r5, r4, lsl #6
    ui32PowerSw = bfGpioCfg.ePowerSw;
    d9fe:	f3c1 06c1 	ubfx	r6, r1, #3, #2
    if ( ui32PowerSw != AM_HAL_GPIO_PIN_POWERSW_NONE )
    da02:	2e00      	cmp	r6, #0
    da04:	f040 8095 	bne.w	db32 <am_hal_gpio_pinconfig+0x17a>
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
    da08:	4a7f      	ldr	r2, [pc, #508]	; (dc08 <am_hal_gpio_pinconfig+0x250>)
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
    da0a:	4f80      	ldr	r7, [pc, #512]	; (dc0c <am_hal_gpio_pinconfig+0x254>)
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
    da0c:	5c16      	ldrb	r6, [r2, r0]
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
    da0e:	f817 8000 	ldrb.w	r8, [r7, r0]
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
    da12:	411e      	asrs	r6, r3
    da14:	f016 0f01 	tst.w	r6, #1
    da18:	bf0c      	ite	eq
    da1a:	2600      	moveq	r6, #0
    da1c:	2602      	movne	r6, #2
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
    da1e:	4543      	cmp	r3, r8
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
    da20:	ea45 0506 	orr.w	r5, r5, r6
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
    da24:	f000 8097 	beq.w	db56 <am_hal_gpio_pinconfig+0x19e>
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    da28:	f3c1 3341 	ubfx	r3, r1, #13, #2
    da2c:	00df      	lsls	r7, r3, #3
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    da2e:	f3c1 2907 	ubfx	r9, r1, #8, #8
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    da32:	f007 0408 	and.w	r4, r7, #8
                     (((bfGpioCfg.eIntDir >> 1) & 0x1) << GPIOCFG_FLD_INCFG_S);
    da36:	105a      	asrs	r2, r3, #1
        ui32GPCfg |= (bfGpioCfg.eGPOutcfg << GPIOCFG_FLD_OUTCFG_S)              |
    da38:	f3c1 2681 	ubfx	r6, r1, #10, #2
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    da3c:	f009 070c 	and.w	r7, r9, #12
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    da40:	ea42 0346 	orr.w	r3, r2, r6, lsl #1
        ui32Padreg |= (bfGpioCfg.eGPInput << PADREG_FLD_INPEN_S);
    da44:	f3c1 3a00 	ubfx	sl, r1, #12, #1
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    da48:	2f04      	cmp	r7, #4
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    da4a:	ea43 0804 	orr.w	r8, r3, r4
        ui32Padreg |= (bfGpioCfg.eGPInput << PADREG_FLD_INPEN_S);
    da4e:	ea45 054a 	orr.w	r5, r5, sl, lsl #1
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    da52:	f000 808d 	beq.w	db70 <am_hal_gpio_pinconfig+0x1b8>
    ui32B = *((uint32_t*)cfg2);
    da56:	4a6e      	ldr	r2, [pc, #440]	; (dc10 <am_hal_gpio_pinconfig+0x258>)
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    da58:	6816      	ldr	r6, [r2, #0]
    da5a:	1b8c      	subs	r4, r1, r6
    da5c:	fab4 f384 	clz	r3, r4
    da60:	095f      	lsrs	r7, r3, #5
    da62:	9700      	str	r7, [sp, #0]
        if ( bfGpioCfg.eIntDir == 0 )
    da64:	f019 0f60 	tst.w	r9, #96	; 0x60
            ui32GPCfg |= (bfGpioCfg.eGPRdZero << GPIOCFG_FLD_INCFG_S);
    da68:	bf04      	itt	eq
    da6a:	f3c1 37c0 	ubfxeq	r7, r1, #15, #1
    da6e:	f367 0800 	bfieq	r8, r7, #0, #1
    da72:	0087      	lsls	r7, r0, #2
    switch ( bfGpioCfg.eDriveStrength )
    da74:	f3c1 2101 	ubfx	r1, r1, #8, #2
    da78:	2902      	cmp	r1, #2
    da7a:	ea4f 04c0 	mov.w	r4, r0, lsl #3
    da7e:	d07a      	beq.n	db76 <am_hal_gpio_pinconfig+0x1be>
    da80:	d87f      	bhi.n	db82 <am_hal_gpio_pinconfig+0x1ca>
    da82:	2901      	cmp	r1, #1
            ui32Padreg    |= (1 << PADREG_FLD_DRVSTR_S);
    da84:	bf08      	it	eq
    da86:	f045 0504 	orreq.w	r5, r5, #4
    da8a:	f004 0a18 	and.w	sl, r4, #24
            break;
    da8e:	2200      	movs	r2, #0
    da90:	4604      	mov	r4, r0
    da92:	9203      	str	r2, [sp, #12]
    ui32GPCfgClearMask  = ~((uint32_t)0xF  << ui32GPCfgShft);
    da94:	f04f 0b0f 	mov.w	fp, #15
    ui32GPCfgShft       = ((ui32Pin & 0x7) << 2);
    da98:	f007 021c 	and.w	r2, r7, #28
    ui32GPCfgAddr       = (uint32_t)&GPIO->CFGA       + ((ui32Pin & ~0x7) >> 1);
    da9c:	485d      	ldr	r0, [pc, #372]	; (dc14 <am_hal_gpio_pinconfig+0x25c>)
    ui32AltpadAddr      = (uint32_t)&GPIO->ALTPADCFGA + (ui32Pin & ~0x3);
    da9e:	495e      	ldr	r1, [pc, #376]	; (dc18 <am_hal_gpio_pinconfig+0x260>)
    ui32GPCfgAddr       = (uint32_t)&GPIO->CFGA       + ((ui32Pin & ~0x7) >> 1);
    daa0:	4f5e      	ldr	r7, [pc, #376]	; (dc1c <am_hal_gpio_pinconfig+0x264>)
    daa2:	9702      	str	r7, [sp, #8]
    ui32GPCfgClearMask  = ~((uint32_t)0xF  << ui32GPCfgShft);
    daa4:	fa0b f302 	lsl.w	r3, fp, r2
    ui32PadClearMask    = ~((uint32_t)0xFF << ui32PadShft);
    daa8:	f04f 0cff 	mov.w	ip, #255	; 0xff
    daac:	fa0c f60a 	lsl.w	r6, ip, sl
    ui32AltpadAddr      = (uint32_t)&GPIO->ALTPADCFGA + (ui32Pin & ~0x3);
    dab0:	9101      	str	r1, [sp, #4]
    ui32GPCfg     <<= ui32GPCfgShft;
    dab2:	fa08 f802 	lsl.w	r8, r8, r2
    ui32GPCfgClearMask  = ~((uint32_t)0xF  << ui32GPCfgShft);
    dab6:	43df      	mvns	r7, r3
    ui32GPCfgAddr       = (uint32_t)&GPIO->CFGA       + ((ui32Pin & ~0x7) >> 1);
    dab8:	ea00 0954 	and.w	r9, r0, r4, lsr #1
    AM_CRITICAL_BEGIN
    dabc:	f000 f906 	bl	dccc <am_hal_interrupt_master_disable>
    dac0:	9005      	str	r0, [sp, #20]
    if ( bClearEnable )
    dac2:	e89d 0009 	ldmia.w	sp, {r0, r3}
    ui32PadregAddr      = (uint32_t)&GPIO->PADREGA    + (ui32Pin & ~0x3);
    dac6:	f024 0b03 	bic.w	fp, r4, #3
    ui32Padreg    <<= ui32PadShft;
    daca:	fa05 f50a 	lsl.w	r5, r5, sl
    ui32PadregAddr      = (uint32_t)&GPIO->PADREGA    + (ui32Pin & ~0x3);
    dace:	f10b 4a80 	add.w	sl, fp, #1073741824	; 0x40000000
    ui32PadClearMask    = ~((uint32_t)0xFF << ui32PadShft);
    dad2:	43f6      	mvns	r6, r6
    ui32PadregAddr      = (uint32_t)&GPIO->PADREGA    + (ui32Pin & ~0x3);
    dad4:	f50a 3a80 	add.w	sl, sl, #65536	; 0x10000
    if ( bClearEnable )
    dad8:	9902      	ldr	r1, [sp, #8]
    dada:	9a03      	ldr	r2, [sp, #12]
    dadc:	b150      	cbz	r0, daf4 <am_hal_gpio_pinconfig+0x13c>
        am_hal_gpio_output_tristate_disable(ui32Pin);
    dade:	f004 001f 	and.w	r0, r4, #31
    dae2:	ea4f 1e54 	mov.w	lr, r4, lsr #5
    dae6:	f04f 0c01 	mov.w	ip, #1
    daea:	4c4d      	ldr	r4, [pc, #308]	; (dc20 <am_hal_gpio_pinconfig+0x268>)
    daec:	fa0c f000 	lsl.w	r0, ip, r0
    daf0:	f844 002e 	str.w	r0, [r4, lr, lsl #2]
    GPIO->PADKEY = GPIO_PADKEY_PADKEY_Key;
    daf4:	484b      	ldr	r0, [pc, #300]	; (dc24 <am_hal_gpio_pinconfig+0x26c>)
    daf6:	2473      	movs	r4, #115	; 0x73
    daf8:	6604      	str	r4, [r0, #96]	; 0x60
    AM_REGVAL(ui32PadregAddr)  = (AM_REGVAL(ui32PadregAddr) & ui32PadClearMask)   | ui32Padreg;
    dafa:	f8da 4000 	ldr.w	r4, [sl]
    dafe:	4034      	ands	r4, r6
    db00:	4325      	orrs	r5, r4
    db02:	f8ca 5000 	str.w	r5, [sl]
    AM_REGVAL(ui32GPCfgAddr)   = (AM_REGVAL(ui32GPCfgAddr)  & ui32GPCfgClearMask) | ui32GPCfg;
    db06:	f859 5001 	ldr.w	r5, [r9, r1]
    db0a:	402f      	ands	r7, r5
    db0c:	ea47 0708 	orr.w	r7, r7, r8
    db10:	f849 7001 	str.w	r7, [r9, r1]
    AM_REGVAL(ui32AltpadAddr)  = (AM_REGVAL(ui32AltpadAddr) & ui32PadClearMask)   | ui32AltPadCfg;
    db14:	f85b 1003 	ldr.w	r1, [fp, r3]
    db18:	400e      	ands	r6, r1
    db1a:	4332      	orrs	r2, r6
    GPIO->PADKEY = 0;
    db1c:	2600      	movs	r6, #0
    AM_REGVAL(ui32AltpadAddr)  = (AM_REGVAL(ui32AltpadAddr) & ui32PadClearMask)   | ui32AltPadCfg;
    db1e:	f84b 2003 	str.w	r2, [fp, r3]
    GPIO->PADKEY = 0;
    db22:	6606      	str	r6, [r0, #96]	; 0x60
    AM_CRITICAL_END
    db24:	9805      	ldr	r0, [sp, #20]
    db26:	f000 f8d5 	bl	dcd4 <am_hal_interrupt_master_set>
    return AM_HAL_STATUS_SUCCESS;
    db2a:	4630      	mov	r0, r6
} // am_hal_gpio_pinconfig()
    db2c:	b007      	add	sp, #28
    db2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VDD)  &&
    db32:	2e01      	cmp	r6, #1
    db34:	d015      	beq.n	db62 <am_hal_gpio_pinconfig+0x1aa>
        else if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VSS)  &&
    db36:	2e02      	cmp	r6, #2
    db38:	d030      	beq.n	db9c <am_hal_gpio_pinconfig+0x1e4>
            return AM_HAL_GPIO_ERR_PWRSW;
    db3a:	483b      	ldr	r0, [pc, #236]	; (dc28 <am_hal_gpio_pinconfig+0x270>)
    db3c:	e759      	b.n	d9f2 <am_hal_gpio_pinconfig+0x3a>
        else if ( bfGpioCfg.ePullup == AM_HAL_GPIO_PIN_PULLDOWN )
    db3e:	2cc0      	cmp	r4, #192	; 0xc0
    db40:	d027      	beq.n	db92 <am_hal_gpio_pinconfig+0x1da>
        else if ( bfGpioCfg.ePullup == AM_HAL_GPIO_PIN_PULLUP_WEAK )
    db42:	2c20      	cmp	r4, #32
    db44:	f47f af5b 	bne.w	d9fe <am_hal_gpio_pinconfig+0x46>
            if ( g_ui8Bit76Capabilities[ui32Pin] & (CAP_PUP | CAP_PDN) )
    db48:	4c2d      	ldr	r4, [pc, #180]	; (dc00 <am_hal_gpio_pinconfig+0x248>)
    db4a:	5c26      	ldrb	r6, [r4, r0]
    db4c:	f016 0f09 	tst.w	r6, #9
    db50:	f47f af4e 	bne.w	d9f0 <am_hal_gpio_pinconfig+0x38>
    db54:	e753      	b.n	d9fe <am_hal_gpio_pinconfig+0x46>
        if ( bfGpioCfg.uIOMnum > IOMNUM_MAX )
    db56:	f3c1 4202 	ubfx	r2, r1, #16, #3
    db5a:	2a07      	cmp	r2, #7
    db5c:	d125      	bne.n	dbaa <am_hal_gpio_pinconfig+0x1f2>
            return AM_HAL_GPIO_ERR_INVCE;   // Invalid CE specified
    db5e:	4833      	ldr	r0, [pc, #204]	; (dc2c <am_hal_gpio_pinconfig+0x274>)
    db60:	e747      	b.n	d9f2 <am_hal_gpio_pinconfig+0x3a>
             (g_ui8Bit76Capabilities[ui32Pin] & CAP_VDD) )
    db62:	4c27      	ldr	r4, [pc, #156]	; (dc00 <am_hal_gpio_pinconfig+0x248>)
        if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VDD)  &&
    db64:	5c26      	ldrb	r6, [r4, r0]
    db66:	07b4      	lsls	r4, r6, #30
    db68:	d5e7      	bpl.n	db3a <am_hal_gpio_pinconfig+0x182>
            ui32Padreg |= 0x1 << PADREG_FLD_76_S;
    db6a:	f045 0540 	orr.w	r5, r5, #64	; 0x40
    db6e:	e74b      	b.n	da08 <am_hal_gpio_pinconfig+0x50>
            bClearEnable = true;
    db70:	2701      	movs	r7, #1
    db72:	9700      	str	r7, [sp, #0]
    db74:	e776      	b.n	da64 <am_hal_gpio_pinconfig+0xac>
    db76:	f004 0a18 	and.w	sl, r4, #24
    db7a:	2301      	movs	r3, #1
    db7c:	fa03 f20a 	lsl.w	r2, r3, sl
            break;
    db80:	e786      	b.n	da90 <am_hal_gpio_pinconfig+0xd8>
    db82:	f004 0a18 	and.w	sl, r4, #24
    db86:	2601      	movs	r6, #1
            ui32Padreg    |= (1 << PADREG_FLD_DRVSTR_S);
    db88:	f045 0504 	orr.w	r5, r5, #4
    db8c:	fa06 f20a 	lsl.w	r2, r6, sl
            break;
    db90:	e77e      	b.n	da90 <am_hal_gpio_pinconfig+0xd8>
            if ( ui32Pin != 20 )
    db92:	2814      	cmp	r0, #20
    db94:	f43f af33 	beq.w	d9fe <am_hal_gpio_pinconfig+0x46>
                return AM_HAL_GPIO_ERR_PULLDOWN;
    db98:	4825      	ldr	r0, [pc, #148]	; (dc30 <am_hal_gpio_pinconfig+0x278>)
    db9a:	e72a      	b.n	d9f2 <am_hal_gpio_pinconfig+0x3a>
                  (g_ui8Bit76Capabilities[ui32Pin] & CAP_VSS) )
    db9c:	4a18      	ldr	r2, [pc, #96]	; (dc00 <am_hal_gpio_pinconfig+0x248>)
        else if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VSS)  &&
    db9e:	5c17      	ldrb	r7, [r2, r0]
    dba0:	077a      	lsls	r2, r7, #29
    dba2:	d5ca      	bpl.n	db3a <am_hal_gpio_pinconfig+0x182>
            ui32Padreg |= 0x2 << PADREG_FLD_76_S;
    dba4:	f045 0580 	orr.w	r5, r5, #128	; 0x80
    dba8:	e72e      	b.n	da08 <am_hal_gpio_pinconfig+0x50>
            if ( g_ui8NCEtable[ui32Pin][ui32Outcfg] == ui8CEtbl )
    dbaa:	4c22      	ldr	r4, [pc, #136]	; (dc34 <am_hal_gpio_pinconfig+0x27c>)
        ui8CEtbl = (bfGpioCfg.uIOMnum << 4) | bfGpioCfg.uNCE;
    dbac:	f3c1 4cc1 	ubfx	ip, r1, #19, #2
            if ( g_ui8NCEtable[ui32Pin][ui32Outcfg] == ui8CEtbl )
    dbb0:	f814 8020 	ldrb.w	r8, [r4, r0, lsl #2]
        ui8CEtbl = (bfGpioCfg.uIOMnum << 4) | bfGpioCfg.uNCE;
    dbb4:	ea4c 1602 	orr.w	r6, ip, r2, lsl #4
            if ( g_ui8NCEtable[ui32Pin][ui32Outcfg] == ui8CEtbl )
    dbb8:	45b0      	cmp	r8, r6
    dbba:	d010      	beq.n	dbde <am_hal_gpio_pinconfig+0x226>
    dbbc:	0087      	lsls	r7, r0, #2
    dbbe:	eb04 0907 	add.w	r9, r4, r7
    dbc2:	f899 3001 	ldrb.w	r3, [r9, #1]
    dbc6:	42b3      	cmp	r3, r6
    dbc8:	d015      	beq.n	dbf6 <am_hal_gpio_pinconfig+0x23e>
    dbca:	f899 2002 	ldrb.w	r2, [r9, #2]
    dbce:	42b2      	cmp	r2, r6
    dbd0:	d00f      	beq.n	dbf2 <am_hal_gpio_pinconfig+0x23a>
    dbd2:	f899 4003 	ldrb.w	r4, [r9, #3]
    dbd6:	42b4      	cmp	r4, r6
    dbd8:	d00f      	beq.n	dbfa <am_hal_gpio_pinconfig+0x242>
            return AM_HAL_GPIO_ERR_INVCEPIN;
    dbda:	4817      	ldr	r0, [pc, #92]	; (dc38 <am_hal_gpio_pinconfig+0x280>)
    dbdc:	e709      	b.n	d9f2 <am_hal_gpio_pinconfig+0x3a>
        for ( ui32Outcfg = 0; ui32Outcfg < 4; ui32Outcfg++ )
    dbde:	2600      	movs	r6, #0
    dbe0:	0087      	lsls	r7, r0, #2
        ui32GPCfg |= (ui32Outcfg       << GPIOCFG_FLD_OUTCFG_S) |
    dbe2:	0072      	lsls	r2, r6, #1
                     (bfGpioCfg.eCEpol << GPIOCFG_FLD_INTD_S)   |
    dbe4:	f3c1 5e40 	ubfx	lr, r1, #21, #1
    bool bClearEnable = false;
    dbe8:	2300      	movs	r3, #0
                     (bfGpioCfg.eCEpol << GPIOCFG_FLD_INTD_S)   |
    dbea:	ea42 08ce 	orr.w	r8, r2, lr, lsl #3
    bool bClearEnable = false;
    dbee:	9300      	str	r3, [sp, #0]
    dbf0:	e740      	b.n	da74 <am_hal_gpio_pinconfig+0xbc>
        for ( ui32Outcfg = 0; ui32Outcfg < 4; ui32Outcfg++ )
    dbf2:	2602      	movs	r6, #2
    dbf4:	e7f5      	b.n	dbe2 <am_hal_gpio_pinconfig+0x22a>
    dbf6:	2601      	movs	r6, #1
    dbf8:	e7f3      	b.n	dbe2 <am_hal_gpio_pinconfig+0x22a>
    dbfa:	2603      	movs	r6, #3
    dbfc:	e7f1      	b.n	dbe2 <am_hal_gpio_pinconfig+0x22a>
    dbfe:	bf00      	nop
    dc00:	0000f658 	.word	0x0000f658
    dc04:	08000100 	.word	0x08000100
    dc08:	0000f68c 	.word	0x0000f68c
    dc0c:	0000f788 	.word	0x0000f788
    dc10:	0000f650 	.word	0x0000f650
    dc14:	7ffffffc 	.word	0x7ffffffc
    dc18:	400100e0 	.word	0x400100e0
    dc1c:	40010040 	.word	0x40010040
    dc20:	400100b4 	.word	0x400100b4
    dc24:	40010000 	.word	0x40010000
    dc28:	08000102 	.word	0x08000102
    dc2c:	08000103 	.word	0x08000103
    dc30:	08000101 	.word	0x08000101
    dc34:	0000f6c0 	.word	0x0000f6c0
    dc38:	08000104 	.word	0x08000104

0000dc3c <am_hal_gpio_state_write>:
{
    uint32_t ui32Mask, ui32Off;
    uint32_t ui32Return = AM_HAL_STATUS_SUCCESS;

#ifdef AM_HAL_ENABLE_API_VALIDATION
    if ( ui32Pin >= AM_HAL_GPIO_MAX_PADS )
    dc3c:	2831      	cmp	r0, #49	; 0x31
    dc3e:	d901      	bls.n	dc44 <am_hal_gpio_state_write+0x8>
    {
        return AM_HAL_STATUS_OUT_OF_RANGE;
    dc40:	2005      	movs	r0, #5
    dc42:	4770      	bx	lr
    }

    if ( eWriteType > AM_HAL_GPIO_OUTPUT_TRISTATE_TOGGLE )
    dc44:	2905      	cmp	r1, #5
    dc46:	d901      	bls.n	dc4c <am_hal_gpio_state_write+0x10>
    {
        return AM_HAL_STATUS_INVALID_ARG;
    dc48:	2006      	movs	r0, #6
    dc4a:	4770      	bx	lr
{
    dc4c:	b570      	push	{r4, r5, r6, lr}
    }
#endif // AM_HAL_ENABLE_API_VALIDATION

    ui32Mask = (uint32_t)0x1 << (ui32Pin % 32);
    dc4e:	f000 031f 	and.w	r3, r0, #31
{
    dc52:	b082      	sub	sp, #8
    ui32Off  = (ui32Pin & 0x20) >> 3;   // 0 or 4
    dc54:	08c0      	lsrs	r0, r0, #3
    ui32Mask = (uint32_t)0x1 << (ui32Pin % 32);
    dc56:	2201      	movs	r2, #1
    dc58:	460d      	mov	r5, r1
    ui32Off  = (ui32Pin & 0x20) >> 3;   // 0 or 4
    dc5a:	f000 0404 	and.w	r4, r0, #4
    ui32Mask = (uint32_t)0x1 << (ui32Pin % 32);
    dc5e:	fa02 f603 	lsl.w	r6, r2, r3

    AM_CRITICAL_BEGIN;
    dc62:	f000 f833 	bl	dccc <am_hal_interrupt_master_disable>

#if AM_CMSIS_REGS
    ui32Off /= 4;   // 0 or 1 for ptr arithmetic
    switch ( eWriteType )
    dc66:	1e69      	subs	r1, r5, #1
    AM_CRITICAL_BEGIN;
    dc68:	9001      	str	r0, [sp, #4]
    switch ( eWriteType )
    dc6a:	2904      	cmp	r1, #4
    dc6c:	d817      	bhi.n	dc9e <am_hal_gpio_state_write+0x62>
    dc6e:	e8df f001 	tbb	[pc, r1]
    dc72:	0e13      	.short	0x0e13
    dc74:	030b      	.short	0x030b
    dc76:	19          	.byte	0x19
    dc77:	00          	.byte	0x00
            break;
        case AM_HAL_GPIO_OUTPUT_TOGGLE:             // Toggle the GPIO value.
            AM_REGVAL(&GPIO->WTA + ui32Off) ^= ui32Mask;
            break;
        case AM_HAL_GPIO_OUTPUT_TRISTATE_ENABLE:    // Enable  a tri-state GPIO.
            AM_REGVAL(&GPIO->ENSA + ui32Off) = ui32Mask;
    dc78:	4d0d      	ldr	r5, [pc, #52]	; (dcb0 <am_hal_gpio_state_write+0x74>)
    dc7a:	5166      	str	r6, [r4, r5]
            ui32Return = AM_HAL_STATUS_INVALID_ARG;
            break;
    }
#endif // AM_CMSIS_REGS

    AM_CRITICAL_END;
    dc7c:	9801      	ldr	r0, [sp, #4]
    dc7e:	f000 f829 	bl	dcd4 <am_hal_interrupt_master_set>

    return ui32Return;
    dc82:	2000      	movs	r0, #0
} // am_hal_gpio_state_write()
    dc84:	b002      	add	sp, #8
    dc86:	bd70      	pop	{r4, r5, r6, pc}
            AM_REGVAL(&GPIO->ENCA + ui32Off) = ui32Mask;
    dc88:	4b0a      	ldr	r3, [pc, #40]	; (dcb4 <am_hal_gpio_state_write+0x78>)
    dc8a:	50e6      	str	r6, [r4, r3]
            break;
    dc8c:	e7f6      	b.n	dc7c <am_hal_gpio_state_write+0x40>
            AM_REGVAL(&GPIO->WTA + ui32Off) ^= ui32Mask;
    dc8e:	480a      	ldr	r0, [pc, #40]	; (dcb8 <am_hal_gpio_state_write+0x7c>)
    dc90:	5822      	ldr	r2, [r4, r0]
    dc92:	4072      	eors	r2, r6
    dc94:	5022      	str	r2, [r4, r0]
            break;
    dc96:	e7f1      	b.n	dc7c <am_hal_gpio_state_write+0x40>
            AM_REGVAL(&GPIO->WTSA + ui32Off) = ui32Mask;
    dc98:	4908      	ldr	r1, [pc, #32]	; (dcbc <am_hal_gpio_state_write+0x80>)
    dc9a:	5066      	str	r6, [r4, r1]
            break;
    dc9c:	e7ee      	b.n	dc7c <am_hal_gpio_state_write+0x40>
            AM_REGVAL(&GPIO->WTCA + ui32Off) = ui32Mask;
    dc9e:	4d08      	ldr	r5, [pc, #32]	; (dcc0 <am_hal_gpio_state_write+0x84>)
    dca0:	5166      	str	r6, [r4, r5]
            break;
    dca2:	e7eb      	b.n	dc7c <am_hal_gpio_state_write+0x40>
            AM_REGVAL(&GPIO->ENCA + ui32Off) ^= ui32Mask;
    dca4:	4803      	ldr	r0, [pc, #12]	; (dcb4 <am_hal_gpio_state_write+0x78>)
    dca6:	5823      	ldr	r3, [r4, r0]
    dca8:	4073      	eors	r3, r6
    dcaa:	5023      	str	r3, [r4, r0]
            break;
    dcac:	e7e6      	b.n	dc7c <am_hal_gpio_state_write+0x40>
    dcae:	bf00      	nop
    dcb0:	400100a8 	.word	0x400100a8
    dcb4:	400100b4 	.word	0x400100b4
    dcb8:	40010088 	.word	0x40010088
    dcbc:	40010090 	.word	0x40010090
    dcc0:	40010098 	.word	0x40010098

0000dcc4 <am_hal_interrupt_master_enable>:
//*****************************************************************************
#if defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
am_hal_interrupt_master_enable(void)
{
    __asm("    mrs     r0, PRIMASK");
    dcc4:	f3ef 8010 	mrs	r0, PRIMASK
    __asm("    cpsie i");
    dcc8:	b662      	cpsie	i
    __asm("    bx lr");
    dcca:	4770      	bx	lr

0000dccc <am_hal_interrupt_master_disable>:
//*****************************************************************************
#if defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
am_hal_interrupt_master_disable(void)
{
    __asm("    mrs     r0, PRIMASK");
    dccc:	f3ef 8010 	mrs	r0, PRIMASK
    __asm("    cpsid i");
    dcd0:	b672      	cpsid	i
    __asm("    bx lr");
    dcd2:	4770      	bx	lr

0000dcd4 <am_hal_interrupt_master_set>:
//*****************************************************************************
#if defined(__GNUC_STDC_INLINE__)
void __attribute__((naked))
am_hal_interrupt_master_set(uint32_t ui32InterruptState)
{
    __asm("    msr     PRIMASK, r0");
    dcd4:	f380 8810 	msr	PRIMASK, r0
    __asm("    bx lr");
    dcd8:	4770      	bx	lr
    dcda:	bf00      	nop

0000dcdc <am_hal_itm_disable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_itm_disable(void)
{
    dcdc:	b510      	push	{r4, lr}

#if AM_CMSIS_REGS
    if ( MCUCTRL->TPIUCTRL == 0 )
    dcde:	4b24      	ldr	r3, [pc, #144]	; (dd70 <am_hal_itm_disable+0x94>)
    dce0:	f8d3 0250 	ldr.w	r0, [r3, #592]	; 0x250
    dce4:	b9b0      	cbnz	r0, dd14 <am_hal_itm_disable+0x38>
    CoreDebug->DEMCR |= _VAL2FLD(CoreDebug_DEMCR_TRCENA, 1);
    dce6:	4923      	ldr	r1, [pc, #140]	; (dd74 <am_hal_itm_disable+0x98>)
    dce8:	68ca      	ldr	r2, [r1, #12]
    dcea:	f042 7480 	orr.w	r4, r2, #16777216	; 0x1000000
    dcee:	60cc      	str	r4, [r1, #12]
    while ( !(CoreDebug->DEMCR & _VAL2FLD(CoreDebug_DEMCR_TRCENA, 1)) );
    dcf0:	68cb      	ldr	r3, [r1, #12]
    dcf2:	01da      	lsls	r2, r3, #7
    dcf4:	d5fc      	bpl.n	dcf0 <am_hal_itm_disable+0x14>
    ITM->LAR = ITM_LAR_KEYVAL;
    dcf6:	f04f 4c60 	mov.w	ip, #3758096384	; 0xe0000000
    dcfa:	481f      	ldr	r0, [pc, #124]	; (dd78 <am_hal_itm_disable+0x9c>)
    ITM->TCR =
    dcfc:	4a1f      	ldr	r2, [pc, #124]	; (dd7c <am_hal_itm_disable+0xa0>)
    ITM->LAR = ITM_LAR_KEYVAL;
    dcfe:	f8cc 0fb0 	str.w	r0, [ip, #4016]	; 0xfb0
    ITM->TPR = 0x0000000F;
    dd02:	240f      	movs	r4, #15
    ITM->TER = 0xFFFFFFFF;
    dd04:	f04f 31ff 	mov.w	r1, #4294967295
    ITM->TPR = 0x0000000F;
    dd08:	f8cc 4e40 	str.w	r4, [ip, #3648]	; 0xe40
    ITM->TER = 0xFFFFFFFF;
    dd0c:	f8cc 1e00 	str.w	r1, [ip, #3584]	; 0xe00
    ITM->TCR =
    dd10:	f8cc 2e80 	str.w	r2, [ip, #3712]	; 0xe80
{
    //
    // Make sure the ITM/TPIU is not busy.
    //
#if AM_CMSIS_REGS
    while (ITM->TCR & _VAL2FLD(ITM_TCR_BUSY, 1));
    dd14:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
    dd18:	f8d4 3e80 	ldr.w	r3, [r4, #3712]	; 0xe80
    dd1c:	021b      	lsls	r3, r3, #8
    dd1e:	d4fb      	bmi.n	dd18 <am_hal_itm_disable+0x3c>
#endif // AM_CMSIS_REGS

    //
    // wait for 50us for the data to flush out
    //
    am_hal_flash_delay(FLASH_CYCLES_US(50));
    dd20:	f240 20f7 	movw	r0, #759	; 0x2f7
    dd24:	f7ff fd18 	bl	d758 <am_hal_flash_delay>
    ITM->LAR = ITM_LAR_KEYVAL;
    dd28:	4813      	ldr	r0, [pc, #76]	; (dd78 <am_hal_itm_disable+0x9c>)
        while ( ITM->TCR  & (_VAL2FLD(ITM_TCR_ITMENA, 1)  |  _VAL2FLD(ITM_TCR_BUSY, 1)) );
    dd2a:	4915      	ldr	r1, [pc, #84]	; (dd80 <am_hal_itm_disable+0xa4>)
    ITM->LAR = ITM_LAR_KEYVAL;
    dd2c:	f8c4 0fb0 	str.w	r0, [r4, #4016]	; 0xfb0
        ITM->TCR &= ~_VAL2FLD(ITM_TCR_ITMENA, 1);
    dd30:	f04f 4c60 	mov.w	ip, #3758096384	; 0xe0000000
    ITM->LAR = ITM_LAR_KEYVAL;
    dd34:	2064      	movs	r0, #100	; 0x64
        ITM->TCR &= ~_VAL2FLD(ITM_TCR_ITMENA, 1);
    dd36:	f8dc 2e80 	ldr.w	r2, [ip, #3712]	; 0xe80
    dd3a:	f022 0401 	bic.w	r4, r2, #1
    dd3e:	f8cc 4e80 	str.w	r4, [ip, #3712]	; 0xe80
        while ( ITM->TCR  & (_VAL2FLD(ITM_TCR_ITMENA, 1)  |  _VAL2FLD(ITM_TCR_BUSY, 1)) );
    dd42:	f8dc 3e80 	ldr.w	r3, [ip, #3712]	; 0xe80
    dd46:	420b      	tst	r3, r1
    dd48:	d1fb      	bne.n	dd42 <am_hal_itm_disable+0x66>
    for (int ix = 0; ix < 100; ix++)
    dd4a:	3801      	subs	r0, #1
    dd4c:	d1f3      	bne.n	dd36 <am_hal_itm_disable+0x5a>
    CoreDebug->DEMCR &= ~_VAL2FLD(CoreDebug_DEMCR_TRCENA, 1);
    dd4e:	4909      	ldr	r1, [pc, #36]	; (dd74 <am_hal_itm_disable+0x98>)
    dd50:	68ca      	ldr	r2, [r1, #12]
    dd52:	f022 7480 	bic.w	r4, r2, #16777216	; 0x1000000
    dd56:	60cc      	str	r4, [r1, #12]
    while ( CoreDebug->DEMCR & _VAL2FLD(CoreDebug_DEMCR_TRCENA, 1) );
    dd58:	68cb      	ldr	r3, [r1, #12]
    dd5a:	f013 7080 	ands.w	r0, r3, #16777216	; 0x1000000
    dd5e:	d1fb      	bne.n	dd58 <am_hal_itm_disable+0x7c>
    MCUCTRL->TPIUCTRL =
    dd60:	4903      	ldr	r1, [pc, #12]	; (dd70 <am_hal_itm_disable+0x94>)
    dd62:	f8c1 0250 	str.w	r0, [r1, #592]	; 0x250
    while (MCUCTRL->TPIUCTRL);
    dd66:	f8d1 2250 	ldr.w	r2, [r1, #592]	; 0x250
    dd6a:	2a00      	cmp	r2, #0
    dd6c:	d1fb      	bne.n	dd66 <am_hal_itm_disable+0x8a>
}
    dd6e:	bd10      	pop	{r4, pc}
    dd70:	40020000 	.word	0x40020000
    dd74:	e000edf0 	.word	0xe000edf0
    dd78:	c5acce55 	.word	0xc5acce55
    dd7c:	00150511 	.word	0x00150511
    dd80:	00800001 	.word	0x00800001

0000dd84 <am_hal_mcuctrl_info_get>:
am_hal_mcuctrl_info_get(am_hal_mcuctrl_infoget_e eInfoGet, void *pInfo)
{
    am_hal_mcuctrl_feature_t *psFeature;
    uint32_t ui32Feature;

    if ( pInfo == NULL )
    dd84:	b141      	cbz	r1, dd98 <am_hal_mcuctrl_info_get+0x14>
    {
        return AM_HAL_STATUS_INVALID_ARG;
    }

#if AM_CMSIS_REGS
    switch ( eInfoGet )
    dd86:	2801      	cmp	r0, #1
{
    dd88:	b4f0      	push	{r4, r5, r6, r7}
    switch ( eInfoGet )
    dd8a:	d03a      	beq.n	de02 <am_hal_mcuctrl_info_get+0x7e>
    dd8c:	d322      	bcc.n	ddd4 <am_hal_mcuctrl_info_get+0x50>
    dd8e:	2802      	cmp	r0, #2
    dd90:	d004      	beq.n	dd9c <am_hal_mcuctrl_info_get+0x18>
        case AM_HAL_MCUCTRL_INFO_FAULT_STATUS:
            mcuctrl_fault_status((am_hal_mcuctrl_fault_t*)pInfo);
            break;

        default:
            return AM_HAL_STATUS_INVALID_ARG;
    dd92:	2006      	movs	r0, #6
    //
    // Return success status.
    //
    return AM_HAL_STATUS_SUCCESS;

} // am_hal_mcuctrl_info_get()
    dd94:	bcf0      	pop	{r4, r5, r6, r7}
    dd96:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_ARG;
    dd98:	2006      	movs	r0, #6
    dd9a:	4770      	bx	lr
    ui32FaultStat = MCUCTRL->FAULTSTATUS;
    dd9c:	4a41      	ldr	r2, [pc, #260]	; (dea4 <am_hal_mcuctrl_info_get+0x120>)
    psFault->ui32ICODE |= MCUCTRL->ICODEFAULTADDR;
    dd9e:	684c      	ldr	r4, [r1, #4]
    ui32FaultStat = MCUCTRL->FAULTSTATUS;
    dda0:	f8d2 31cc 	ldr.w	r3, [r2, #460]	; 0x1cc
    psFault->ui32SYS |= MCUCTRL->SYSFAULTADDR;
    dda4:	6948      	ldr	r0, [r1, #20]
    psFault->bICODE = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_ICODEFAULT_Msk);
    dda6:	f003 0601 	and.w	r6, r3, #1
    psFault->bDCODE = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_DCODEFAULT_Msk);
    ddaa:	f3c3 0540 	ubfx	r5, r3, #1, #1
    psFault->bSYS   = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_SYSFAULT_Msk);
    ddae:	f3c3 0780 	ubfx	r7, r3, #2, #1
    psFault->bDCODE = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_DCODEFAULT_Msk);
    ddb2:	720d      	strb	r5, [r1, #8]
    psFault->bSYS   = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_SYSFAULT_Msk);
    ddb4:	740f      	strb	r7, [r1, #16]
    psFault->bICODE = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_ICODEFAULT_Msk);
    ddb6:	700e      	strb	r6, [r1, #0]
    psFault->ui32DCODE = MCUCTRL->DCODEFAULTADDR;
    ddb8:	f8d2 31c4 	ldr.w	r3, [r2, #452]	; 0x1c4
    ddbc:	60cb      	str	r3, [r1, #12]
    psFault->ui32ICODE |= MCUCTRL->ICODEFAULTADDR;
    ddbe:	f8d2 61c0 	ldr.w	r6, [r2, #448]	; 0x1c0
    ddc2:	4334      	orrs	r4, r6
    ddc4:	604c      	str	r4, [r1, #4]
    psFault->ui32SYS |= MCUCTRL->SYSFAULTADDR;
    ddc6:	f8d2 21c8 	ldr.w	r2, [r2, #456]	; 0x1c8
    ddca:	4310      	orrs	r0, r2
    ddcc:	6148      	str	r0, [r1, #20]
} // am_hal_mcuctrl_info_get()
    ddce:	bcf0      	pop	{r4, r5, r6, r7}
    return AM_HAL_STATUS_SUCCESS;
    ddd0:	2000      	movs	r0, #0
} // am_hal_mcuctrl_info_get()
    ddd2:	4770      	bx	lr
            ui32Feature = MCUCTRL->FEATUREENABLE;
    ddd4:	4c33      	ldr	r4, [pc, #204]	; (dea4 <am_hal_mcuctrl_info_get+0x120>)
    ddd6:	69a5      	ldr	r5, [r4, #24]
                _FLD2VAL(MCUCTRL_FEATUREENABLE_BURSTAVAIL, ui32Feature);
    ddd8:	f3c5 1080 	ubfx	r0, r5, #6, #1
                _FLD2VAL(MCUCTRL_FEATUREENABLE_BLEAVAIL, ui32Feature);
    dddc:	f3c5 0780 	ubfx	r7, r5, #2, #1
                _FLD2VAL(MCUCTRL_FEATUREENABLE_BURSTAVAIL, ui32Feature);
    dde0:	7008      	strb	r0, [r1, #0]
                _FLD2VAL(MCUCTRL_FEATUREENABLE_BLEAVAIL, ui32Feature);
    dde2:	704f      	strb	r7, [r1, #1]
            ui32Feature = MCUCTRL->BOOTLOADER;
    dde4:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
                _FLD2VAL(MCUCTRL_BOOTLOADER_SECBOOTFEATURE, ui32Feature);
    dde8:	f3c3 6681 	ubfx	r6, r3, #26, #2
            psFeature->ui8SecBootFeature =
    ddec:	710e      	strb	r6, [r1, #4]
            ui32Feature = MCUCTRL->SKU;
    ddee:	6964      	ldr	r4, [r4, #20]
                _FLD2VAL(MCUCTRL_SKU_ALLOWBLE, ui32Feature);
    ddf0:	f3c4 0240 	ubfx	r2, r4, #1, #1
                _FLD2VAL(MCUCTRL_SKU_ALLOWBURST, ui32Feature);
    ddf4:	f004 0501 	and.w	r5, r4, #1
    ddf8:	70cd      	strb	r5, [r1, #3]
    return AM_HAL_STATUS_SUCCESS;
    ddfa:	2000      	movs	r0, #0
                _FLD2VAL(MCUCTRL_SKU_ALLOWBLE, ui32Feature);
    ddfc:	708a      	strb	r2, [r1, #2]
} // am_hal_mcuctrl_info_get()
    ddfe:	bcf0      	pop	{r4, r5, r6, r7}
    de00:	4770      	bx	lr
    psDevice->ui32ChipPN = MCUCTRL->CHIPPN;
    de02:	4a28      	ldr	r2, [pc, #160]	; (dea4 <am_hal_mcuctrl_info_get+0x120>)
        g_am_hal_mcuctrl_flash_size[
    de04:	4c28      	ldr	r4, [pc, #160]	; (dea8 <am_hal_mcuctrl_info_get+0x124>)
    psDevice->ui32ChipPN = MCUCTRL->CHIPPN;
    de06:	6813      	ldr	r3, [r2, #0]
    de08:	600b      	str	r3, [r1, #0]
    psDevice->ui32ChipID0 = MCUCTRL->CHIPID0;
    de0a:	6850      	ldr	r0, [r2, #4]
    de0c:	6048      	str	r0, [r1, #4]
    psDevice->ui32ChipID1 = MCUCTRL->CHIPID1;
    de0e:	6897      	ldr	r7, [r2, #8]
    de10:	608f      	str	r7, [r1, #8]
    psDevice->ui32ChipRev = MCUCTRL->CHIPREV;
    de12:	68d6      	ldr	r6, [r2, #12]
    de14:	60ce      	str	r6, [r1, #12]
    psDevice->ui32VendorID = MCUCTRL->VENDORID;
    de16:	6915      	ldr	r5, [r2, #16]
        g_am_hal_mcuctrl_sram_size[
    de18:	4824      	ldr	r0, [pc, #144]	; (deac <am_hal_mcuctrl_info_get+0x128>)
    psDevice->ui32VendorID = MCUCTRL->VENDORID;
    de1a:	610d      	str	r5, [r1, #16]
            (psDevice->ui32ChipPN & MCUCTRL_CHIPPN_PARTNUM_FLASHSIZE_M) >>
    de1c:	f3c3 5c03 	ubfx	ip, r3, #20, #4
            (psDevice->ui32ChipPN & MCUCTRL_CHIPPN_PARTNUM_SRAMSIZE_M) >>
    de20:	f3c3 4703 	ubfx	r7, r3, #16, #4
    psDevice->ui32SKU = MCUCTRL->SKU;
    de24:	6956      	ldr	r6, [r2, #20]
    psDevice->ui32SRAMSize =
    de26:	f850 5027 	ldr.w	r5, [r0, r7, lsl #2]
    psDevice->ui32JedecPN  = JEDEC->PID0_b.PNL8 << 0;
    de2a:	4a21      	ldr	r2, [pc, #132]	; (deb0 <am_hal_mcuctrl_info_get+0x12c>)
    psDevice->ui32FlashSize =
    de2c:	f854 402c 	ldr.w	r4, [r4, ip, lsl #2]
    psDevice->ui32SKU = MCUCTRL->SKU;
    de30:	614e      	str	r6, [r1, #20]
    psDevice->ui32Qualified = (psDevice->ui32ChipPN >> MCUCTRL_CHIPPN_PARTNUM_QUAL_S) & 0x1;
    de32:	f003 0301 	and.w	r3, r3, #1
    psDevice->ui32FlashSize =
    de36:	61cc      	str	r4, [r1, #28]
    psDevice->ui32SRAMSize =
    de38:	620d      	str	r5, [r1, #32]
    psDevice->ui32Qualified = (psDevice->ui32ChipPN >> MCUCTRL_CHIPPN_PARTNUM_QUAL_S) & 0x1;
    de3a:	618b      	str	r3, [r1, #24]
    psDevice->ui32JedecPN  = JEDEC->PID0_b.PNL8 << 0;
    de3c:	f8d2 70e0 	ldr.w	r7, [r2, #224]	; 0xe0
    psDevice->ui32JedecPN |= JEDEC->PID1_b.PNH4 << 8;
    de40:	f8d2 00e4 	ldr.w	r0, [r2, #228]	; 0xe4
    psDevice->ui32JedecPN  = JEDEC->PID0_b.PNL8 << 0;
    de44:	b2fe      	uxtb	r6, r7
    psDevice->ui32JedecPN |= JEDEC->PID1_b.PNH4 << 8;
    de46:	f000 040f 	and.w	r4, r0, #15
    de4a:	ea46 2504 	orr.w	r5, r6, r4, lsl #8
    de4e:	624d      	str	r5, [r1, #36]	; 0x24
    psDevice->ui32JedecJEPID  = JEDEC->PID1_b.JEPIDL << 0;
    de50:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
    psDevice->ui32JedecJEPID |= JEDEC->PID2_b.JEPIDH << 4;
    de54:	f8d2 70e8 	ldr.w	r7, [r2, #232]	; 0xe8
    psDevice->ui32JedecJEPID  = JEDEC->PID1_b.JEPIDL << 0;
    de58:	f3c3 1603 	ubfx	r6, r3, #4, #4
    psDevice->ui32JedecJEPID |= JEDEC->PID2_b.JEPIDH << 4;
    de5c:	f007 0c0f 	and.w	ip, r7, #15
    de60:	ea46 100c 	orr.w	r0, r6, ip, lsl #4
    de64:	6288      	str	r0, [r1, #40]	; 0x28
    psDevice->ui32JedecCHIPREV  = JEDEC->PID2_b.CHIPREVH4 << 4;
    de66:	f8d2 40e8 	ldr.w	r4, [r2, #232]	; 0xe8
    psDevice->ui32JedecCHIPREV |= JEDEC->PID3_b.CHIPREVL4 << 0;
    de6a:	f8d2 50ec 	ldr.w	r5, [r2, #236]	; 0xec
    psDevice->ui32JedecCHIPREV  = JEDEC->PID2_b.CHIPREVH4 << 4;
    de6e:	f004 03f0 	and.w	r3, r4, #240	; 0xf0
    psDevice->ui32JedecCHIPREV |= JEDEC->PID3_b.CHIPREVL4 << 0;
    de72:	f3c5 1703 	ubfx	r7, r5, #4, #4
    de76:	433b      	orrs	r3, r7
    de78:	62cb      	str	r3, [r1, #44]	; 0x2c
    psDevice->ui32JedecCID  = JEDEC->CID3_b.CID << 24;
    de7a:	f8d2 60fc 	ldr.w	r6, [r2, #252]	; 0xfc
    psDevice->ui32JedecCID |= JEDEC->CID2_b.CID << 16;
    de7e:	f8d2 40f8 	ldr.w	r4, [r2, #248]	; 0xf8
    psDevice->ui32JedecCID |= JEDEC->CID1_b.CID <<  8;
    de82:	f8d2 00f4 	ldr.w	r0, [r2, #244]	; 0xf4
    psDevice->ui32JedecCID |= JEDEC->CID0_b.CID <<  0;
    de86:	f8d2 20f0 	ldr.w	r2, [r2, #240]	; 0xf0
    psDevice->ui32JedecCID |= JEDEC->CID2_b.CID << 16;
    de8a:	b2e5      	uxtb	r5, r4
    de8c:	042b      	lsls	r3, r5, #16
    de8e:	ea43 6706 	orr.w	r7, r3, r6, lsl #24
    psDevice->ui32JedecCID |= JEDEC->CID0_b.CID <<  0;
    de92:	b2d6      	uxtb	r6, r2
    de94:	4337      	orrs	r7, r6
    psDevice->ui32JedecCID |= JEDEC->CID1_b.CID <<  8;
    de96:	b2c4      	uxtb	r4, r0
    psDevice->ui32JedecCID |= JEDEC->CID0_b.CID <<  0;
    de98:	ea47 2004 	orr.w	r0, r7, r4, lsl #8
    de9c:	6308      	str	r0, [r1, #48]	; 0x30
    return AM_HAL_STATUS_SUCCESS;
    de9e:	2000      	movs	r0, #0
} // am_hal_mcuctrl_info_get()
    dea0:	bcf0      	pop	{r4, r5, r6, r7}
    dea2:	4770      	bx	lr
    dea4:	40020000 	.word	0x40020000
    dea8:	0000f7bc 	.word	0x0000f7bc
    deac:	0000f7fc 	.word	0x0000f7fc
    deb0:	f0000f00 	.word	0xf0000f00

0000deb4 <am_hal_pwrctrl_periph_enable>:
//  Enable power for a peripheral.
//
// ****************************************************************************
uint32_t
am_hal_pwrctrl_periph_enable(am_hal_pwrctrl_periph_e ePeripheral)
{
    deb4:	b570      	push	{r4, r5, r6, lr}
    deb6:	b082      	sub	sp, #8
    deb8:	4604      	mov	r4, r0
// #### INTERNAL END ####

    //
    // Enable power control for the given device.
    //
    AM_CRITICAL_BEGIN
    deba:	f7ff ff07 	bl	dccc <am_hal_interrupt_master_disable>
    PWRCTRL->DEVPWREN |= am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
    debe:	eb04 0144 	add.w	r1, r4, r4, lsl #1
    dec2:	008c      	lsls	r4, r1, #2
    dec4:	4e0e      	ldr	r6, [pc, #56]	; (df00 <am_hal_pwrctrl_periph_enable+0x4c>)
    dec6:	4d0f      	ldr	r5, [pc, #60]	; (df04 <am_hal_pwrctrl_periph_enable+0x50>)
    AM_CRITICAL_BEGIN
    dec8:	9001      	str	r0, [sp, #4]
    PWRCTRL->DEVPWREN |= am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
    deca:	592a      	ldr	r2, [r5, r4]
    decc:	68b3      	ldr	r3, [r6, #8]
    dece:	4313      	orrs	r3, r2
    ded0:	60b3      	str	r3, [r6, #8]
    AM_CRITICAL_END
    ded2:	9801      	ldr	r0, [sp, #4]

    for (uint32_t wait_usecs = 0; wait_usecs < AM_HAL_PWRCTRL_MAX_WFE; wait_usecs += 10)
    {
        am_hal_flash_delay(FLASH_CYCLES_US(10));

        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0)
    ded4:	442c      	add	r4, r5
    AM_CRITICAL_END
    ded6:	f7ff fefd 	bl	dcd4 <am_hal_interrupt_master_set>
        am_hal_flash_delay(FLASH_CYCLES_US(10));
    deda:	2077      	movs	r0, #119	; 0x77
    dedc:	f7ff fc3c 	bl	d758 <am_hal_flash_delay>
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0)
    dee0:	69b0      	ldr	r0, [r6, #24]
    dee2:	6864      	ldr	r4, [r4, #4]
    dee4:	4220      	tst	r0, r4
    dee6:	d103      	bne.n	def0 <am_hal_pwrctrl_periph_enable+0x3c>
        am_hal_flash_delay(FLASH_CYCLES_US(10));
    dee8:	2077      	movs	r0, #119	; 0x77
    deea:	f7ff fc35 	bl	d758 <am_hal_flash_delay>
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0)
    deee:	69b3      	ldr	r3, [r6, #24]
    }

    //
    // Check the device status.
    //
    if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0 )
    def0:	4903      	ldr	r1, [pc, #12]	; (df00 <am_hal_pwrctrl_periph_enable+0x4c>)
    def2:	698d      	ldr	r5, [r1, #24]
    def4:	4225      	tst	r5, r4
    else
    {
        return AM_HAL_STATUS_FAIL;
    }
#endif // AM_CMSIS_REGS
}
    def6:	bf0c      	ite	eq
    def8:	2001      	moveq	r0, #1
    defa:	2000      	movne	r0, #0
    defc:	b002      	add	sp, #8
    defe:	bd70      	pop	{r4, r5, r6, pc}
    df00:	40021000 	.word	0x40021000
    df04:	0000f83c 	.word	0x0000f83c

0000df08 <am_hal_pwrctrl_periph_disable>:
//  Disable power for a peripheral.
//
// ****************************************************************************
uint32_t
am_hal_pwrctrl_periph_disable(am_hal_pwrctrl_periph_e ePeripheral)
{
    df08:	b570      	push	{r4, r5, r6, lr}
    df0a:	b082      	sub	sp, #8
    df0c:	4604      	mov	r4, r0

    //
    // Disable power domain for the given device.
    //
#if AM_CMSIS_REGS
    AM_CRITICAL_BEGIN
    df0e:	f7ff fedd 	bl	dccc <am_hal_interrupt_master_disable>
    PWRCTRL->DEVPWREN &= ~am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
    df12:	eb04 0144 	add.w	r1, r4, r4, lsl #1
    df16:	008c      	lsls	r4, r1, #2
    df18:	4e0f      	ldr	r6, [pc, #60]	; (df58 <am_hal_pwrctrl_periph_disable+0x50>)
    df1a:	4d10      	ldr	r5, [pc, #64]	; (df5c <am_hal_pwrctrl_periph_disable+0x54>)
    AM_CRITICAL_BEGIN
    df1c:	9001      	str	r0, [sp, #4]
    PWRCTRL->DEVPWREN &= ~am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
    df1e:	68b3      	ldr	r3, [r6, #8]
    df20:	592a      	ldr	r2, [r5, r4]
    df22:	ea23 0002 	bic.w	r0, r3, r2
    df26:	60b0      	str	r0, [r6, #8]
    AM_CRITICAL_END
    df28:	9801      	ldr	r0, [sp, #4]
    for (uint32_t wait_usecs = 0; wait_usecs < AM_HAL_PWRCTRL_MAX_WFE; wait_usecs += 10)
    {
        am_hal_flash_delay(FLASH_CYCLES_US(10));

#if AM_CMSIS_REGS
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0 )
    df2a:	442c      	add	r4, r5
    AM_CRITICAL_END
    df2c:	f7ff fed2 	bl	dcd4 <am_hal_interrupt_master_set>
        am_hal_flash_delay(FLASH_CYCLES_US(10));
    df30:	2077      	movs	r0, #119	; 0x77
    df32:	f7ff fc11 	bl	d758 <am_hal_flash_delay>
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0 )
    df36:	69b1      	ldr	r1, [r6, #24]
    df38:	6864      	ldr	r4, [r4, #4]
    df3a:	4221      	tst	r1, r4
    df3c:	d003      	beq.n	df46 <am_hal_pwrctrl_periph_disable+0x3e>
        am_hal_flash_delay(FLASH_CYCLES_US(10));
    df3e:	2077      	movs	r0, #119	; 0x77
    df40:	f7ff fc0a 	bl	d758 <am_hal_flash_delay>
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0 )
    df44:	69b3      	ldr	r3, [r6, #24]

    //
    // Check the device status.
    //
#if AM_CMSIS_REGS
    if ( ( PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0 )
    df46:	4d04      	ldr	r5, [pc, #16]	; (df58 <am_hal_pwrctrl_periph_disable+0x50>)
    df48:	69ae      	ldr	r6, [r5, #24]
    df4a:	4226      	tst	r6, r4
#endif // AM_CMSIS_REGS
    else
    {
        return AM_HAL_STATUS_FAIL;
    }
}
    df4c:	bf14      	ite	ne
    df4e:	2001      	movne	r0, #1
    df50:	2000      	moveq	r0, #0
    df52:	b002      	add	sp, #8
    df54:	bd70      	pop	{r4, r5, r6, pc}
    df56:	bf00      	nop
    df58:	40021000 	.word	0x40021000
    df5c:	0000f83c 	.word	0x0000f83c

0000df60 <am_hal_pwrctrl_low_power_init>:
//  Initialize system for low power configuration.
//
// ****************************************************************************
uint32_t
am_hal_pwrctrl_low_power_init(void)
{
    df60:	b530      	push	{r4, r5, lr}

#if AM_CMSIS_REGS
    //
    // Check if the BLE is already enabled.
    //
    if ( PWRCTRL->DEVPWRSTATUS_b.BLEL == 0)
    df62:	4c1b      	ldr	r4, [pc, #108]	; (dfd0 <am_hal_pwrctrl_low_power_init+0x70>)
    df64:	69a3      	ldr	r3, [r4, #24]
    df66:	05db      	lsls	r3, r3, #23
{
    df68:	b083      	sub	sp, #12
    if ( PWRCTRL->DEVPWRSTATUS_b.BLEL == 0)
    df6a:	d502      	bpl.n	df72 <am_hal_pwrctrl_low_power_init+0x12>
            AM_BFW(MCUCTRL, BLEBUCK2,  BLEBUCKTONLOWTRIM, 0xF);
        }
    }
#endif // AM_CMSIS_REGS

    return AM_HAL_STATUS_SUCCESS;
    df6c:	2000      	movs	r0, #0
}
    df6e:	b003      	add	sp, #12
    df70:	bd30      	pop	{r4, r5, pc}
        MCUCTRL->FEATUREENABLE = MCUCTRL_FEATUREENABLE_BLEREQ_Msk;
    df72:	4d18      	ldr	r5, [pc, #96]	; (dfd4 <am_hal_pwrctrl_low_power_init+0x74>)
        ui32Status = am_hal_flash_delay_status_check(10000,
    df74:	4918      	ldr	r1, [pc, #96]	; (dfd8 <am_hal_pwrctrl_low_power_init+0x78>)
        MCUCTRL->FEATUREENABLE = MCUCTRL_FEATUREENABLE_BLEREQ_Msk;
    df76:	2001      	movs	r0, #1
        ui32Status = am_hal_flash_delay_status_check(10000,
    df78:	2307      	movs	r3, #7
        MCUCTRL->FEATUREENABLE = MCUCTRL_FEATUREENABLE_BLEREQ_Msk;
    df7a:	61a8      	str	r0, [r5, #24]
        ui32Status = am_hal_flash_delay_status_check(10000,
    df7c:	461a      	mov	r2, r3
    df7e:	9000      	str	r0, [sp, #0]
    df80:	f242 7010 	movw	r0, #10000	; 0x2710
    df84:	f7ff fbec 	bl	d760 <am_hal_flash_delay_status_check>
        if (AM_HAL_STATUS_SUCCESS != ui32Status)
    df88:	b110      	cbz	r0, df90 <am_hal_pwrctrl_low_power_init+0x30>
            return AM_HAL_STATUS_TIMEOUT;
    df8a:	2004      	movs	r0, #4
}
    df8c:	b003      	add	sp, #12
    df8e:	bd30      	pop	{r4, r5, pc}
        PWRCTRL->SUPPLYSRC |= _VAL2FLD(PWRCTRL_SUPPLYSRC_BLEBUCKEN,
    df90:	6821      	ldr	r1, [r4, #0]
    df92:	f041 0201 	orr.w	r2, r1, #1
    df96:	6022      	str	r2, [r4, #0]
        PWRCTRL->MISC |= _VAL2FLD(PWRCTRL_MISC_MEMVRLPBLE,
    df98:	6a63      	ldr	r3, [r4, #36]	; 0x24
    df9a:	f043 0140 	orr.w	r1, r3, #64	; 0x40
    df9e:	6261      	str	r1, [r4, #36]	; 0x24
        if ( APOLLO3_A0 )
    dfa0:	68ec      	ldr	r4, [r5, #12]
    dfa2:	b2e2      	uxtb	r2, r4
    dfa4:	2a11      	cmp	r2, #17
    dfa6:	d1e1      	bne.n	df6c <am_hal_pwrctrl_low_power_init+0xc>
            MCUCTRL->SIMOBUCK4_b.SIMOBUCKCLKDIVSEL = 0x0;
    dfa8:	f8d5 335c 	ldr.w	r3, [r5, #860]	; 0x35c
    dfac:	f360 5356 	bfi	r3, r0, #21, #2
    dfb0:	f8c5 335c 	str.w	r3, [r5, #860]	; 0x35c
            MCUCTRL->BLEBUCK2_b.BLEBUCKTONHITRIM   = 0xF;
    dfb4:	f8d5 1368 	ldr.w	r1, [r5, #872]	; 0x368
    dfb8:	240f      	movs	r4, #15
    dfba:	f364 118b 	bfi	r1, r4, #6, #6
    dfbe:	f8c5 1368 	str.w	r1, [r5, #872]	; 0x368
            MCUCTRL->BLEBUCK2_b.BLEBUCKTONLOWTRIM  = 0xF;
    dfc2:	f8d5 2368 	ldr.w	r2, [r5, #872]	; 0x368
    dfc6:	f364 0205 	bfi	r2, r4, #0, #6
    dfca:	f8c5 2368 	str.w	r2, [r5, #872]	; 0x368
    dfce:	e7ce      	b.n	df6e <am_hal_pwrctrl_low_power_init+0xe>
    dfd0:	40021000 	.word	0x40021000
    dfd4:	40020000 	.word	0x40020000
    dfd8:	40020018 	.word	0x40020018

0000dfdc <am_hal_rtc_osc_select>:
#if AM_CMSIS_REGS
#if 1//USE_CLKGEN
    if ( ui32OSC == AM_HAL_RTC_OSC_LFRC )
    {
        // Set bit to 1 for LFRC
        CLKGEN->OCTRL |= CLKGEN_OCTRL_OSEL_Msk;
    dfdc:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    if ( ui32OSC == AM_HAL_RTC_OSC_LFRC )
    dfe0:	2801      	cmp	r0, #1
        CLKGEN->OCTRL |= CLKGEN_OCTRL_OSEL_Msk;
    dfe2:	68d3      	ldr	r3, [r2, #12]
    dfe4:	bf0c      	ite	eq
    dfe6:	f043 0380 	orreq.w	r3, r3, #128	; 0x80
    }
    else
    {
        // Clear bit to 0 for XTAL
        CLKGEN->OCTRL &= ~CLKGEN_OCTRL_OSEL_Msk;
    dfea:	f023 0380 	bicne.w	r3, r3, #128	; 0x80
    dfee:	60d3      	str	r3, [r2, #12]
    dff0:	4770      	bx	lr
    dff2:	bf00      	nop

0000dff4 <am_hal_rtc_osc_disable>:
    //
#if AM_CMSIS_REGS
#if USE_CLKGEN
    CLKGEN->RTCCTL_b.RSTOP = 1;
#else
    RTC->RTCCTL_b.RSTOP = 1;
    dff4:	4a03      	ldr	r2, [pc, #12]	; (e004 <am_hal_rtc_osc_disable+0x10>)
    dff6:	f892 3050 	ldrb.w	r3, [r2, #80]	; 0x50
    dffa:	f043 0010 	orr.w	r0, r3, #16
    dffe:	f882 0050 	strb.w	r0, [r2, #80]	; 0x50
    e002:	4770      	bx	lr
    e004:	40004200 	.word	0x40004200

0000e008 <am_hal_security_get_info>:
{
    uint32_t flash0;
    uint32_t flash4;
    uint32_t i;
    bool     bSbl;
    if (!pSecInfo)
    e008:	b1a0      	cbz	r0, e034 <am_hal_security_get_info+0x2c>
    {
        return AM_HAL_STATUS_INVALID_ARG;
    }

    pSecInfo->info0Version = AM_REGVAL(0x50020040);
    e00a:	4b0b      	ldr	r3, [pc, #44]	; (e038 <am_hal_security_get_info+0x30>)
#if AM_CMSIS_REGS
    pSecInfo->bInfo0Valid = MCUCTRL->SHADOWVALID_b.INFO0_VALID;
    e00c:	4a0b      	ldr	r2, [pc, #44]	; (e03c <am_hal_security_get_info+0x34>)
    pSecInfo->info0Version = AM_REGVAL(0x50020040);
    e00e:	6819      	ldr	r1, [r3, #0]
    e010:	6041      	str	r1, [r0, #4]
    pSecInfo->bInfo0Valid = MCUCTRL->SHADOWVALID_b.INFO0_VALID;
    e012:	f8d2 31a4 	ldr.w	r3, [r2, #420]	; 0x1a4
    e016:	f3c3 0180 	ubfx	r1, r3, #2, #1
    e01a:	7001      	strb	r1, [r0, #0]
    bSbl = MCUCTRL->BOOTLOADER_b.SECBOOTFEATURE;
    e01c:	f8d2 01a0 	ldr.w	r0, [r2, #416]	; 0x1a0
#else
    pSecInfo->bInfo0Valid = AM_BFR(MCUCTRL, SHADOWVALID, INFO0_VALID);
    bSbl = AM_BFR(MCUCTRL, BOOTLOADER, SECBOOTFEATURE);
#endif

    if (bSbl)
    e020:	f010 6f40 	tst.w	r0, #201326592	; 0xc000000
    e024:	d004      	beq.n	e030 <am_hal_security_get_info+0x28>
    {
        // Check if we're running pre-SBLv2
        flash0 = AM_REGVAL(AM_HAL_SBL_ADDRESS);
    e026:	f04f 0c00 	mov.w	ip, #0
    e02a:	f8dc 3000 	ldr.w	r3, [ip]
    e02e:	deff      	udf	#255	; 0xff
            pSecInfo->sblVersionAddInfo = sblVersion >> 15;
        }
    }
    else
    {
        return AM_HAL_STATUS_FAIL;
    e030:	2001      	movs	r0, #1
    }
    return AM_HAL_STATUS_SUCCESS;
}
    e032:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_ARG;
    e034:	2006      	movs	r0, #6
    e036:	4770      	bx	lr
    e038:	50020040 	.word	0x50020040
    e03c:	40020000 	.word	0x40020000

0000e040 <am_hal_sysctrl_sleep>:
//! @return None.
//
//*****************************************************************************
void
am_hal_sysctrl_sleep(bool bSleepDeep)
{
    e040:	b510      	push	{r4, lr}
    e042:	b082      	sub	sp, #8
    e044:	4604      	mov	r4, r0
    //
    // Disable interrupts and save the previous interrupt state.
    //
    AM_CRITICAL_BEGIN
    e046:	f7ff fe41 	bl	dccc <am_hal_interrupt_master_disable>
    e04a:	9001      	str	r0, [sp, #4]
#if AM_CMSIS_REGS
    //
    // If the user selected DEEPSLEEP and the TPIU is off, attempt to enter
    // DEEP SLEEP.
    //
    if ( (bSleepDeep == AM_HAL_SYSCTRL_SLEEP_DEEP)    &&
    e04c:	b124      	cbz	r4, e058 <am_hal_sysctrl_sleep+0x18>
         (MCUCTRL->TPIUCTRL_b.ENABLE == MCUCTRL_TPIUCTRL_ENABLE_DIS) )
    e04e:	4b0c      	ldr	r3, [pc, #48]	; (e080 <am_hal_sysctrl_sleep+0x40>)
    e050:	f8d3 0250 	ldr.w	r0, [r3, #592]	; 0x250
    if ( (bSleepDeep == AM_HAL_SYSCTRL_SLEEP_DEEP)    &&
    e054:	07c3      	lsls	r3, r0, #31
    e056:	d50a      	bpl.n	e06e <am_hal_sysctrl_sleep+0x2e>
    else
    {
        //
        // Prepare the core for normal sleep (write 0 to the DEEPSLEEP bit).
        //
        SCB->SCR &= ~_VAL2FLD(SCB_SCR_SLEEPDEEP, 1);
    e058:	4a0a      	ldr	r2, [pc, #40]	; (e084 <am_hal_sysctrl_sleep+0x44>)
    e05a:	6911      	ldr	r1, [r2, #16]
    e05c:	f021 0404 	bic.w	r4, r1, #4
    e060:	6114      	str	r4, [r2, #16]

        //
        // Go to sleep.
        //
        __WFI();
    e062:	bf30      	wfi
#endif // AM_CMSIS_REGS

    //
    // Restore the interrupt state.
    //
    AM_CRITICAL_END
    e064:	9801      	ldr	r0, [sp, #4]
    e066:	f7ff fe35 	bl	dcd4 <am_hal_interrupt_master_set>
}
    e06a:	b002      	add	sp, #8
    e06c:	bd10      	pop	{r4, pc}
        SCB->SCR = _VAL2FLD(SCB_SCR_SLEEPDEEP, 1);
    e06e:	4b05      	ldr	r3, [pc, #20]	; (e084 <am_hal_sysctrl_sleep+0x44>)
    e070:	2004      	movs	r0, #4
    e072:	6118      	str	r0, [r3, #16]
        __WFI();
    e074:	bf30      	wfi
    AM_CRITICAL_END
    e076:	9801      	ldr	r0, [sp, #4]
    e078:	f7ff fe2c 	bl	dcd4 <am_hal_interrupt_master_set>
}
    e07c:	b002      	add	sp, #8
    e07e:	bd10      	pop	{r4, pc}
    e080:	40020000 	.word	0x40020000
    e084:	e000ed00 	.word	0xe000ed00

0000e088 <am_hal_uart_initialize>:
am_hal_uart_initialize(uint32_t ui32Module, void **ppHandle)
{
    //
    // Check that the request module is in range.
    //
    if (ui32Module >= AM_REG_UART_NUM_MODULES )
    e088:	2801      	cmp	r0, #1
    e08a:	d901      	bls.n	e090 <am_hal_uart_initialize+0x8>
    {
        return AM_HAL_STATUS_OUT_OF_RANGE;
    e08c:	2005      	movs	r0, #5
    e08e:	4770      	bx	lr
    }

    //
    // Check for valid arguements.
    //
    if (!ppHandle)
    e090:	b169      	cbz	r1, e0ae <am_hal_uart_initialize+0x26>
{
    e092:	b5f0      	push	{r4, r5, r6, r7, lr}
    }

    //
    // Check if the handle is unallocated.
    //
    if (g_am_hal_uart_states[ui32Module].prefix.s.bInit)
    e094:	2264      	movs	r2, #100	; 0x64
    e096:	4e0e      	ldr	r6, [pc, #56]	; (e0d0 <am_hal_uart_initialize+0x48>)
    e098:	fb02 f200 	mul.w	r2, r2, r0
    e09c:	18b4      	adds	r4, r6, r2
    e09e:	4603      	mov	r3, r0
    e0a0:	78e0      	ldrb	r0, [r4, #3]
    e0a2:	f3c0 0700 	ubfx	r7, r0, #0, #1
    e0a6:	b2fd      	uxtb	r5, r7
    e0a8:	b11d      	cbz	r5, e0b2 <am_hal_uart_initialize+0x2a>
    {
        return AM_HAL_STATUS_INVALID_OPERATION;
    e0aa:	2007      	movs	r0, #7

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
} // am_hal_uart_initialize()
    e0ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return AM_HAL_STATUS_INVALID_ARG;
    e0ae:	2006      	movs	r0, #6
    e0b0:	4770      	bx	lr
    g_am_hal_uart_states[ui32Module].prefix.s.bInit = true;
    e0b2:	f040 0001 	orr.w	r0, r0, #1
    e0b6:	70e0      	strb	r0, [r4, #3]
    g_am_hal_uart_states[ui32Module].prefix.s.magic = AM_HAL_MAGIC_UART;
    e0b8:	58b0      	ldr	r0, [r6, r2]
    e0ba:	f8df e018 	ldr.w	lr, [pc, #24]	; e0d4 <am_hal_uart_initialize+0x4c>
    e0be:	f36e 0017 	bfi	r0, lr, #0, #24
    e0c2:	50b0      	str	r0, [r6, r2]
    g_am_hal_uart_states[ui32Module].ui32Module = ui32Module;
    e0c4:	6263      	str	r3, [r4, #36]	; 0x24
    g_am_hal_uart_states[ui32Module].sRegState.bValid = false;
    e0c6:	7127      	strb	r7, [r4, #4]
    g_am_hal_uart_states[ui32Module].ui32BaudRate = 0;
    e0c8:	6625      	str	r5, [r4, #96]	; 0x60
    return AM_HAL_STATUS_SUCCESS;
    e0ca:	4628      	mov	r0, r5
    *ppHandle = (void *)&g_am_hal_uart_states[ui32Module];
    e0cc:	600c      	str	r4, [r1, #0]
    return AM_HAL_STATUS_SUCCESS;
    e0ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e0d0:	1000123c 	.word	0x1000123c
    e0d4:	00ea9e06 	.word	0x00ea9e06

0000e0d8 <am_hal_uart_power_control>:
//*****************************************************************************
uint32_t
am_hal_uart_power_control(void *pHandle,
                          am_hal_sysctrl_power_state_e ePowerState,
                          bool bRetainState)
{
    e0d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
                                                 ui32Module));

    //
    // Check to make sure this is a valid handle.
    //
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e0dc:	6804      	ldr	r4, [r0, #0]
    e0de:	4b36      	ldr	r3, [pc, #216]	; (e1b8 <am_hal_uart_power_control+0xe0>)
    e0e0:	f024 447e 	bic.w	r4, r4, #4261412864	; 0xfe000000
    e0e4:	429c      	cmp	r4, r3
{
    e0e6:	b084      	sub	sp, #16
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e0e8:	d003      	beq.n	e0f2 <am_hal_uart_power_control+0x1a>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    e0ea:	2002      	movs	r0, #2

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
} // am_hal_uart_power_control()
    e0ec:	b004      	add	sp, #16
    e0ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    uint32_t ui32Module = pState->ui32Module;
    e0f2:	6a47      	ldr	r7, [r0, #36]	; 0x24
    e0f4:	4605      	mov	r5, r0
    am_hal_pwrctrl_periph_e eUARTPowerModule = ((am_hal_pwrctrl_periph_e)
    e0f6:	f107 0008 	add.w	r0, r7, #8
    e0fa:	460e      	mov	r6, r1
    e0fc:	fa5f f880 	uxtb.w	r8, r0
    switch (ePowerState)
    e100:	b181      	cbz	r1, e124 <am_hal_uart_power_control+0x4c>
    e102:	2902      	cmp	r1, #2
    e104:	d80c      	bhi.n	e120 <am_hal_uart_power_control+0x48>
            if (bRetainState)
    e106:	b992      	cbnz	r2, e12e <am_hal_uart_power_control+0x56>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    }

#if AM_CMSIS_REGS
    UARTn(ui32Module)->IEC = ui32IntMask;
    e108:	f507 2480 	add.w	r4, r7, #262144	; 0x40000
    e10c:	341c      	adds	r4, #28
    e10e:	0325      	lsls	r5, r4, #12
    e110:	f04f 31ff 	mov.w	r1, #4294967295
    e114:	6469      	str	r1, [r5, #68]	; 0x44
            am_hal_pwrctrl_periph_disable(eUARTPowerModule);
    e116:	4640      	mov	r0, r8
    e118:	f7ff fef6 	bl	df08 <am_hal_pwrctrl_periph_disable>
    return AM_HAL_STATUS_SUCCESS;
    e11c:	2000      	movs	r0, #0
            break;
    e11e:	e7e5      	b.n	e0ec <am_hal_uart_power_control+0x14>
            return AM_HAL_STATUS_INVALID_ARG;
    e120:	2006      	movs	r0, #6
    e122:	e7e3      	b.n	e0ec <am_hal_uart_power_control+0x14>
            if (bRetainState && !pState->sRegState.bValid)
    e124:	b322      	cbz	r2, e170 <am_hal_uart_power_control+0x98>
    e126:	792a      	ldrb	r2, [r5, #4]
    e128:	bb42      	cbnz	r2, e17c <am_hal_uart_power_control+0xa4>
                return AM_HAL_STATUS_INVALID_OPERATION;
    e12a:	2007      	movs	r0, #7
    e12c:	e7de      	b.n	e0ec <am_hal_uart_power_control+0x14>
                AM_CRITICAL_BEGIN
    e12e:	f7ff fdcd 	bl	dccc <am_hal_interrupt_master_disable>
                pState->sRegState.regILPR = UARTn(ui32Module)->ILPR;
    e132:	f507 2180 	add.w	r1, r7, #262144	; 0x40000
    e136:	311c      	adds	r1, #28
    e138:	030f      	lsls	r7, r1, #12
                AM_CRITICAL_BEGIN
    e13a:	9003      	str	r0, [sp, #12]
                pState->sRegState.regILPR = UARTn(ui32Module)->ILPR;
    e13c:	6a3a      	ldr	r2, [r7, #32]
    e13e:	60aa      	str	r2, [r5, #8]
                pState->sRegState.regIBRD = UARTn(ui32Module)->IBRD;
    e140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    e142:	60eb      	str	r3, [r5, #12]
                pState->sRegState.regFBRD = UARTn(ui32Module)->FBRD;
    e144:	6abe      	ldr	r6, [r7, #40]	; 0x28
    e146:	612e      	str	r6, [r5, #16]
                pState->sRegState.regLCRH = UARTn(ui32Module)->LCRH;
    e148:	6af8      	ldr	r0, [r7, #44]	; 0x2c
    e14a:	6168      	str	r0, [r5, #20]
                pState->sRegState.regCR   = UARTn(ui32Module)->CR;
    e14c:	6b39      	ldr	r1, [r7, #48]	; 0x30
    e14e:	61a9      	str	r1, [r5, #24]
                pState->sRegState.regIFLS = UARTn(ui32Module)->IFLS;
    e150:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    e152:	61ea      	str	r2, [r5, #28]
                pState->sRegState.regIER  = UARTn(ui32Module)->IER;
    e154:	6bbf      	ldr	r7, [r7, #56]	; 0x38
    e156:	622f      	str	r7, [r5, #32]
                pState->sRegState.bValid = true;
    e158:	2301      	movs	r3, #1
                AM_CRITICAL_END
    e15a:	9803      	ldr	r0, [sp, #12]
                pState->sRegState.bValid = true;
    e15c:	712b      	strb	r3, [r5, #4]
                AM_CRITICAL_END
    e15e:	f7ff fdb9 	bl	dcd4 <am_hal_interrupt_master_set>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e162:	682e      	ldr	r6, [r5, #0]
    e164:	f026 407e 	bic.w	r0, r6, #4261412864	; 0xfe000000
    e168:	42a0      	cmp	r0, r4
    e16a:	d1d4      	bne.n	e116 <am_hal_uart_power_control+0x3e>
    uint32_t ui32Module = pState->ui32Module;
    e16c:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    e16e:	e7cb      	b.n	e108 <am_hal_uart_power_control+0x30>
            am_hal_pwrctrl_periph_enable(eUARTPowerModule);
    e170:	4640      	mov	r0, r8
    e172:	9201      	str	r2, [sp, #4]
    e174:	f7ff fe9e 	bl	deb4 <am_hal_pwrctrl_periph_enable>
    return AM_HAL_STATUS_SUCCESS;
    e178:	9801      	ldr	r0, [sp, #4]
    e17a:	e7b7      	b.n	e0ec <am_hal_uart_power_control+0x14>
            am_hal_pwrctrl_periph_enable(eUARTPowerModule);
    e17c:	4640      	mov	r0, r8
    e17e:	f7ff fe99 	bl	deb4 <am_hal_pwrctrl_periph_enable>
                AM_CRITICAL_BEGIN
    e182:	f7ff fda3 	bl	dccc <am_hal_interrupt_master_disable>
                UARTn(ui32Module)->ILPR = pState->sRegState.regILPR;
    e186:	f507 2380 	add.w	r3, r7, #262144	; 0x40000
    e18a:	331c      	adds	r3, #28
    e18c:	031f      	lsls	r7, r3, #12
    e18e:	68ac      	ldr	r4, [r5, #8]
                AM_CRITICAL_BEGIN
    e190:	9002      	str	r0, [sp, #8]
                UARTn(ui32Module)->ILPR = pState->sRegState.regILPR;
    e192:	623c      	str	r4, [r7, #32]
                UARTn(ui32Module)->IBRD = pState->sRegState.regIBRD;
    e194:	68e9      	ldr	r1, [r5, #12]
    e196:	6279      	str	r1, [r7, #36]	; 0x24
                UARTn(ui32Module)->FBRD = pState->sRegState.regFBRD;
    e198:	6928      	ldr	r0, [r5, #16]
    e19a:	62b8      	str	r0, [r7, #40]	; 0x28
                UARTn(ui32Module)->LCRH = pState->sRegState.regLCRH;
    e19c:	696a      	ldr	r2, [r5, #20]
    e19e:	62fa      	str	r2, [r7, #44]	; 0x2c
                UARTn(ui32Module)->CR   = pState->sRegState.regCR;
    e1a0:	69ab      	ldr	r3, [r5, #24]
    e1a2:	633b      	str	r3, [r7, #48]	; 0x30
                UARTn(ui32Module)->IFLS = pState->sRegState.regIFLS;
    e1a4:	69ec      	ldr	r4, [r5, #28]
    e1a6:	637c      	str	r4, [r7, #52]	; 0x34
                UARTn(ui32Module)->IER  = pState->sRegState.regIER;
    e1a8:	6a29      	ldr	r1, [r5, #32]
    e1aa:	63b9      	str	r1, [r7, #56]	; 0x38
                AM_CRITICAL_END
    e1ac:	9802      	ldr	r0, [sp, #8]
                pState->sRegState.bValid = false;
    e1ae:	712e      	strb	r6, [r5, #4]
                AM_CRITICAL_END
    e1b0:	f7ff fd90 	bl	dcd4 <am_hal_interrupt_master_set>
    return AM_HAL_STATUS_SUCCESS;
    e1b4:	4630      	mov	r0, r6
    e1b6:	e799      	b.n	e0ec <am_hal_uart_power_control+0x14>
    e1b8:	01ea9e06 	.word	0x01ea9e06

0000e1bc <am_hal_uart_configure>:
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e1bc:	6803      	ldr	r3, [r0, #0]
    e1be:	4a69      	ldr	r2, [pc, #420]	; (e364 <am_hal_uart_configure+0x1a8>)
    e1c0:	f023 4c7e 	bic.w	ip, r3, #4261412864	; 0xfe000000
    e1c4:	4594      	cmp	ip, r2
    e1c6:	d001      	beq.n	e1cc <am_hal_uart_configure+0x10>
        return AM_HAL_STATUS_INVALID_HANDLE;
    e1c8:	2002      	movs	r0, #2
    e1ca:	4770      	bx	lr
{
    e1cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    uint32_t ui32Module = pState->ui32Module;
    e1d0:	6a46      	ldr	r6, [r0, #36]	; 0x24
{
    e1d2:	b084      	sub	sp, #16
    e1d4:	460d      	mov	r5, r1
    e1d6:	4604      	mov	r4, r0
    AM_CRITICAL_BEGIN
    e1d8:	f7ff fd78 	bl	dccc <am_hal_interrupt_master_disable>
    UARTn(ui32Module)->CR |= UART0_CR_CLKEN_Msk;
    e1dc:	f506 2180 	add.w	r1, r6, #262144	; 0x40000
    e1e0:	311c      	adds	r1, #28
    e1e2:	030f      	lsls	r7, r1, #12
    AM_CRITICAL_BEGIN
    e1e4:	9001      	str	r0, [sp, #4]
    UARTn(ui32Module)->CR |= UART0_CR_CLKEN_Msk;
    e1e6:	6b38      	ldr	r0, [r7, #48]	; 0x30
    e1e8:	f040 0208 	orr.w	r2, r0, #8
    e1ec:	633a      	str	r2, [r7, #48]	; 0x30
    UARTn(ui32Module)->CR |= _VAL2FLD(UART0_CR_CLKSEL, UART0_CR_CLKSEL_24MHZ);
    e1ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    e1f0:	f043 0610 	orr.w	r6, r3, #16
    e1f4:	633e      	str	r6, [r7, #48]	; 0x30
    AM_CRITICAL_END
    e1f6:	9801      	ldr	r0, [sp, #4]
    e1f8:	f7ff fd6c 	bl	dcd4 <am_hal_interrupt_master_set>
    AM_CRITICAL_BEGIN
    e1fc:	f7ff fd66 	bl	dccc <am_hal_interrupt_master_disable>
    e200:	9002      	str	r0, [sp, #8]
    UARTn(ui32Module)->CR &=
    e202:	6b39      	ldr	r1, [r7, #48]	; 0x30
    e204:	f421 7040 	bic.w	r0, r1, #768	; 0x300
    e208:	f020 0201 	bic.w	r2, r0, #1
    e20c:	633a      	str	r2, [r7, #48]	; 0x30
    AM_CRITICAL_END
    e20e:	9802      	ldr	r0, [sp, #8]
    e210:	f7ff fd60 	bl	dcd4 <am_hal_interrupt_master_set>
    switch( UARTn(ui32Module)->CR_b.CLKSEL )
    e214:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    e216:	f3c3 1802 	ubfx	r8, r3, #4, #3
    e21a:	f108 36ff 	add.w	r6, r8, #4294967295
    e21e:	2e03      	cmp	r6, #3
    e220:	d846      	bhi.n	e2b0 <am_hal_uart_configure+0xf4>
    e222:	e8df f006 	tbb	[pc, r6]
    e226:	020e      	.short	0x020e
    e228:	1114      	.short	0x1114
    e22a:	494f      	ldr	r1, [pc, #316]	; (e368 <am_hal_uart_configure+0x1ac>)
            ui32UartClkFreq = 12000000;
    e22c:	484f      	ldr	r0, [pc, #316]	; (e36c <am_hal_uart_configure+0x1b0>)
    ui32BaudClk = BAUDCLK * ui32DesiredBaudrate;
    e22e:	682a      	ldr	r2, [r5, #0]
    e230:	0116      	lsls	r6, r2, #4
    ui32IntegerDivisor = (uint32_t)(ui32UartClkFreq / ui32BaudClk);
    e232:	fbb0 f3f6 	udiv	r3, r0, r6
    if (ui32IntegerDivisor == 0)
    e236:	b96b      	cbnz	r3, e254 <am_hal_uart_configure+0x98>
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
    e238:	484d      	ldr	r0, [pc, #308]	; (e370 <am_hal_uart_configure+0x1b4>)
        *pui32ActualBaud = 0;
    e23a:	6623      	str	r3, [r4, #96]	; 0x60
} // am_hal_uart_configure()
    e23c:	b004      	add	sp, #16
    e23e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    switch( UARTn(ui32Module)->CR_b.CLKSEL )
    e242:	494c      	ldr	r1, [pc, #304]	; (e374 <am_hal_uart_configure+0x1b8>)
            ui32UartClkFreq = 24000000;
    e244:	484c      	ldr	r0, [pc, #304]	; (e378 <am_hal_uart_configure+0x1bc>)
    e246:	e7f2      	b.n	e22e <am_hal_uart_configure+0x72>
    e248:	494c      	ldr	r1, [pc, #304]	; (e37c <am_hal_uart_configure+0x1c0>)
            ui32UartClkFreq = 3000000;
    e24a:	484d      	ldr	r0, [pc, #308]	; (e380 <am_hal_uart_configure+0x1c4>)
    e24c:	e7ef      	b.n	e22e <am_hal_uart_configure+0x72>
    switch( UARTn(ui32Module)->CR_b.CLKSEL )
    e24e:	494d      	ldr	r1, [pc, #308]	; (e384 <am_hal_uart_configure+0x1c8>)
            ui32UartClkFreq = 6000000;
    e250:	484d      	ldr	r0, [pc, #308]	; (e388 <am_hal_uart_configure+0x1cc>)
    e252:	e7ec      	b.n	e22e <am_hal_uart_configure+0x72>
    ui64IntermediateLong = (ui32UartClkFreq * 64) / ui32BaudClk;
    e254:	fbb1 f1f6 	udiv	r1, r1, r6
    e258:	eba1 1283 	sub.w	r2, r1, r3, lsl #6
    UARTn(ui32Module)->IBRD = ui32IntegerDivisor;
    e25c:	627b      	str	r3, [r7, #36]	; 0x24
    *pui32ActualBaud = (ui32UartClkFreq / ((BAUDCLK * ui32IntegerDivisor) + ui32FractionDivisor));
    e25e:	eb02 1603 	add.w	r6, r2, r3, lsl #4
    UARTn(ui32Module)->IBRD = ui32IntegerDivisor;
    e262:	627b      	str	r3, [r7, #36]	; 0x24
    *pui32ActualBaud = (ui32UartClkFreq / ((BAUDCLK * ui32IntegerDivisor) + ui32FractionDivisor));
    e264:	fbb0 f0f6 	udiv	r0, r0, r6
    UARTn(ui32Module)->FBRD = ui32FractionDivisor;
    e268:	62ba      	str	r2, [r7, #40]	; 0x28
    *pui32ActualBaud = (ui32UartClkFreq / ((BAUDCLK * ui32IntegerDivisor) + ui32FractionDivisor));
    e26a:	6620      	str	r0, [r4, #96]	; 0x60
    UARTn(ui32Module)->CR   |= psConfig->ui32FlowControl;
    e26c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    e26e:	6929      	ldr	r1, [r5, #16]
    e270:	430b      	orrs	r3, r1
    e272:	633b      	str	r3, [r7, #48]	; 0x30
    UARTn(ui32Module)->IFLS  = psConfig->ui32FifoLevels;
    e274:	696a      	ldr	r2, [r5, #20]
    e276:	637a      	str	r2, [r7, #52]	; 0x34
    UARTn(ui32Module)->LCRH  = (psConfig->ui32DataBits   |
    e278:	686e      	ldr	r6, [r5, #4]
    e27a:	68a8      	ldr	r0, [r5, #8]
                                psConfig->ui32StopBits   |
    e27c:	68e9      	ldr	r1, [r5, #12]
    UARTn(ui32Module)->LCRH  = (psConfig->ui32DataBits   |
    e27e:	4306      	orrs	r6, r0
                                psConfig->ui32StopBits   |
    e280:	f046 0310 	orr.w	r3, r6, #16
    e284:	430b      	orrs	r3, r1
    UARTn(ui32Module)->LCRH  = (psConfig->ui32DataBits   |
    e286:	62fb      	str	r3, [r7, #44]	; 0x2c
    AM_CRITICAL_BEGIN
    e288:	f7ff fd20 	bl	dccc <am_hal_interrupt_master_disable>
    e28c:	9003      	str	r0, [sp, #12]
    UARTn(ui32Module)->CR   |=
    e28e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    e290:	f442 7640 	orr.w	r6, r2, #768	; 0x300
    e294:	f046 0001 	orr.w	r0, r6, #1
    e298:	6338      	str	r0, [r7, #48]	; 0x30
    AM_CRITICAL_END
    e29a:	9803      	ldr	r0, [sp, #12]
    e29c:	f7ff fd1a 	bl	dcd4 <am_hal_interrupt_master_set>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e2a0:	6827      	ldr	r7, [r4, #0]
    e2a2:	4930      	ldr	r1, [pc, #192]	; (e364 <am_hal_uart_configure+0x1a8>)
    e2a4:	f027 467e 	bic.w	r6, r7, #4261412864	; 0xfe000000
    e2a8:	428e      	cmp	r6, r1
    e2aa:	d005      	beq.n	e2b8 <am_hal_uart_configure+0xfc>
    return AM_HAL_STATUS_SUCCESS;
    e2ac:	2000      	movs	r0, #0
    e2ae:	e7c5      	b.n	e23c <am_hal_uart_configure+0x80>
            *pui32ActualBaud = 0;
    e2b0:	2600      	movs	r6, #0
    e2b2:	6626      	str	r6, [r4, #96]	; 0x60
            return AM_HAL_UART_STATUS_CLOCK_NOT_CONFIGURED;
    e2b4:	4835      	ldr	r0, [pc, #212]	; (e38c <am_hal_uart_configure+0x1d0>)
    e2b6:	e7c1      	b.n	e23c <am_hal_uart_configure+0x80>
    buffer_configure(pHandle,
    e2b8:	69a9      	ldr	r1, [r5, #24]
    e2ba:	6a2f      	ldr	r7, [r5, #32]
    e2bc:	f8d5 8024 	ldr.w	r8, [r5, #36]	; 0x24
    if (pui8TxBuffer && ui32TxBufferSize)
    e2c0:	b109      	cbz	r1, e2c6 <am_hal_uart_configure+0x10a>
    buffer_configure(pHandle,
    e2c2:	69eb      	ldr	r3, [r5, #28]
    if (pui8TxBuffer && ui32TxBufferSize)
    e2c4:	b9f3      	cbnz	r3, e304 <am_hal_uart_configure+0x148>
    UARTn(ui32Module)->IER &= ~ui32IntMask;
    e2c6:	6a65      	ldr	r5, [r4, #36]	; 0x24
    e2c8:	f505 2380 	add.w	r3, r5, #262144	; 0x40000
    e2cc:	331c      	adds	r3, #28
    e2ce:	031e      	lsls	r6, r3, #12
        pState->bEnableTxQueue = false;
    e2d0:	f04f 0e00 	mov.w	lr, #0
    e2d4:	f884 e028 	strb.w	lr, [r4, #40]	; 0x28
    UARTn(ui32Module)->IER &= ~ui32IntMask;
    e2d8:	6bb2      	ldr	r2, [r6, #56]	; 0x38
    e2da:	f022 0020 	bic.w	r0, r2, #32
    e2de:	63b0      	str	r0, [r6, #56]	; 0x38
    if (pui8RxBuffer && ui32RxBufferSize)
    e2e0:	b117      	cbz	r7, e2e8 <am_hal_uart_configure+0x12c>
    e2e2:	f1b8 0f00 	cmp.w	r8, #0
    e2e6:	d123      	bne.n	e330 <am_hal_uart_configure+0x174>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e2e8:	6827      	ldr	r7, [r4, #0]
    e2ea:	491e      	ldr	r1, [pc, #120]	; (e364 <am_hal_uart_configure+0x1a8>)
    e2ec:	f027 457e 	bic.w	r5, r7, #4261412864	; 0xfe000000
        pState->bEnableRxQueue = false;
    e2f0:	2000      	movs	r0, #0
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e2f2:	428d      	cmp	r5, r1
        pState->bEnableRxQueue = false;
    e2f4:	f884 0044 	strb.w	r0, [r4, #68]	; 0x44
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e2f8:	d1d8      	bne.n	e2ac <am_hal_uart_configure+0xf0>
    UARTn(ui32Module)->IER &= ~ui32IntMask;
    e2fa:	6bb4      	ldr	r4, [r6, #56]	; 0x38
    e2fc:	f024 0350 	bic.w	r3, r4, #80	; 0x50
    e300:	63b3      	str	r3, [r6, #56]	; 0x38
    e302:	e79b      	b.n	e23c <am_hal_uart_configure+0x80>
        pState->bEnableTxQueue = true;
    e304:	2201      	movs	r2, #1
    e306:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28
        am_hal_queue_init(&pState->sTxQueue, pui8TxBuffer, 1, ui32TxBufferSize);
    e30a:	f104 002c 	add.w	r0, r4, #44	; 0x2c
    e30e:	f000 fe09 	bl	ef24 <am_hal_queue_init>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e312:	6821      	ldr	r1, [r4, #0]
    e314:	f021 457e 	bic.w	r5, r1, #4261412864	; 0xfe000000
    e318:	42b5      	cmp	r5, r6
    e31a:	d1c7      	bne.n	e2ac <am_hal_uart_configure+0xf0>
    UARTn(ui32Module)->IER |= ui32IntMask;
    e31c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    e31e:	f503 2680 	add.w	r6, r3, #262144	; 0x40000
    e322:	361c      	adds	r6, #28
    e324:	0336      	lsls	r6, r6, #12
    e326:	6bb2      	ldr	r2, [r6, #56]	; 0x38
    e328:	f042 0020 	orr.w	r0, r2, #32
    e32c:	63b0      	str	r0, [r6, #56]	; 0x38
    e32e:	e7d7      	b.n	e2e0 <am_hal_uart_configure+0x124>
        pState->bEnableRxQueue = true;
    e330:	2201      	movs	r2, #1
    e332:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
        am_hal_queue_init(&pState->sRxQueue, pui8RxBuffer, 1, ui32RxBufferSize);
    e336:	f104 0048 	add.w	r0, r4, #72	; 0x48
    e33a:	4643      	mov	r3, r8
    e33c:	4639      	mov	r1, r7
    e33e:	f000 fdf1 	bl	ef24 <am_hal_queue_init>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e342:	6826      	ldr	r6, [r4, #0]
    e344:	4a07      	ldr	r2, [pc, #28]	; (e364 <am_hal_uart_configure+0x1a8>)
    e346:	f026 407e 	bic.w	r0, r6, #4261412864	; 0xfe000000
    e34a:	4290      	cmp	r0, r2
    e34c:	d1ae      	bne.n	e2ac <am_hal_uart_configure+0xf0>
    UARTn(ui32Module)->IER |= ui32IntMask;
    e34e:	6a67      	ldr	r7, [r4, #36]	; 0x24
    e350:	f507 2180 	add.w	r1, r7, #262144	; 0x40000
    e354:	311c      	adds	r1, #28
    e356:	030d      	lsls	r5, r1, #12
    return AM_HAL_STATUS_SUCCESS;
    e358:	2000      	movs	r0, #0
    UARTn(ui32Module)->IER |= ui32IntMask;
    e35a:	6bac      	ldr	r4, [r5, #56]	; 0x38
    e35c:	f044 0350 	orr.w	r3, r4, #80	; 0x50
    e360:	63ab      	str	r3, [r5, #56]	; 0x38
    e362:	e76b      	b.n	e23c <am_hal_uart_configure+0x80>
    e364:	01ea9e06 	.word	0x01ea9e06
    e368:	2dc6c000 	.word	0x2dc6c000
    e36c:	00b71b00 	.word	0x00b71b00
    e370:	08000003 	.word	0x08000003
    e374:	5b8d8000 	.word	0x5b8d8000
    e378:	016e3600 	.word	0x016e3600
    e37c:	0b71b000 	.word	0x0b71b000
    e380:	002dc6c0 	.word	0x002dc6c0
    e384:	16e36000 	.word	0x16e36000
    e388:	005b8d80 	.word	0x005b8d80
    e38c:	08000002 	.word	0x08000002

0000e390 <am_hal_uart_transfer>:
{
    e390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if (pTransfer->ui32Direction == AM_HAL_UART_WRITE)
    e394:	680e      	ldr	r6, [r1, #0]
{
    e396:	b091      	sub	sp, #68	; 0x44
    e398:	4680      	mov	r8, r0
    if (pTransfer->ui32Direction == AM_HAL_UART_WRITE)
    e39a:	b14e      	cbz	r6, e3b0 <am_hal_uart_transfer+0x20>
    else if (pTransfer->ui32Direction == AM_HAL_UART_READ)
    e39c:	2e01      	cmp	r6, #1
    return AM_HAL_STATUS_INVALID_OPERATION;
    e39e:	bf18      	it	ne
    e3a0:	f04f 0b07 	movne.w	fp, #7
    else if (pTransfer->ui32Direction == AM_HAL_UART_READ)
    e3a4:	f000 80f6 	beq.w	e594 <am_hal_uart_transfer+0x204>
} // am_hal_uart_transfer()
    e3a8:	4658      	mov	r0, fp
    e3aa:	b011      	add	sp, #68	; 0x44
    e3ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return write_timeout(pHandle,
    e3b0:	f8d1 b00c 	ldr.w	fp, [r1, #12]
    e3b4:	684c      	ldr	r4, [r1, #4]
    e3b6:	9401      	str	r4, [sp, #4]
    e3b8:	688d      	ldr	r5, [r1, #8]
    e3ba:	f8d1 a010 	ldr.w	sl, [r1, #16]
    if (ui32TimeoutMs == 0)
    e3be:	f1bb 0f00 	cmp.w	fp, #0
    e3c2:	f000 8107 	beq.w	e5d4 <am_hal_uart_transfer+0x244>
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    e3c6:	2d00      	cmp	r5, #0
    e3c8:	f000 8393 	beq.w	eaf2 <am_hal_uart_transfer+0x762>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e3cc:	2800      	cmp	r0, #0
    e3ce:	f000 80df 	beq.w	e590 <am_hal_uart_transfer+0x200>
    e3d2:	6807      	ldr	r7, [r0, #0]
    e3d4:	497e      	ldr	r1, [pc, #504]	; (e5d0 <am_hal_uart_transfer+0x240>)
    e3d6:	f027 497e 	bic.w	r9, r7, #4261412864	; 0xfe000000
    e3da:	4589      	cmp	r9, r1
    e3dc:	d00a      	beq.n	e3f4 <am_hal_uart_transfer+0x64>
            if (pui32NumBytesWritten)
    e3de:	f1ba 0f00 	cmp.w	sl, #0
    e3e2:	d001      	beq.n	e3e8 <am_hal_uart_transfer+0x58>
                *pui32NumBytesWritten = i;
    e3e4:	f8ca 6000 	str.w	r6, [sl]
    e3e8:	f04f 0b02 	mov.w	fp, #2
} // am_hal_uart_transfer()
    e3ec:	4658      	mov	r0, fp
    e3ee:	b011      	add	sp, #68	; 0x44
    e3f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    e3f4:	302c      	adds	r0, #44	; 0x2c
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e3f6:	4637      	mov	r7, r6
    e3f8:	4621      	mov	r1, r4
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    e3fa:	9002      	str	r0, [sp, #8]
    if (pState->bEnableTxQueue)
    e3fc:	f898 2028 	ldrb.w	r2, [r8, #40]	; 0x28
    e400:	2a00      	cmp	r2, #0
    e402:	f040 822c 	bne.w	e85e <am_hal_uart_transfer+0x4ce>
    uint32_t ui32Module = pState->ui32Module;
    e406:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
    while (i < ui32NumBytes)
    e40a:	2d00      	cmp	r5, #0
    e40c:	f000 80a1 	beq.w	e552 <am_hal_uart_transfer+0x1c2>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e410:	f503 2480 	add.w	r4, r3, #262144	; 0x40000
    e414:	341c      	adds	r4, #28
    e416:	0322      	lsls	r2, r4, #12
    e418:	6990      	ldr	r0, [r2, #24]
    e41a:	f3c0 1440 	ubfx	r4, r0, #5, #1
    e41e:	2c00      	cmp	r4, #0
    e420:	f040 80a3 	bne.w	e56a <am_hal_uart_transfer+0x1da>
    e424:	1e6b      	subs	r3, r5, #1
    e426:	f013 0e07 	ands.w	lr, r3, #7
    e42a:	f101 3cff 	add.w	ip, r1, #4294967295
    e42e:	d048      	beq.n	e4c2 <am_hal_uart_transfer+0x132>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e430:	780c      	ldrb	r4, [r1, #0]
    e432:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e434:	6993      	ldr	r3, [r2, #24]
    e436:	069b      	lsls	r3, r3, #26
    e438:	468c      	mov	ip, r1
            UARTn(ui32Module)->DR = pui8Data[i++];
    e43a:	f04f 0401 	mov.w	r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e43e:	f100 8085 	bmi.w	e54c <am_hal_uart_transfer+0x1bc>
    e442:	45a6      	cmp	lr, r4
    e444:	d03d      	beq.n	e4c2 <am_hal_uart_transfer+0x132>
    e446:	f1be 0f02 	cmp.w	lr, #2
    e44a:	d032      	beq.n	e4b2 <am_hal_uart_transfer+0x122>
    e44c:	f1be 0f03 	cmp.w	lr, #3
    e450:	d027      	beq.n	e4a2 <am_hal_uart_transfer+0x112>
    e452:	f1be 0f04 	cmp.w	lr, #4
    e456:	d01c      	beq.n	e492 <am_hal_uart_transfer+0x102>
    e458:	f1be 0f05 	cmp.w	lr, #5
    e45c:	d011      	beq.n	e482 <am_hal_uart_transfer+0xf2>
    e45e:	f1be 0f06 	cmp.w	lr, #6
    e462:	d006      	beq.n	e472 <am_hal_uart_transfer+0xe2>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e464:	f81c 1f01 	ldrb.w	r1, [ip, #1]!
    e468:	6011      	str	r1, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e46a:	6990      	ldr	r0, [r2, #24]
    e46c:	0681      	lsls	r1, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e46e:	4424      	add	r4, r4
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e470:	d46c      	bmi.n	e54c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e472:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
    e476:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e478:	6991      	ldr	r1, [r2, #24]
    e47a:	068b      	lsls	r3, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e47c:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e480:	d464      	bmi.n	e54c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e482:	f81c 0f01 	ldrb.w	r0, [ip, #1]!
    e486:	6010      	str	r0, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e488:	6993      	ldr	r3, [r2, #24]
    e48a:	0699      	lsls	r1, r3, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e48c:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e490:	d45c      	bmi.n	e54c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e492:	f81c 1f01 	ldrb.w	r1, [ip, #1]!
    e496:	6011      	str	r1, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e498:	6990      	ldr	r0, [r2, #24]
    e49a:	0683      	lsls	r3, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e49c:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4a0:	d454      	bmi.n	e54c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4a2:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
    e4a6:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4a8:	6991      	ldr	r1, [r2, #24]
    e4aa:	0689      	lsls	r1, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4ac:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4b0:	d44c      	bmi.n	e54c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4b2:	f81c 0f01 	ldrb.w	r0, [ip, #1]!
    e4b6:	6010      	str	r0, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4b8:	6993      	ldr	r3, [r2, #24]
    e4ba:	069b      	lsls	r3, r3, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4bc:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4c0:	d444      	bmi.n	e54c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4c2:	3401      	adds	r4, #1
    e4c4:	f89c 1001 	ldrb.w	r1, [ip, #1]
    e4c8:	6011      	str	r1, [r2, #0]
    while (i < ui32NumBytes)
    e4ca:	42a5      	cmp	r5, r4
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4cc:	4620      	mov	r0, r4
    e4ce:	f10c 0e01 	add.w	lr, ip, #1
    while (i < ui32NumBytes)
    e4d2:	f000 81c2 	beq.w	e85a <am_hal_uart_transfer+0x4ca>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4d6:	6993      	ldr	r3, [r2, #24]
    e4d8:	0699      	lsls	r1, r3, #26
    e4da:	d437      	bmi.n	e54c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4dc:	f89e 1001 	ldrb.w	r1, [lr, #1]
    e4e0:	6011      	str	r1, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4e2:	6993      	ldr	r3, [r2, #24]
    e4e4:	0699      	lsls	r1, r3, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4e6:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4ea:	d42f      	bmi.n	e54c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4ec:	f89c 4003 	ldrb.w	r4, [ip, #3]
    e4f0:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4f2:	6991      	ldr	r1, [r2, #24]
    e4f4:	0689      	lsls	r1, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4f6:	f100 0402 	add.w	r4, r0, #2
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4fa:	d427      	bmi.n	e54c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4fc:	f89c 3004 	ldrb.w	r3, [ip, #4]
    e500:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e502:	6991      	ldr	r1, [r2, #24]
    e504:	0689      	lsls	r1, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e506:	f100 0403 	add.w	r4, r0, #3
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e50a:	d41f      	bmi.n	e54c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e50c:	f89c 4005 	ldrb.w	r4, [ip, #5]
    e510:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e512:	6993      	ldr	r3, [r2, #24]
    e514:	0699      	lsls	r1, r3, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e516:	f100 0404 	add.w	r4, r0, #4
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e51a:	d417      	bmi.n	e54c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e51c:	f89c 1006 	ldrb.w	r1, [ip, #6]
    e520:	6011      	str	r1, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e522:	6993      	ldr	r3, [r2, #24]
    e524:	0699      	lsls	r1, r3, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e526:	f100 0405 	add.w	r4, r0, #5
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e52a:	d40f      	bmi.n	e54c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e52c:	f89c 4007 	ldrb.w	r4, [ip, #7]
    e530:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e532:	6991      	ldr	r1, [r2, #24]
    e534:	0689      	lsls	r1, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e536:	f100 0406 	add.w	r4, r0, #6
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e53a:	d407      	bmi.n	e54c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e53c:	f81c 3f08 	ldrb.w	r3, [ip, #8]!
    e540:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e542:	6991      	ldr	r1, [r2, #24]
    e544:	068b      	lsls	r3, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e546:	f100 0407 	add.w	r4, r0, #7
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e54a:	d5ba      	bpl.n	e4c2 <am_hal_uart_transfer+0x132>
        if (ui32RemainingBytes)
    e54c:	1b2d      	subs	r5, r5, r4
        i += ui32BytesWritten;
    e54e:	4426      	add	r6, r4
        if (ui32RemainingBytes)
    e550:	d10b      	bne.n	e56a <am_hal_uart_transfer+0x1da>
    if (pui32NumBytesWritten)
    e552:	f1ba 0f00 	cmp.w	sl, #0
    e556:	f000 817d 	beq.w	e854 <am_hal_uart_transfer+0x4c4>
    return AM_HAL_STATUS_SUCCESS;
    e55a:	f04f 0b00 	mov.w	fp, #0
} // am_hal_uart_transfer()
    e55e:	4658      	mov	r0, fp
        *pui32NumBytesWritten = i;
    e560:	f8ca 6000 	str.w	r6, [sl]
} // am_hal_uart_transfer()
    e564:	b011      	add	sp, #68	; 0x44
    e566:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            am_hal_flash_delay(FLASH_CYCLES_US(1));
    e56a:	2001      	movs	r0, #1
    e56c:	f7ff f8f4 	bl	d758 <am_hal_flash_delay>
            if (ui32TimeoutMs != AM_HAL_UART_WAIT_FOREVER)
    e570:	f1bb 3fff 	cmp.w	fp, #4294967295
                ui32TimeSpent++;
    e574:	bf18      	it	ne
    e576:	3701      	addne	r7, #1
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    e578:	45bb      	cmp	fp, r7
    e57a:	d9ea      	bls.n	e552 <am_hal_uart_transfer+0x1c2>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e57c:	f8d8 4000 	ldr.w	r4, [r8]
        ui32Status = write_nonblocking(pHandle, &pui8Data[i],
    e580:	9901      	ldr	r1, [sp, #4]
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e582:	f024 407e 	bic.w	r0, r4, #4261412864	; 0xfe000000
    e586:	4548      	cmp	r0, r9
        ui32Status = write_nonblocking(pHandle, &pui8Data[i],
    e588:	4431      	add	r1, r6
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e58a:	f47f af28 	bne.w	e3de <am_hal_uart_transfer+0x4e>
    e58e:	e735      	b.n	e3fc <am_hal_uart_transfer+0x6c>
    e590:	4606      	mov	r6, r0
    e592:	e724      	b.n	e3de <am_hal_uart_transfer+0x4e>
        return read_timeout(pHandle,
    e594:	684b      	ldr	r3, [r1, #4]
    e596:	f8d1 b00c 	ldr.w	fp, [r1, #12]
    e59a:	688c      	ldr	r4, [r1, #8]
    e59c:	690f      	ldr	r7, [r1, #16]
    e59e:	4699      	mov	r9, r3
    if (ui32TimeoutMs == 0)
    e5a0:	f1bb 0f00 	cmp.w	fp, #0
    e5a4:	f000 80c9 	beq.w	e73a <am_hal_uart_transfer+0x3aa>
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    e5a8:	2c00      	cmp	r4, #0
    e5aa:	f000 8150 	beq.w	e84e <am_hal_uart_transfer+0x4be>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e5ae:	b130      	cbz	r0, e5be <am_hal_uart_transfer+0x22e>
    e5b0:	6800      	ldr	r0, [r0, #0]
    e5b2:	4a07      	ldr	r2, [pc, #28]	; (e5d0 <am_hal_uart_transfer+0x240>)
    e5b4:	f020 417e 	bic.w	r1, r0, #4261412864	; 0xfe000000
    e5b8:	4291      	cmp	r1, r2
    e5ba:	f000 8186 	beq.w	e8ca <am_hal_uart_transfer+0x53a>
    e5be:	2500      	movs	r5, #0
        return AM_HAL_STATUS_INVALID_HANDLE;
    e5c0:	f04f 0b02 	mov.w	fp, #2
            if (pui32NumBytesRead)
    e5c4:	2f00      	cmp	r7, #0
    e5c6:	f43f aeef 	beq.w	e3a8 <am_hal_uart_transfer+0x18>
                *pui32NumBytesRead = i;
    e5ca:	603d      	str	r5, [r7, #0]
    e5cc:	e6ec      	b.n	e3a8 <am_hal_uart_transfer+0x18>
    e5ce:	bf00      	nop
    e5d0:	01ea9e06 	.word	0x01ea9e06
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e5d4:	2800      	cmp	r0, #0
    e5d6:	f43f af07 	beq.w	e3e8 <am_hal_uart_transfer+0x58>
    e5da:	6807      	ldr	r7, [r0, #0]
    e5dc:	4cac      	ldr	r4, [pc, #688]	; (e890 <am_hal_uart_transfer+0x500>)
    e5de:	f027 437e 	bic.w	r3, r7, #4261412864	; 0xfe000000
    e5e2:	42a3      	cmp	r3, r4
    e5e4:	f47f af00 	bne.w	e3e8 <am_hal_uart_transfer+0x58>
    if (pui32NumBytesWritten)
    e5e8:	f1ba 0f00 	cmp.w	sl, #0
    e5ec:	d001      	beq.n	e5f2 <am_hal_uart_transfer+0x262>
        *pui32NumBytesWritten = 0;
    e5ee:	f8ca b000 	str.w	fp, [sl]
    if (ui32NumBytes == 0)
    e5f2:	2d00      	cmp	r5, #0
    e5f4:	f000 812e 	beq.w	e854 <am_hal_uart_transfer+0x4c4>
    if (pState->bEnableTxQueue)
    e5f8:	f898 4028 	ldrb.w	r4, [r8, #40]	; 0x28
    e5fc:	2c00      	cmp	r4, #0
    e5fe:	f040 8290 	bne.w	eb22 <am_hal_uart_transfer+0x792>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e602:	f8d8 0024 	ldr.w	r0, [r8, #36]	; 0x24
    e606:	f500 2180 	add.w	r1, r0, #262144	; 0x40000
    e60a:	311c      	adds	r1, #28
    e60c:	030a      	lsls	r2, r1, #12
    e60e:	6996      	ldr	r6, [r2, #24]
    e610:	f3c6 1740 	ubfx	r7, r6, #5, #1
    e614:	2f00      	cmp	r7, #0
    e616:	f040 8089 	bne.w	e72c <am_hal_uart_transfer+0x39c>
    e61a:	f105 38ff 	add.w	r8, r5, #4294967295
    e61e:	9b01      	ldr	r3, [sp, #4]
    e620:	f018 0007 	ands.w	r0, r8, #7
    e624:	463c      	mov	r4, r7
    e626:	f103 31ff 	add.w	r1, r3, #4294967295
    e62a:	d042      	beq.n	e6b2 <am_hal_uart_transfer+0x322>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e62c:	781e      	ldrb	r6, [r3, #0]
    e62e:	6016      	str	r6, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e630:	6997      	ldr	r7, [r2, #24]
    e632:	4619      	mov	r1, r3
    e634:	06bb      	lsls	r3, r7, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e636:	f04f 0401 	mov.w	r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e63a:	d477      	bmi.n	e72c <am_hal_uart_transfer+0x39c>
    e63c:	42a0      	cmp	r0, r4
    e63e:	d038      	beq.n	e6b2 <am_hal_uart_transfer+0x322>
    e640:	2802      	cmp	r0, #2
    e642:	d02e      	beq.n	e6a2 <am_hal_uart_transfer+0x312>
    e644:	2803      	cmp	r0, #3
    e646:	d024      	beq.n	e692 <am_hal_uart_transfer+0x302>
    e648:	2804      	cmp	r0, #4
    e64a:	d01a      	beq.n	e682 <am_hal_uart_transfer+0x2f2>
    e64c:	2805      	cmp	r0, #5
    e64e:	d010      	beq.n	e672 <am_hal_uart_transfer+0x2e2>
    e650:	2806      	cmp	r0, #6
    e652:	d006      	beq.n	e662 <am_hal_uart_transfer+0x2d2>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e654:	f811 3f01 	ldrb.w	r3, [r1, #1]!
    e658:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e65a:	6990      	ldr	r0, [r2, #24]
    e65c:	0687      	lsls	r7, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e65e:	4424      	add	r4, r4
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e660:	d464      	bmi.n	e72c <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e662:	f811 6f01 	ldrb.w	r6, [r1, #1]!
    e666:	6016      	str	r6, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e668:	6997      	ldr	r7, [r2, #24]
    e66a:	06be      	lsls	r6, r7, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e66c:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e670:	d45c      	bmi.n	e72c <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e672:	f811 3f01 	ldrb.w	r3, [r1, #1]!
    e676:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e678:	6990      	ldr	r0, [r2, #24]
    e67a:	0680      	lsls	r0, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e67c:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e680:	d454      	bmi.n	e72c <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e682:	f811 6f01 	ldrb.w	r6, [r1, #1]!
    e686:	6016      	str	r6, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e688:	6997      	ldr	r7, [r2, #24]
    e68a:	06bb      	lsls	r3, r7, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e68c:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e690:	d44c      	bmi.n	e72c <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e692:	f811 3f01 	ldrb.w	r3, [r1, #1]!
    e696:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e698:	6990      	ldr	r0, [r2, #24]
    e69a:	0687      	lsls	r7, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e69c:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6a0:	d444      	bmi.n	e72c <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6a2:	f811 6f01 	ldrb.w	r6, [r1, #1]!
    e6a6:	6016      	str	r6, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6a8:	6997      	ldr	r7, [r2, #24]
    e6aa:	06be      	lsls	r6, r7, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6ac:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6b0:	d43c      	bmi.n	e72c <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6b2:	3401      	adds	r4, #1
    e6b4:	784b      	ldrb	r3, [r1, #1]
    e6b6:	6013      	str	r3, [r2, #0]
    while (i < ui32NumBytes)
    e6b8:	42a5      	cmp	r5, r4
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6ba:	4623      	mov	r3, r4
    e6bc:	f101 0001 	add.w	r0, r1, #1
    while (i < ui32NumBytes)
    e6c0:	d034      	beq.n	e72c <am_hal_uart_transfer+0x39c>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6c2:	6996      	ldr	r6, [r2, #24]
    e6c4:	06b6      	lsls	r6, r6, #26
    e6c6:	d431      	bmi.n	e72c <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6c8:	7847      	ldrb	r7, [r0, #1]
    e6ca:	6017      	str	r7, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6cc:	6990      	ldr	r0, [r2, #24]
    e6ce:	0680      	lsls	r0, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6d0:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6d4:	d42a      	bmi.n	e72c <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6d6:	78cc      	ldrb	r4, [r1, #3]
    e6d8:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6da:	6996      	ldr	r6, [r2, #24]
    e6dc:	06b7      	lsls	r7, r6, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6de:	f103 0402 	add.w	r4, r3, #2
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6e2:	d423      	bmi.n	e72c <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6e4:	790f      	ldrb	r7, [r1, #4]
    e6e6:	6017      	str	r7, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6e8:	6990      	ldr	r0, [r2, #24]
    e6ea:	0686      	lsls	r6, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6ec:	f103 0403 	add.w	r4, r3, #3
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6f0:	d41c      	bmi.n	e72c <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6f2:	794c      	ldrb	r4, [r1, #5]
    e6f4:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6f6:	6996      	ldr	r6, [r2, #24]
    e6f8:	06b0      	lsls	r0, r6, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6fa:	f103 0404 	add.w	r4, r3, #4
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6fe:	d415      	bmi.n	e72c <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e700:	798f      	ldrb	r7, [r1, #6]
    e702:	6017      	str	r7, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e704:	6990      	ldr	r0, [r2, #24]
    e706:	0687      	lsls	r7, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e708:	f103 0405 	add.w	r4, r3, #5
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e70c:	d40e      	bmi.n	e72c <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e70e:	79cc      	ldrb	r4, [r1, #7]
    e710:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e712:	6996      	ldr	r6, [r2, #24]
    e714:	06b6      	lsls	r6, r6, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e716:	f103 0406 	add.w	r4, r3, #6
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e71a:	d407      	bmi.n	e72c <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e71c:	f811 7f08 	ldrb.w	r7, [r1, #8]!
    e720:	6017      	str	r7, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e722:	6990      	ldr	r0, [r2, #24]
    e724:	0680      	lsls	r0, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e726:	f103 0407 	add.w	r4, r3, #7
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e72a:	d5c2      	bpl.n	e6b2 <am_hal_uart_transfer+0x322>
    if (pui32NumBytesWritten)
    e72c:	f1ba 0f00 	cmp.w	sl, #0
    e730:	f000 8090 	beq.w	e854 <am_hal_uart_transfer+0x4c4>
        *pui32NumBytesWritten = ui32BytesTransferred;
    e734:	f8ca 4000 	str.w	r4, [sl]
    e738:	e636      	b.n	e3a8 <am_hal_uart_transfer+0x18>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e73a:	2800      	cmp	r0, #0
    e73c:	f43f ae54 	beq.w	e3e8 <am_hal_uart_transfer+0x58>
    e740:	6805      	ldr	r5, [r0, #0]
    e742:	4e53      	ldr	r6, [pc, #332]	; (e890 <am_hal_uart_transfer+0x500>)
    e744:	f025 4c7e 	bic.w	ip, r5, #4261412864	; 0xfe000000
    e748:	45b4      	cmp	ip, r6
    e74a:	f47f ae4d 	bne.w	e3e8 <am_hal_uart_transfer+0x58>
    if (pui32NumBytesRead)
    e74e:	b10f      	cbz	r7, e754 <am_hal_uart_transfer+0x3c4>
        *pui32NumBytesRead = 0;
    e750:	f8c7 b000 	str.w	fp, [r7]
    if (ui32NumBytes == 0)
    e754:	2c00      	cmp	r4, #0
    e756:	d07d      	beq.n	e854 <am_hal_uart_transfer+0x4c4>
    if (pState->bEnableRxQueue)
    e758:	f898 0044 	ldrb.w	r0, [r8, #68]	; 0x44
    e75c:	2800      	cmp	r0, #0
    e75e:	f040 8213 	bne.w	eb88 <am_hal_uart_transfer+0x7f8>
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e762:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
    e766:	f503 2180 	add.w	r1, r3, #262144	; 0x40000
    e76a:	311c      	adds	r1, #28
    e76c:	0309      	lsls	r1, r1, #12
    e76e:	698a      	ldr	r2, [r1, #24]
    e770:	f3c2 1500 	ubfx	r5, r2, #4, #1
    e774:	2d00      	cmp	r5, #0
    e776:	f040 8287 	bne.w	ec88 <am_hal_uart_transfer+0x8f8>
            ui32ReadData = UARTn(ui32Module)->DR;
    e77a:	680b      	ldr	r3, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e77c:	f413 6a70 	ands.w	sl, r3, #3840	; 0xf00
    e780:	f040 81cc 	bne.w	eb1c <am_hal_uart_transfer+0x78c>
    e784:	1e66      	subs	r6, r4, #1
    e786:	f016 0203 	ands.w	r2, r6, #3
    e78a:	4655      	mov	r5, sl
    e78c:	f109 30ff 	add.w	r0, r9, #4294967295
    e790:	d02b      	beq.n	e7ea <am_hal_uart_transfer+0x45a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e792:	f889 3000 	strb.w	r3, [r9]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e796:	698b      	ldr	r3, [r1, #24]
    e798:	06de      	lsls	r6, r3, #27
    e79a:	4648      	mov	r0, r9
                pui8Data[i++] = ui32ReadData & 0xFF;
    e79c:	f04f 0501 	mov.w	r5, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e7a0:	f53f af10 	bmi.w	e5c4 <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    e7a4:	680b      	ldr	r3, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e7a6:	f413 6f70 	tst.w	r3, #3840	; 0xf00
    e7aa:	f040 81b7 	bne.w	eb1c <am_hal_uart_transfer+0x78c>
    e7ae:	42aa      	cmp	r2, r5
    e7b0:	d01b      	beq.n	e7ea <am_hal_uart_transfer+0x45a>
    e7b2:	2a02      	cmp	r2, #2
    e7b4:	d00c      	beq.n	e7d0 <am_hal_uart_transfer+0x440>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e7b6:	f800 3f01 	strb.w	r3, [r0, #1]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e7ba:	698e      	ldr	r6, [r1, #24]
    e7bc:	06f2      	lsls	r2, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e7be:	f04f 0502 	mov.w	r5, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e7c2:	f53f aeff 	bmi.w	e5c4 <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    e7c6:	680b      	ldr	r3, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e7c8:	f413 6f70 	tst.w	r3, #3840	; 0xf00
    e7cc:	f040 81a6 	bne.w	eb1c <am_hal_uart_transfer+0x78c>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e7d0:	f800 3f01 	strb.w	r3, [r0, #1]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e7d4:	698a      	ldr	r2, [r1, #24]
    e7d6:	06d3      	lsls	r3, r2, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e7d8:	f105 0501 	add.w	r5, r5, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e7dc:	f53f aef2 	bmi.w	e5c4 <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    e7e0:	680b      	ldr	r3, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e7e2:	f413 6f70 	tst.w	r3, #3840	; 0xf00
    e7e6:	f040 8199 	bne.w	eb1c <am_hal_uart_transfer+0x78c>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e7ea:	3501      	adds	r5, #1
    while (i < ui32NumBytes)
    e7ec:	42ac      	cmp	r4, r5
                pui8Data[i++] = ui32ReadData & 0xFF;
    e7ee:	7043      	strb	r3, [r0, #1]
    e7f0:	f100 0601 	add.w	r6, r0, #1
    e7f4:	462b      	mov	r3, r5
    while (i < ui32NumBytes)
    e7f6:	f43f aee5 	beq.w	e5c4 <am_hal_uart_transfer+0x234>
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e7fa:	698a      	ldr	r2, [r1, #24]
    e7fc:	06d2      	lsls	r2, r2, #27
    e7fe:	f53f aee1 	bmi.w	e5c4 <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    e802:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e804:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    e808:	f040 8188 	bne.w	eb1c <am_hal_uart_transfer+0x78c>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e80c:	7072      	strb	r2, [r6, #1]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e80e:	698e      	ldr	r6, [r1, #24]
    e810:	06f6      	lsls	r6, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e812:	f105 0501 	add.w	r5, r5, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e816:	f53f aed5 	bmi.w	e5c4 <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    e81a:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e81c:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    e820:	f040 817c 	bne.w	eb1c <am_hal_uart_transfer+0x78c>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e824:	70c2      	strb	r2, [r0, #3]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e826:	698e      	ldr	r6, [r1, #24]
    e828:	06f2      	lsls	r2, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e82a:	f103 0502 	add.w	r5, r3, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e82e:	f53f aec9 	bmi.w	e5c4 <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    e832:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e834:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    e838:	f040 8170 	bne.w	eb1c <am_hal_uart_transfer+0x78c>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e83c:	f800 2f04 	strb.w	r2, [r0, #4]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e840:	698e      	ldr	r6, [r1, #24]
    e842:	06f6      	lsls	r6, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e844:	f103 0503 	add.w	r5, r3, #3
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e848:	f53f aebc 	bmi.w	e5c4 <am_hal_uart_transfer+0x234>
    e84c:	e7c8      	b.n	e7e0 <am_hal_uart_transfer+0x450>
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    e84e:	4625      	mov	r5, r4
    if (pui32NumBytesRead)
    e850:	b107      	cbz	r7, e854 <am_hal_uart_transfer+0x4c4>
        *pui32NumBytesRead = i;
    e852:	603d      	str	r5, [r7, #0]
    return AM_HAL_STATUS_SUCCESS;
    e854:	f04f 0b00 	mov.w	fp, #0
    e858:	e5a6      	b.n	e3a8 <am_hal_uart_transfer+0x18>
        i += ui32BytesWritten;
    e85a:	442e      	add	r6, r5
    e85c:	e679      	b.n	e552 <am_hal_uart_transfer+0x1c2>
        ui32BufferSpace = am_hal_queue_space_left(&pState->sTxQueue);
    e85e:	f8d8 0038 	ldr.w	r0, [r8, #56]	; 0x38
    e862:	f8d8 2034 	ldr.w	r2, [r8, #52]	; 0x34
    e866:	1a84      	subs	r4, r0, r2
                                 ui32NumBytes : ui32BufferSpace);
    e868:	42ac      	cmp	r4, r5
    e86a:	bf28      	it	cs
    e86c:	462c      	movcs	r4, r5
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    e86e:	4622      	mov	r2, r4
    e870:	9802      	ldr	r0, [sp, #8]
    e872:	f000 fb63 	bl	ef3c <am_hal_queue_item_add>
    uint32_t ui32Module = pState->ui32Module;
    e876:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
    e87a:	9303      	str	r3, [sp, #12]
    AM_CRITICAL_BEGIN
    e87c:	f7ff fa26 	bl	dccc <am_hal_interrupt_master_disable>
    e880:	9903      	ldr	r1, [sp, #12]
    e882:	9008      	str	r0, [sp, #32]
    e884:	f501 2280 	add.w	r2, r1, #262144	; 0x40000
    e888:	321c      	adds	r2, #28
    e88a:	0313      	lsls	r3, r2, #12
    e88c:	9303      	str	r3, [sp, #12]
    e88e:	e010      	b.n	e8b2 <am_hal_uart_transfer+0x522>
    e890:	01ea9e06 	.word	0x01ea9e06
        if (am_hal_queue_item_get(&pState->sTxQueue, &pui8Data, 1))
    e894:	f000 fc56 	bl	f144 <am_hal_queue_item_get>
    e898:	b198      	cbz	r0, e8c2 <am_hal_uart_transfer+0x532>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e89a:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
    e89e:	f502 2380 	add.w	r3, r2, #262144	; 0x40000
    e8a2:	331c      	adds	r3, #28
    e8a4:	0318      	lsls	r0, r3, #12
    e8a6:	6981      	ldr	r1, [r0, #24]
    e8a8:	068a      	lsls	r2, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e8aa:	bf5c      	itt	pl
    e8ac:	f89d 201c 	ldrbpl.w	r2, [sp, #28]
    e8b0:	6002      	strpl	r2, [r0, #0]
    while ( !UARTn(ui32Module)->FR_b.TXFF )
    e8b2:	9b03      	ldr	r3, [sp, #12]
        if (am_hal_queue_item_get(&pState->sTxQueue, &pui8Data, 1))
    e8b4:	9802      	ldr	r0, [sp, #8]
    while ( !UARTn(ui32Module)->FR_b.TXFF )
    e8b6:	699b      	ldr	r3, [r3, #24]
    e8b8:	069b      	lsls	r3, r3, #26
        if (am_hal_queue_item_get(&pState->sTxQueue, &pui8Data, 1))
    e8ba:	f04f 0201 	mov.w	r2, #1
    e8be:	a907      	add	r1, sp, #28
    while ( !UARTn(ui32Module)->FR_b.TXFF )
    e8c0:	d5e8      	bpl.n	e894 <am_hal_uart_transfer+0x504>
    AM_CRITICAL_END
    e8c2:	9808      	ldr	r0, [sp, #32]
    e8c4:	f7ff fa06 	bl	dcd4 <am_hal_interrupt_master_set>
    e8c8:	e640      	b.n	e54c <am_hal_uart_transfer+0x1bc>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e8ca:	2600      	movs	r6, #0
    e8cc:	469a      	mov	sl, r3
        if (!am_hal_queue_item_add(&pState->sRxQueue, pui8Data,
    e8ce:	f108 0348 	add.w	r3, r8, #72	; 0x48
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e8d2:	9101      	str	r1, [sp, #4]
    e8d4:	4635      	mov	r5, r6
        if (!am_hal_queue_item_add(&pState->sRxQueue, pui8Data,
    e8d6:	9302      	str	r3, [sp, #8]
    if (pState->bEnableRxQueue)
    e8d8:	f898 0044 	ldrb.w	r0, [r8, #68]	; 0x44
    e8dc:	2800      	cmp	r0, #0
    e8de:	f040 8089 	bne.w	e9f4 <am_hal_uart_transfer+0x664>
    uint32_t ui32Module = pState->ui32Module;
    e8e2:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
    while (i < ui32NumBytes)
    e8e6:	2c00      	cmp	r4, #0
    e8e8:	d0b2      	beq.n	e850 <am_hal_uart_transfer+0x4c0>
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e8ea:	f502 2180 	add.w	r1, r2, #262144	; 0x40000
    e8ee:	311c      	adds	r1, #28
    e8f0:	030a      	lsls	r2, r1, #12
    e8f2:	6993      	ldr	r3, [r2, #24]
    e8f4:	06d8      	lsls	r0, r3, #27
    e8f6:	d466      	bmi.n	e9c6 <am_hal_uart_transfer+0x636>
            ui32ReadData = UARTn(ui32Module)->DR;
    e8f8:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e8fa:	f411 6370 	ands.w	r3, r1, #3840	; 0xf00
    e8fe:	f040 810d 	bne.w	eb1c <am_hal_uart_transfer+0x78c>
    e902:	f104 3eff 	add.w	lr, r4, #4294967295
    e906:	f01e 0e03 	ands.w	lr, lr, #3
    e90a:	f109 30ff 	add.w	r0, r9, #4294967295
    e90e:	d029      	beq.n	e964 <am_hal_uart_transfer+0x5d4>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e910:	f889 1000 	strb.w	r1, [r9]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e914:	6991      	ldr	r1, [r2, #24]
    e916:	06c9      	lsls	r1, r1, #27
    e918:	4648      	mov	r0, r9
                pui8Data[i++] = ui32ReadData & 0xFF;
    e91a:	f04f 0301 	mov.w	r3, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e91e:	d44e      	bmi.n	e9be <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    e920:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e922:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    e926:	f040 80e0 	bne.w	eaea <am_hal_uart_transfer+0x75a>
    e92a:	459e      	cmp	lr, r3
    e92c:	d01a      	beq.n	e964 <am_hal_uart_transfer+0x5d4>
    e92e:	f1be 0f02 	cmp.w	lr, #2
    e932:	d00b      	beq.n	e94c <am_hal_uart_transfer+0x5bc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e934:	f800 1f01 	strb.w	r1, [r0, #1]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e938:	6991      	ldr	r1, [r2, #24]
    e93a:	06c9      	lsls	r1, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e93c:	f04f 0302 	mov.w	r3, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e940:	d43d      	bmi.n	e9be <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    e942:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e944:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    e948:	f040 80cf 	bne.w	eaea <am_hal_uart_transfer+0x75a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e94c:	f800 1f01 	strb.w	r1, [r0, #1]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e950:	6991      	ldr	r1, [r2, #24]
    e952:	06c9      	lsls	r1, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e954:	f103 0301 	add.w	r3, r3, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e958:	d431      	bmi.n	e9be <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    e95a:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e95c:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    e960:	f040 80c3 	bne.w	eaea <am_hal_uart_transfer+0x75a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e964:	3301      	adds	r3, #1
    while (i < ui32NumBytes)
    e966:	42a3      	cmp	r3, r4
                pui8Data[i++] = ui32ReadData & 0xFF;
    e968:	7041      	strb	r1, [r0, #1]
    e96a:	469e      	mov	lr, r3
    e96c:	f100 0c01 	add.w	ip, r0, #1
    while (i < ui32NumBytes)
    e970:	d025      	beq.n	e9be <am_hal_uart_transfer+0x62e>
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e972:	6991      	ldr	r1, [r2, #24]
    e974:	06c9      	lsls	r1, r1, #27
    e976:	d422      	bmi.n	e9be <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    e978:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e97a:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    e97e:	f040 80b4 	bne.w	eaea <am_hal_uart_transfer+0x75a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e982:	f88c 1001 	strb.w	r1, [ip, #1]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e986:	6991      	ldr	r1, [r2, #24]
    e988:	06c9      	lsls	r1, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e98a:	f103 0301 	add.w	r3, r3, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e98e:	d416      	bmi.n	e9be <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    e990:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e992:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    e996:	f040 80a8 	bne.w	eaea <am_hal_uart_transfer+0x75a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e99a:	70c1      	strb	r1, [r0, #3]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e99c:	6991      	ldr	r1, [r2, #24]
    e99e:	06c9      	lsls	r1, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e9a0:	f10e 0302 	add.w	r3, lr, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e9a4:	d40b      	bmi.n	e9be <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    e9a6:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e9a8:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    e9ac:	f040 809d 	bne.w	eaea <am_hal_uart_transfer+0x75a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e9b0:	f800 1f04 	strb.w	r1, [r0, #4]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e9b4:	6991      	ldr	r1, [r2, #24]
    e9b6:	06c9      	lsls	r1, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e9b8:	f10e 0303 	add.w	r3, lr, #3
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e9bc:	d5cd      	bpl.n	e95a <am_hal_uart_transfer+0x5ca>
        if (ui32RemainingBytes)
    e9be:	1ae4      	subs	r4, r4, r3
        i += ui32BytesRead;
    e9c0:	441d      	add	r5, r3
        if (ui32RemainingBytes)
    e9c2:	f43f af45 	beq.w	e850 <am_hal_uart_transfer+0x4c0>
            am_hal_flash_delay(FLASH_CYCLES_US(1));
    e9c6:	2001      	movs	r0, #1
    e9c8:	f7fe fec6 	bl	d758 <am_hal_flash_delay>
            if (ui32TimeoutMs != AM_HAL_UART_WAIT_FOREVER)
    e9cc:	f1bb 3fff 	cmp.w	fp, #4294967295
                ui32TimeSpent++;
    e9d0:	bf18      	it	ne
    e9d2:	3601      	addne	r6, #1
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    e9d4:	45b3      	cmp	fp, r6
    e9d6:	f67f af3b 	bls.w	e850 <am_hal_uart_transfer+0x4c0>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e9da:	f8d8 0000 	ldr.w	r0, [r8]
    e9de:	9a01      	ldr	r2, [sp, #4]
    e9e0:	f020 417e 	bic.w	r1, r0, #4261412864	; 0xfe000000
    e9e4:	4291      	cmp	r1, r2
        ui32Status = read_nonblocking(pHandle, &pui8Data[i],
    e9e6:	eb0a 0905 	add.w	r9, sl, r5
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e9ea:	f43f af75 	beq.w	e8d8 <am_hal_uart_transfer+0x548>
        return AM_HAL_STATUS_INVALID_HANDLE;
    e9ee:	f04f 0b02 	mov.w	fp, #2
    e9f2:	e5e7      	b.n	e5c4 <am_hal_uart_transfer+0x234>
    AM_CRITICAL_BEGIN
    e9f4:	f7ff f96a 	bl	dccc <am_hal_interrupt_master_disable>
    e9f8:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
    e9fc:	9007      	str	r0, [sp, #28]
    e9fe:	f502 2080 	add.w	r0, r2, #262144	; 0x40000
    ea02:	301c      	adds	r0, #28
    uint32_t i = 0;
    ea04:	f8cd a00c 	str.w	sl, [sp, #12]
    ea08:	0303      	lsls	r3, r0, #12
    ea0a:	f10d 0c20 	add.w	ip, sp, #32
    ea0e:	2200      	movs	r2, #0
    ea10:	46a2      	mov	sl, r4
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea12:	699c      	ldr	r4, [r3, #24]
    ea14:	06e1      	lsls	r1, r4, #27
    ea16:	d45a      	bmi.n	eace <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ea18:	6818      	ldr	r0, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ea1a:	f410 6f70 	tst.w	r0, #3840	; 0xf00
    ea1e:	d17a      	bne.n	eb16 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea20:	46e6      	mov	lr, ip
    ea22:	3201      	adds	r2, #1
    ea24:	f80e 0b01 	strb.w	r0, [lr], #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea28:	6999      	ldr	r1, [r3, #24]
    ea2a:	06cc      	lsls	r4, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea2c:	4610      	mov	r0, r2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea2e:	d44e      	bmi.n	eace <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ea30:	681c      	ldr	r4, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ea32:	f414 6f70 	tst.w	r4, #3840	; 0xf00
    ea36:	d16e      	bne.n	eb16 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea38:	f88e 4000 	strb.w	r4, [lr]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea3c:	6999      	ldr	r1, [r3, #24]
    ea3e:	06cc      	lsls	r4, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea40:	f102 0201 	add.w	r2, r2, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea44:	d443      	bmi.n	eace <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ea46:	681a      	ldr	r2, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ea48:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    ea4c:	d163      	bne.n	eb16 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea4e:	f88e 2001 	strb.w	r2, [lr, #1]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea52:	699c      	ldr	r4, [r3, #24]
    ea54:	06e4      	lsls	r4, r4, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea56:	f100 0202 	add.w	r2, r0, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea5a:	d438      	bmi.n	eace <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ea5c:	6819      	ldr	r1, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ea5e:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    ea62:	d158      	bne.n	eb16 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea64:	f88c 1003 	strb.w	r1, [ip, #3]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea68:	699c      	ldr	r4, [r3, #24]
    ea6a:	06e4      	lsls	r4, r4, #27
    ea6c:	f10c 0c04 	add.w	ip, ip, #4
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea70:	f100 0203 	add.w	r2, r0, #3
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea74:	d42b      	bmi.n	eace <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ea76:	681a      	ldr	r2, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ea78:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    ea7c:	d14b      	bne.n	eb16 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea7e:	f88c 2000 	strb.w	r2, [ip]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea82:	6999      	ldr	r1, [r3, #24]
    ea84:	06cc      	lsls	r4, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea86:	f100 0204 	add.w	r2, r0, #4
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea8a:	d420      	bmi.n	eace <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ea8c:	681c      	ldr	r4, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ea8e:	f414 6f70 	tst.w	r4, #3840	; 0xf00
    ea92:	d140      	bne.n	eb16 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea94:	f88e 4004 	strb.w	r4, [lr, #4]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea98:	6999      	ldr	r1, [r3, #24]
    ea9a:	06cc      	lsls	r4, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea9c:	f100 0205 	add.w	r2, r0, #5
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eaa0:	d415      	bmi.n	eace <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    eaa2:	681a      	ldr	r2, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    eaa4:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    eaa8:	d135      	bne.n	eb16 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    eaaa:	f88e 2005 	strb.w	r2, [lr, #5]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eaae:	699c      	ldr	r4, [r3, #24]
    eab0:	06e4      	lsls	r4, r4, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    eab2:	f100 0206 	add.w	r2, r0, #6
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eab6:	d40a      	bmi.n	eace <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    eab8:	6819      	ldr	r1, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    eaba:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    eabe:	d12a      	bne.n	eb16 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    eac0:	1dc2      	adds	r2, r0, #7
    while (i < ui32NumBytes)
    eac2:	2a20      	cmp	r2, #32
                pui8Data[i++] = ui32ReadData & 0xFF;
    eac4:	f88e 1006 	strb.w	r1, [lr, #6]
    eac8:	f10e 0c07 	add.w	ip, lr, #7
    while (i < ui32NumBytes)
    eacc:	d1a1      	bne.n	ea12 <am_hal_uart_transfer+0x682>
        if (!am_hal_queue_item_add(&pState->sRxQueue, pui8Data,
    eace:	a908      	add	r1, sp, #32
    ead0:	9802      	ldr	r0, [sp, #8]
    ead2:	4654      	mov	r4, sl
    ead4:	f8dd a00c 	ldr.w	sl, [sp, #12]
    ead8:	f000 fa30 	bl	ef3c <am_hal_queue_item_add>
    eadc:	b958      	cbnz	r0, eaf6 <am_hal_uart_transfer+0x766>
            ui32ErrorStatus = AM_HAL_UART_STATUS_RX_QUEUE_FULL;
    eade:	f8df b1b4 	ldr.w	fp, [pc, #436]	; ec94 <am_hal_uart_transfer+0x904>
    AM_CRITICAL_END
    eae2:	9807      	ldr	r0, [sp, #28]
    eae4:	f7ff f8f6 	bl	dcd4 <am_hal_interrupt_master_set>
    eae8:	e56c      	b.n	e5c4 <am_hal_uart_transfer+0x234>
    eaea:	441d      	add	r5, r3
                ui32ErrorStatus =  AM_HAL_UART_STATUS_BUS_ERROR;
    eaec:	f04f 6b00 	mov.w	fp, #134217728	; 0x8000000
    eaf0:	e568      	b.n	e5c4 <am_hal_uart_transfer+0x234>
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    eaf2:	462e      	mov	r6, r5
    eaf4:	e52d      	b.n	e552 <am_hal_uart_transfer+0x1c2>
    AM_CRITICAL_END
    eaf6:	9807      	ldr	r0, [sp, #28]
    eaf8:	f7ff f8ec 	bl	dcd4 <am_hal_interrupt_master_set>
                                ui32NumBytes : ui32BufferData);
    eafc:	f8d8 3050 	ldr.w	r3, [r8, #80]	; 0x50
        am_hal_queue_item_get(&pState->sRxQueue, pui8Data, ui32BytesTransferred);
    eb00:	9802      	ldr	r0, [sp, #8]
                                ui32NumBytes : ui32BufferData);
    eb02:	42a3      	cmp	r3, r4
    eb04:	bf28      	it	cs
    eb06:	4623      	movcs	r3, r4
        am_hal_queue_item_get(&pState->sRxQueue, pui8Data, ui32BytesTransferred);
    eb08:	461a      	mov	r2, r3
    eb0a:	4649      	mov	r1, r9
    eb0c:	9303      	str	r3, [sp, #12]
    eb0e:	f000 fb19 	bl	f144 <am_hal_queue_item_get>
    eb12:	9b03      	ldr	r3, [sp, #12]
    eb14:	e753      	b.n	e9be <am_hal_uart_transfer+0x62e>
                ui32ErrorStatus =  AM_HAL_UART_STATUS_BUS_ERROR;
    eb16:	f04f 6b00 	mov.w	fp, #134217728	; 0x8000000
    eb1a:	e7e2      	b.n	eae2 <am_hal_uart_transfer+0x752>
    eb1c:	f04f 6b00 	mov.w	fp, #134217728	; 0x8000000
    eb20:	e550      	b.n	e5c4 <am_hal_uart_transfer+0x234>
        ui32BufferSpace = am_hal_queue_space_left(&pState->sTxQueue);
    eb22:	f8d8 1034 	ldr.w	r1, [r8, #52]	; 0x34
    eb26:	f8d8 2038 	ldr.w	r2, [r8, #56]	; 0x38
    eb2a:	1a52      	subs	r2, r2, r1
                                 ui32NumBytes : ui32BufferSpace);
    eb2c:	42aa      	cmp	r2, r5
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    eb2e:	f108 092c 	add.w	r9, r8, #44	; 0x2c
                                 ui32NumBytes : ui32BufferSpace);
    eb32:	bf28      	it	cs
    eb34:	462a      	movcs	r2, r5
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    eb36:	9901      	ldr	r1, [sp, #4]
    eb38:	4648      	mov	r0, r9
                                 ui32NumBytes : ui32BufferSpace);
    eb3a:	4614      	mov	r4, r2
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    eb3c:	f000 f9fe 	bl	ef3c <am_hal_queue_item_add>
    uint32_t ui32Module = pState->ui32Module;
    eb40:	f8d8 6024 	ldr.w	r6, [r8, #36]	; 0x24
    AM_CRITICAL_BEGIN
    eb44:	f7ff f8c2 	bl	dccc <am_hal_interrupt_master_disable>
    eb48:	f506 2380 	add.w	r3, r6, #262144	; 0x40000
    eb4c:	331c      	adds	r3, #28
    eb4e:	031d      	lsls	r5, r3, #12
    eb50:	9005      	str	r0, [sp, #20]
    eb52:	e00e      	b.n	eb72 <am_hal_uart_transfer+0x7e2>
        if (am_hal_queue_item_get(&pState->sTxQueue, &pui8Data, 1))
    eb54:	f000 faf6 	bl	f144 <am_hal_queue_item_get>
    eb58:	b190      	cbz	r0, eb80 <am_hal_uart_transfer+0x7f0>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    eb5a:	f8d8 0024 	ldr.w	r0, [r8, #36]	; 0x24
    eb5e:	f500 2280 	add.w	r2, r0, #262144	; 0x40000
    eb62:	321c      	adds	r2, #28
    eb64:	0311      	lsls	r1, r2, #12
    eb66:	698e      	ldr	r6, [r1, #24]
    eb68:	06b3      	lsls	r3, r6, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    eb6a:	bf5c      	itt	pl
    eb6c:	f89d 3020 	ldrbpl.w	r3, [sp, #32]
    eb70:	600b      	strpl	r3, [r1, #0]
    while ( !UARTn(ui32Module)->FR_b.TXFF )
    eb72:	69af      	ldr	r7, [r5, #24]
    eb74:	06bf      	lsls	r7, r7, #26
        if (am_hal_queue_item_get(&pState->sTxQueue, &pui8Data, 1))
    eb76:	f04f 0201 	mov.w	r2, #1
    eb7a:	a908      	add	r1, sp, #32
    eb7c:	4648      	mov	r0, r9
    while ( !UARTn(ui32Module)->FR_b.TXFF )
    eb7e:	d5e9      	bpl.n	eb54 <am_hal_uart_transfer+0x7c4>
    AM_CRITICAL_END
    eb80:	9805      	ldr	r0, [sp, #20]
    eb82:	f7ff f8a7 	bl	dcd4 <am_hal_interrupt_master_set>
    eb86:	e5d1      	b.n	e72c <am_hal_uart_transfer+0x39c>
    AM_CRITICAL_BEGIN
    eb88:	f7ff f8a0 	bl	dccc <am_hal_interrupt_master_disable>
    eb8c:	f8d8 1024 	ldr.w	r1, [r8, #36]	; 0x24
    eb90:	9006      	str	r0, [sp, #24]
    eb92:	f501 2080 	add.w	r0, r1, #262144	; 0x40000
    eb96:	301c      	adds	r0, #28
    eb98:	0301      	lsls	r1, r0, #12
    eb9a:	ab08      	add	r3, sp, #32
    uint32_t i = 0;
    eb9c:	2200      	movs	r2, #0
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eb9e:	698e      	ldr	r6, [r1, #24]
    eba0:	06f0      	lsls	r0, r6, #27
    eba2:	d455      	bmi.n	ec50 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    eba4:	680d      	ldr	r5, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    eba6:	f415 6f70 	tst.w	r5, #3840	; 0xf00
    ebaa:	d16f      	bne.n	ec8c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ebac:	4618      	mov	r0, r3
    ebae:	3201      	adds	r2, #1
    ebb0:	f800 5b01 	strb.w	r5, [r0], #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebb4:	698e      	ldr	r6, [r1, #24]
    ebb6:	06f6      	lsls	r6, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ebb8:	4615      	mov	r5, r2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebba:	d449      	bmi.n	ec50 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    ebbc:	680e      	ldr	r6, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ebbe:	f416 6f70 	tst.w	r6, #3840	; 0xf00
    ebc2:	d163      	bne.n	ec8c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ebc4:	7006      	strb	r6, [r0, #0]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebc6:	698e      	ldr	r6, [r1, #24]
    ebc8:	06f6      	lsls	r6, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ebca:	f102 0201 	add.w	r2, r2, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebce:	d43f      	bmi.n	ec50 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    ebd0:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ebd2:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    ebd6:	d159      	bne.n	ec8c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ebd8:	7042      	strb	r2, [r0, #1]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebda:	f8d1 e018 	ldr.w	lr, [r1, #24]
    ebde:	f01e 0f10 	tst.w	lr, #16
                pui8Data[i++] = ui32ReadData & 0xFF;
    ebe2:	f105 0202 	add.w	r2, r5, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebe6:	d133      	bne.n	ec50 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    ebe8:	680e      	ldr	r6, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ebea:	f416 6f70 	tst.w	r6, #3840	; 0xf00
    ebee:	d14d      	bne.n	ec8c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ebf0:	70de      	strb	r6, [r3, #3]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebf2:	698e      	ldr	r6, [r1, #24]
    ebf4:	06f6      	lsls	r6, r6, #27
    ebf6:	f103 0304 	add.w	r3, r3, #4
                pui8Data[i++] = ui32ReadData & 0xFF;
    ebfa:	f105 0203 	add.w	r2, r5, #3
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebfe:	d427      	bmi.n	ec50 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    ec00:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ec02:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    ec06:	d141      	bne.n	ec8c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec08:	701a      	strb	r2, [r3, #0]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec0a:	698b      	ldr	r3, [r1, #24]
    ec0c:	06db      	lsls	r3, r3, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec0e:	f105 0204 	add.w	r2, r5, #4
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec12:	d41d      	bmi.n	ec50 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    ec14:	680e      	ldr	r6, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ec16:	f416 6f70 	tst.w	r6, #3840	; 0xf00
    ec1a:	d137      	bne.n	ec8c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec1c:	7106      	strb	r6, [r0, #4]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec1e:	698b      	ldr	r3, [r1, #24]
    ec20:	06de      	lsls	r6, r3, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec22:	f105 0205 	add.w	r2, r5, #5
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec26:	d413      	bmi.n	ec50 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    ec28:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ec2a:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    ec2e:	d12d      	bne.n	ec8c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec30:	7142      	strb	r2, [r0, #5]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec32:	698e      	ldr	r6, [r1, #24]
    ec34:	06f3      	lsls	r3, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec36:	f105 0206 	add.w	r2, r5, #6
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec3a:	d409      	bmi.n	ec50 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    ec3c:	680b      	ldr	r3, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ec3e:	f413 6f70 	tst.w	r3, #3840	; 0xf00
    ec42:	d123      	bne.n	ec8c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec44:	1dea      	adds	r2, r5, #7
    while (i < ui32NumBytes)
    ec46:	2a20      	cmp	r2, #32
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec48:	7183      	strb	r3, [r0, #6]
    ec4a:	f100 0307 	add.w	r3, r0, #7
    while (i < ui32NumBytes)
    ec4e:	d1a6      	bne.n	eb9e <am_hal_uart_transfer+0x80e>
        if (!am_hal_queue_item_add(&pState->sRxQueue, pui8Data,
    ec50:	f108 0a48 	add.w	sl, r8, #72	; 0x48
    ec54:	a908      	add	r1, sp, #32
    ec56:	4650      	mov	r0, sl
    ec58:	f000 f970 	bl	ef3c <am_hal_queue_item_add>
    ec5c:	b930      	cbnz	r0, ec6c <am_hal_uart_transfer+0x8dc>
            ui32ErrorStatus = AM_HAL_UART_STATUS_RX_QUEUE_FULL;
    ec5e:	f8df b034 	ldr.w	fp, [pc, #52]	; ec94 <am_hal_uart_transfer+0x904>
    AM_CRITICAL_END
    ec62:	9806      	ldr	r0, [sp, #24]
    ec64:	f7ff f836 	bl	dcd4 <am_hal_interrupt_master_set>
    ec68:	f7ff bb9e 	b.w	e3a8 <am_hal_uart_transfer+0x18>
    ec6c:	9806      	ldr	r0, [sp, #24]
    ec6e:	f7ff f831 	bl	dcd4 <am_hal_interrupt_master_set>
                                ui32NumBytes : ui32BufferData);
    ec72:	f8d8 5050 	ldr.w	r5, [r8, #80]	; 0x50
    ec76:	42a5      	cmp	r5, r4
    ec78:	bf28      	it	cs
    ec7a:	4625      	movcs	r5, r4
        am_hal_queue_item_get(&pState->sRxQueue, pui8Data, ui32BytesTransferred);
    ec7c:	4649      	mov	r1, r9
    ec7e:	4650      	mov	r0, sl
    ec80:	462a      	mov	r2, r5
    ec82:	f000 fa5f 	bl	f144 <am_hal_queue_item_get>
    ec86:	e49d      	b.n	e5c4 <am_hal_uart_transfer+0x234>
    uint32_t i = 0;
    ec88:	4605      	mov	r5, r0
    ec8a:	e49b      	b.n	e5c4 <am_hal_uart_transfer+0x234>
                ui32ErrorStatus =  AM_HAL_UART_STATUS_BUS_ERROR;
    ec8c:	f04f 6b00 	mov.w	fp, #134217728	; 0x8000000
    ec90:	e7e7      	b.n	ec62 <am_hal_uart_transfer+0x8d2>
    ec92:	bf00      	nop
    ec94:	08000001 	.word	0x08000001

0000ec98 <am_hal_uart_tx_flush>:
    if (pState->bEnableTxQueue)
    ec98:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
{
    ec9c:	b570      	push	{r4, r5, r6, lr}
    ec9e:	4604      	mov	r4, r0
    uint32_t ui32Module = pState->ui32Module;
    eca0:	6a45      	ldr	r5, [r0, #36]	; 0x24
    if (pState->bEnableTxQueue)
    eca2:	b183      	cbz	r3, ecc6 <am_hal_uart_tx_flush+0x2e>
        while (am_hal_queue_data_left(&(pState->sTxQueue)))
    eca4:	6b40      	ldr	r0, [r0, #52]	; 0x34
    eca6:	b170      	cbz	r0, ecc6 <am_hal_uart_tx_flush+0x2e>
            ONE_BYTE_DELAY(pState);
    eca8:	4e13      	ldr	r6, [pc, #76]	; (ecf8 <am_hal_uart_tx_flush+0x60>)
    ecaa:	6e21      	ldr	r1, [r4, #96]	; 0x60
    ecac:	fbb6 f2f1 	udiv	r2, r6, r1
    ecb0:	2a02      	cmp	r2, #2
    ecb2:	ea4f 1002 	mov.w	r0, r2, lsl #4
    ecb6:	bf8c      	ite	hi
    ecb8:	3829      	subhi	r0, #41	; 0x29
    ecba:	2001      	movls	r0, #1
    ecbc:	f7fe fd4c 	bl	d758 <am_hal_flash_delay>
        while (am_hal_queue_data_left(&(pState->sTxQueue)))
    ecc0:	6b63      	ldr	r3, [r4, #52]	; 0x34
    ecc2:	2b00      	cmp	r3, #0
    ecc4:	d1f1      	bne.n	ecaa <am_hal_uart_tx_flush+0x12>
    while ( UARTn(ui32Module)->FR_b.BUSY )
    ecc6:	f505 2580 	add.w	r5, r5, #262144	; 0x40000
    ecca:	351c      	adds	r5, #28
    eccc:	032d      	lsls	r5, r5, #12
    ecce:	69a8      	ldr	r0, [r5, #24]
    ecd0:	0702      	lsls	r2, r0, #28
    ecd2:	d50e      	bpl.n	ecf2 <am_hal_uart_tx_flush+0x5a>
        ONE_BYTE_DELAY(pState);
    ecd4:	4e08      	ldr	r6, [pc, #32]	; (ecf8 <am_hal_uart_tx_flush+0x60>)
    ecd6:	6e21      	ldr	r1, [r4, #96]	; 0x60
    ecd8:	fbb6 f2f1 	udiv	r2, r6, r1
    ecdc:	2a02      	cmp	r2, #2
    ecde:	ea4f 1002 	mov.w	r0, r2, lsl #4
    ece2:	bf8c      	ite	hi
    ece4:	3829      	subhi	r0, #41	; 0x29
    ece6:	2001      	movls	r0, #1
    ece8:	f7fe fd36 	bl	d758 <am_hal_flash_delay>
    while ( UARTn(ui32Module)->FR_b.BUSY )
    ecec:	69ab      	ldr	r3, [r5, #24]
    ecee:	071b      	lsls	r3, r3, #28
    ecf0:	d4f1      	bmi.n	ecd6 <am_hal_uart_tx_flush+0x3e>
} // am_hal_uart_tx_flush()
    ecf2:	2000      	movs	r0, #0
    ecf4:	bd70      	pop	{r4, r5, r6, pc}
    ecf6:	bf00      	nop
    ecf8:	00b71b00 	.word	0x00b71b00

0000ecfc <am_hal_uart_interrupt_service>:
{
    ecfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    ed00:	6803      	ldr	r3, [r0, #0]
    ed02:	4c6f      	ldr	r4, [pc, #444]	; (eec0 <am_hal_uart_interrupt_service+0x1c4>)
    ed04:	f023 457e 	bic.w	r5, r3, #4261412864	; 0xfe000000
    ed08:	42a5      	cmp	r5, r4
{
    ed0a:	b08a      	sub	sp, #40	; 0x28
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    ed0c:	d004      	beq.n	ed18 <am_hal_uart_interrupt_service+0x1c>
        return AM_HAL_STATUS_INVALID_HANDLE;
    ed0e:	2702      	movs	r7, #2
} // am_hal_uart_interrupt_service()
    ed10:	4638      	mov	r0, r7
    ed12:	b00a      	add	sp, #40	; 0x28
    ed14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((ui32Status & (UART0_IES_RXRIS_Msk | UART0_IES_RTRIS_Msk)) &&
    ed18:	f011 0f50 	tst.w	r1, #80	; 0x50
    ed1c:	4615      	mov	r5, r2
    ed1e:	460e      	mov	r6, r1
    ed20:	4604      	mov	r4, r0
    uint32_t ui32Module = pState->ui32Module;
    ed22:	6a47      	ldr	r7, [r0, #36]	; 0x24
    if ((ui32Status & (UART0_IES_RXRIS_Msk | UART0_IES_RTRIS_Msk)) &&
    ed24:	d003      	beq.n	ed2e <am_hal_uart_interrupt_service+0x32>
    ed26:	f890 0044 	ldrb.w	r0, [r0, #68]	; 0x44
    ed2a:	2800      	cmp	r0, #0
    ed2c:	d146      	bne.n	edbc <am_hal_uart_interrupt_service+0xc0>
    if ((ui32Status & UART0_IES_TXRIS_Msk) && pState->bEnableTxQueue)
    ed2e:	06b1      	lsls	r1, r6, #26
    ed30:	d532      	bpl.n	ed98 <am_hal_uart_interrupt_service+0x9c>
    ed32:	f894 6028 	ldrb.w	r6, [r4, #40]	; 0x28
    ed36:	b95e      	cbnz	r6, ed50 <am_hal_uart_interrupt_service+0x54>
    if (pui32UartTxIdle == 0)
    ed38:	2d00      	cmp	r5, #0
    ed3a:	d03d      	beq.n	edb8 <am_hal_uart_interrupt_service+0xbc>
    else if ( UARTn(ui32Module)->FR_b.BUSY == false )
    ed3c:	f507 2280 	add.w	r2, r7, #262144	; 0x40000
    ed40:	321c      	adds	r2, #28
    ed42:	0311      	lsls	r1, r2, #12
    ed44:	698b      	ldr	r3, [r1, #24]
    ed46:	0718      	lsls	r0, r3, #28
    ed48:	d534      	bpl.n	edb4 <am_hal_uart_interrupt_service+0xb8>
        *pui32UartTxIdle = false;
    ed4a:	2700      	movs	r7, #0
    ed4c:	602f      	str	r7, [r5, #0]
    ed4e:	e7df      	b.n	ed10 <am_hal_uart_interrupt_service+0x14>
    uint32_t ui32Module = pState->ui32Module;
    ed50:	6a66      	ldr	r6, [r4, #36]	; 0x24
    AM_CRITICAL_BEGIN
    ed52:	f7fe ffbb 	bl	dccc <am_hal_interrupt_master_disable>
    ed56:	f506 2380 	add.w	r3, r6, #262144	; 0x40000
    ed5a:	331c      	adds	r3, #28
    ed5c:	031e      	lsls	r6, r3, #12
    ed5e:	9002      	str	r0, [sp, #8]
        if (am_hal_queue_item_get(&pState->sTxQueue, &pui8Data, 1))
    ed60:	f104 082c 	add.w	r8, r4, #44	; 0x2c
    ed64:	e00d      	b.n	ed82 <am_hal_uart_interrupt_service+0x86>
    ed66:	f000 f9ed 	bl	f144 <am_hal_queue_item_get>
    ed6a:	b190      	cbz	r0, ed92 <am_hal_uart_interrupt_service+0x96>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    ed6c:	6a61      	ldr	r1, [r4, #36]	; 0x24
    ed6e:	f501 2380 	add.w	r3, r1, #262144	; 0x40000
    ed72:	331c      	adds	r3, #28
    ed74:	0318      	lsls	r0, r3, #12
    ed76:	6982      	ldr	r2, [r0, #24]
    ed78:	0691      	lsls	r1, r2, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    ed7a:	bf5c      	itt	pl
    ed7c:	f89d 1003 	ldrbpl.w	r1, [sp, #3]
    ed80:	6001      	strpl	r1, [r0, #0]
    while ( !UARTn(ui32Module)->FR_b.TXFF )
    ed82:	69b3      	ldr	r3, [r6, #24]
    ed84:	069b      	lsls	r3, r3, #26
        if (am_hal_queue_item_get(&pState->sTxQueue, &pui8Data, 1))
    ed86:	f04f 0201 	mov.w	r2, #1
    ed8a:	f10d 0103 	add.w	r1, sp, #3
    ed8e:	4640      	mov	r0, r8
    while ( !UARTn(ui32Module)->FR_b.TXFF )
    ed90:	d5e9      	bpl.n	ed66 <am_hal_uart_interrupt_service+0x6a>
    AM_CRITICAL_END
    ed92:	9802      	ldr	r0, [sp, #8]
    ed94:	f7fe ff9e 	bl	dcd4 <am_hal_interrupt_master_set>
    if (pui32UartTxIdle == 0)
    ed98:	b175      	cbz	r5, edb8 <am_hal_uart_interrupt_service+0xbc>
    if (pState->bEnableTxQueue)
    ed9a:	f894 0028 	ldrb.w	r0, [r4, #40]	; 0x28
    ed9e:	2800      	cmp	r0, #0
    eda0:	d0cc      	beq.n	ed3c <am_hal_uart_interrupt_service+0x40>
        if ( am_hal_queue_empty(&(pState->sTxQueue) )   &&
    eda2:	6b64      	ldr	r4, [r4, #52]	; 0x34
    eda4:	b944      	cbnz	r4, edb8 <am_hal_uart_interrupt_service+0xbc>
            ( UARTn(ui32Module)->FR_b.BUSY == false ) )
    eda6:	f507 2680 	add.w	r6, r7, #262144	; 0x40000
    edaa:	361c      	adds	r6, #28
    edac:	0337      	lsls	r7, r6, #12
    edae:	69b8      	ldr	r0, [r7, #24]
        if ( am_hal_queue_empty(&(pState->sTxQueue) )   &&
    edb0:	0704      	lsls	r4, r0, #28
    edb2:	d401      	bmi.n	edb8 <am_hal_uart_interrupt_service+0xbc>
            *pui32UartTxIdle = true;
    edb4:	2201      	movs	r2, #1
    edb6:	602a      	str	r2, [r5, #0]
    return AM_HAL_STATUS_SUCCESS;
    edb8:	2700      	movs	r7, #0
    edba:	e7a9      	b.n	ed10 <am_hal_uart_interrupt_service+0x14>
    AM_CRITICAL_BEGIN
    edbc:	f7fe ff86 	bl	dccc <am_hal_interrupt_master_disable>
    edc0:	6a61      	ldr	r1, [r4, #36]	; 0x24
    edc2:	9001      	str	r0, [sp, #4]
    edc4:	f501 2280 	add.w	r2, r1, #262144	; 0x40000
    edc8:	321c      	adds	r2, #28
    edca:	0313      	lsls	r3, r2, #12
    edcc:	a902      	add	r1, sp, #8
    uint32_t i = 0;
    edce:	2200      	movs	r2, #0
        if ( UARTn(ui32Module)->FR_b.RXFE )
    edd0:	6998      	ldr	r0, [r3, #24]
    edd2:	06c0      	lsls	r0, r0, #27
    edd4:	d461      	bmi.n	ee9a <am_hal_uart_interrupt_service+0x19e>
            ui32ReadData = UARTn(ui32Module)->DR;
    edd6:	6818      	ldr	r0, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    edd8:	f410 6f70 	tst.w	r0, #3840	; 0xf00
    eddc:	d168      	bne.n	eeb0 <am_hal_uart_interrupt_service+0x1b4>
                pui8Data[i++] = ui32ReadData & 0xFF;
    edde:	468e      	mov	lr, r1
    ede0:	3201      	adds	r2, #1
    ede2:	f80e 0b01 	strb.w	r0, [lr], #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ede6:	f8d3 c018 	ldr.w	ip, [r3, #24]
    edea:	f01c 0f10 	tst.w	ip, #16
                pui8Data[i++] = ui32ReadData & 0xFF;
    edee:	4610      	mov	r0, r2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    edf0:	d153      	bne.n	ee9a <am_hal_uart_interrupt_service+0x19e>
            ui32ReadData = UARTn(ui32Module)->DR;
    edf2:	f8d3 8000 	ldr.w	r8, [r3]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    edf6:	f418 6f70 	tst.w	r8, #3840	; 0xf00
    edfa:	d159      	bne.n	eeb0 <am_hal_uart_interrupt_service+0x1b4>
                pui8Data[i++] = ui32ReadData & 0xFF;
    edfc:	f88e 8000 	strb.w	r8, [lr]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee00:	f8d3 c018 	ldr.w	ip, [r3, #24]
    ee04:	f01c 0f10 	tst.w	ip, #16
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee08:	f102 0201 	add.w	r2, r2, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee0c:	d145      	bne.n	ee9a <am_hal_uart_interrupt_service+0x19e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ee0e:	681a      	ldr	r2, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ee10:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    ee14:	d14c      	bne.n	eeb0 <am_hal_uart_interrupt_service+0x1b4>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee16:	f88e 2001 	strb.w	r2, [lr, #1]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee1a:	f8d3 8018 	ldr.w	r8, [r3, #24]
    ee1e:	f018 0f10 	tst.w	r8, #16
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee22:	f100 0202 	add.w	r2, r0, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee26:	d138      	bne.n	ee9a <am_hal_uart_interrupt_service+0x19e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ee28:	681a      	ldr	r2, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ee2a:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    ee2e:	d13f      	bne.n	eeb0 <am_hal_uart_interrupt_service+0x1b4>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee30:	70ca      	strb	r2, [r1, #3]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee32:	f8d3 c018 	ldr.w	ip, [r3, #24]
    ee36:	f01c 0f10 	tst.w	ip, #16
    ee3a:	f101 0104 	add.w	r1, r1, #4
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee3e:	f100 0203 	add.w	r2, r0, #3
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee42:	d12a      	bne.n	ee9a <am_hal_uart_interrupt_service+0x19e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ee44:	681a      	ldr	r2, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ee46:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    ee4a:	d131      	bne.n	eeb0 <am_hal_uart_interrupt_service+0x1b4>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee4c:	700a      	strb	r2, [r1, #0]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee4e:	6999      	ldr	r1, [r3, #24]
    ee50:	06c9      	lsls	r1, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee52:	f100 0204 	add.w	r2, r0, #4
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee56:	d420      	bmi.n	ee9a <am_hal_uart_interrupt_service+0x19e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ee58:	681a      	ldr	r2, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ee5a:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    ee5e:	d127      	bne.n	eeb0 <am_hal_uart_interrupt_service+0x1b4>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee60:	f88e 2004 	strb.w	r2, [lr, #4]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee64:	6999      	ldr	r1, [r3, #24]
    ee66:	06c9      	lsls	r1, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee68:	f100 0205 	add.w	r2, r0, #5
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee6c:	d415      	bmi.n	ee9a <am_hal_uart_interrupt_service+0x19e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ee6e:	681a      	ldr	r2, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ee70:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    ee74:	d11c      	bne.n	eeb0 <am_hal_uart_interrupt_service+0x1b4>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee76:	f88e 2005 	strb.w	r2, [lr, #5]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee7a:	6999      	ldr	r1, [r3, #24]
    ee7c:	06c9      	lsls	r1, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee7e:	f100 0206 	add.w	r2, r0, #6
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee82:	d40a      	bmi.n	ee9a <am_hal_uart_interrupt_service+0x19e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ee84:	6819      	ldr	r1, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ee86:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    ee8a:	d111      	bne.n	eeb0 <am_hal_uart_interrupt_service+0x1b4>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee8c:	1dc2      	adds	r2, r0, #7
    while (i < ui32NumBytes)
    ee8e:	2a20      	cmp	r2, #32
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee90:	f88e 1006 	strb.w	r1, [lr, #6]
    ee94:	f10e 0107 	add.w	r1, lr, #7
    while (i < ui32NumBytes)
    ee98:	d19a      	bne.n	edd0 <am_hal_uart_interrupt_service+0xd4>
        if (!am_hal_queue_item_add(&pState->sRxQueue, pui8Data,
    ee9a:	a902      	add	r1, sp, #8
    ee9c:	f104 0048 	add.w	r0, r4, #72	; 0x48
    eea0:	f000 f84c 	bl	ef3c <am_hal_queue_item_add>
    eea4:	b938      	cbnz	r0, eeb6 <am_hal_uart_interrupt_service+0x1ba>
            ui32ErrorStatus = AM_HAL_UART_STATUS_RX_QUEUE_FULL;
    eea6:	4f07      	ldr	r7, [pc, #28]	; (eec4 <am_hal_uart_interrupt_service+0x1c8>)
    AM_CRITICAL_END
    eea8:	9801      	ldr	r0, [sp, #4]
    eeaa:	f7fe ff13 	bl	dcd4 <am_hal_interrupt_master_set>
    eeae:	e72f      	b.n	ed10 <am_hal_uart_interrupt_service+0x14>
                ui32ErrorStatus =  AM_HAL_UART_STATUS_BUS_ERROR;
    eeb0:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
    eeb4:	e7f8      	b.n	eea8 <am_hal_uart_interrupt_service+0x1ac>
    AM_CRITICAL_END
    eeb6:	9801      	ldr	r0, [sp, #4]
    eeb8:	f7fe ff0c 	bl	dcd4 <am_hal_interrupt_master_set>
    eebc:	e737      	b.n	ed2e <am_hal_uart_interrupt_service+0x32>
    eebe:	bf00      	nop
    eec0:	01ea9e06 	.word	0x01ea9e06
    eec4:	08000001 	.word	0x08000001

0000eec8 <am_hal_uart_interrupt_clear>:
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    eec8:	6803      	ldr	r3, [r0, #0]
    eeca:	4a07      	ldr	r2, [pc, #28]	; (eee8 <am_hal_uart_interrupt_clear+0x20>)
    eecc:	f023 4c7e 	bic.w	ip, r3, #4261412864	; 0xfe000000
    eed0:	4594      	cmp	ip, r2
    eed2:	d001      	beq.n	eed8 <am_hal_uart_interrupt_clear+0x10>
        return AM_HAL_STATUS_INVALID_HANDLE;
    eed4:	2002      	movs	r0, #2
#else // AM_CMSIS_REGS
    AM_REGn(UART, ui32Module, IEC) = ui32IntMask;
#endif // AM_CMSIS_REGS

    return AM_HAL_STATUS_SUCCESS;
} // am_hal_uart_interrupt_clear()
    eed6:	4770      	bx	lr
    UARTn(ui32Module)->IEC = ui32IntMask;
    eed8:	6a40      	ldr	r0, [r0, #36]	; 0x24
    eeda:	f500 2280 	add.w	r2, r0, #262144	; 0x40000
    eede:	321c      	adds	r2, #28
    eee0:	0313      	lsls	r3, r2, #12
    return AM_HAL_STATUS_SUCCESS;
    eee2:	2000      	movs	r0, #0
    UARTn(ui32Module)->IEC = ui32IntMask;
    eee4:	6459      	str	r1, [r3, #68]	; 0x44
    return AM_HAL_STATUS_SUCCESS;
    eee6:	4770      	bx	lr
    eee8:	01ea9e06 	.word	0x01ea9e06

0000eeec <am_hal_uart_interrupt_status_get>:
// Returns the interrupt status.
//
//*****************************************************************************
uint32_t
am_hal_uart_interrupt_status_get(void *pHandle, uint32_t *pui32Status, bool bEnabledOnly)
{
    eeec:	b410      	push	{r4}
    am_hal_uart_state_t *pState = (am_hal_uart_state_t *) pHandle;
    uint32_t ui32Module = pState->ui32Module;

    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    eeee:	6803      	ldr	r3, [r0, #0]
    eef0:	4c0b      	ldr	r4, [pc, #44]	; (ef20 <am_hal_uart_interrupt_status_get+0x34>)
    eef2:	f023 4c7e 	bic.w	ip, r3, #4261412864	; 0xfe000000
    eef6:	45a4      	cmp	ip, r4
    eef8:	d003      	beq.n	ef02 <am_hal_uart_interrupt_status_get+0x16>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    eefa:	2002      	movs	r0, #2
        *pui32Status = AM_REGn(UART, ui32Module, IES);
    }
#endif // AM_CMSIS_REGS

    return AM_HAL_STATUS_SUCCESS;
} // am_hal_uart_interrupt_status_get()
    eefc:	f85d 4b04 	ldr.w	r4, [sp], #4
    ef00:	4770      	bx	lr
    uint32_t ui32Module = pState->ui32Module;
    ef02:	6a40      	ldr	r0, [r0, #36]	; 0x24
    *pui32Status = bEnabledOnly ? UARTn(ui32Module)->MIS : UARTn(ui32Module)->IES;
    ef04:	f500 2480 	add.w	r4, r0, #262144	; 0x40000
    ef08:	341c      	adds	r4, #28
    ef0a:	0323      	lsls	r3, r4, #12
    ef0c:	b12a      	cbz	r2, ef1a <am_hal_uart_interrupt_status_get+0x2e>
    ef0e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    ef10:	600a      	str	r2, [r1, #0]
    return AM_HAL_STATUS_SUCCESS;
    ef12:	2000      	movs	r0, #0
} // am_hal_uart_interrupt_status_get()
    ef14:	f85d 4b04 	ldr.w	r4, [sp], #4
    ef18:	4770      	bx	lr
    *pui32Status = bEnabledOnly ? UARTn(ui32Module)->MIS : UARTn(ui32Module)->IES;
    ef1a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    ef1c:	e7f8      	b.n	ef10 <am_hal_uart_interrupt_status_get+0x24>
    ef1e:	bf00      	nop
    ef20:	01ea9e06 	.word	0x01ea9e06

0000ef24 <am_hal_queue_init>:
//
//*****************************************************************************
void
am_hal_queue_init(am_hal_queue_t *psQueue, void *pvData, uint32_t ui32ItemSize,
                  uint32_t ui32ArraySize)
{
    ef24:	b410      	push	{r4}
    psQueue->ui32WriteIndex = 0;
    ef26:	2400      	movs	r4, #0
    ef28:	6004      	str	r4, [r0, #0]
    psQueue->ui32ReadIndex = 0;
    ef2a:	6044      	str	r4, [r0, #4]
    psQueue->ui32Length = 0;
    ef2c:	6084      	str	r4, [r0, #8]
    psQueue->ui32Capacity = ui32ArraySize;
    ef2e:	60c3      	str	r3, [r0, #12]
    psQueue->ui32ItemSize = ui32ItemSize;
    ef30:	6102      	str	r2, [r0, #16]
    psQueue->pui8Data = (uint8_t *) pvData;
    ef32:	6141      	str	r1, [r0, #20]
}
    ef34:	f85d 4b04 	ldr.w	r4, [sp], #4
    ef38:	4770      	bx	lr
    ef3a:	bf00      	nop

0000ef3c <am_hal_queue_item_add>:
//! didn't have enough space.
//
//*****************************************************************************
bool
am_hal_queue_item_add(am_hal_queue_t *psQueue, const void *pvSource, uint32_t ui32NumItems)
{
    ef3c:	b5f0      	push	{r4, r5, r6, r7, lr}
    ef3e:	4604      	mov	r4, r0
    uint8_t *pui8Source;
    uint32_t ui32Bytes = ui32NumItems * psQueue->ui32ItemSize;
    ef40:	6905      	ldr	r5, [r0, #16]
{
    ef42:	b083      	sub	sp, #12
    uint32_t ui32Bytes = ui32NumItems * psQueue->ui32ItemSize;
    ef44:	fb05 f502 	mul.w	r5, r5, r2
{
    ef48:	460f      	mov	r7, r1
    bool bSuccess = false;

    pui8Source = (uint8_t *) pvSource;

    AM_CRITICAL_BEGIN
    ef4a:	f7fe febf 	bl	dccc <am_hal_interrupt_master_disable>

    //
    // Check to make sure that the buffer isn't already full
    //
    if ( am_hal_queue_space_left(psQueue) >= ui32Bytes )
    ef4e:	68e3      	ldr	r3, [r4, #12]
    ef50:	68a2      	ldr	r2, [r4, #8]
    AM_CRITICAL_BEGIN
    ef52:	9001      	str	r0, [sp, #4]
    if ( am_hal_queue_space_left(psQueue) >= ui32Bytes )
    ef54:	1a99      	subs	r1, r3, r2
    ef56:	428d      	cmp	r5, r1
    ef58:	f200 8081 	bhi.w	f05e <am_hal_queue_item_add+0x122>
    {
        //
        // Loop over the bytes in the source array.
        //
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ef5c:	2d00      	cmp	r5, #0
    ef5e:	d075      	beq.n	f04c <am_hal_queue_item_add+0x110>
    ef60:	6826      	ldr	r6, [r4, #0]
    ef62:	2f00      	cmp	r7, #0
    ef64:	d07d      	beq.n	f062 <am_hal_queue_item_add+0x126>
            // Write the value to the buffer, but only if the source pointer is
            // valid.
            //
            if (pvSource)
            {
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    ef66:	4638      	mov	r0, r7
    ef68:	6963      	ldr	r3, [r4, #20]
    ef6a:	f810 2b01 	ldrb.w	r2, [r0], #1
    ef6e:	559a      	strb	r2, [r3, r6]
            }

            //
            // Advance the write index, making sure to wrap if necessary.
            //
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ef70:	6821      	ldr	r1, [r4, #0]
    ef72:	f8d4 e00c 	ldr.w	lr, [r4, #12]
    ef76:	1c4a      	adds	r2, r1, #1
    ef78:	197e      	adds	r6, r7, r5
    ef7a:	43ff      	mvns	r7, r7
    ef7c:	fbb2 fcfe 	udiv	ip, r2, lr
    ef80:	4437      	add	r7, r6
    ef82:	fb0e 231c 	mls	r3, lr, ip, r2
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ef86:	42b0      	cmp	r0, r6
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ef88:	6023      	str	r3, [r4, #0]
    ef8a:	f007 0103 	and.w	r1, r7, #3
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ef8e:	d05c      	beq.n	f04a <am_hal_queue_item_add+0x10e>
    ef90:	b349      	cbz	r1, efe6 <am_hal_queue_item_add+0xaa>
    ef92:	2901      	cmp	r1, #1
    ef94:	d019      	beq.n	efca <am_hal_queue_item_add+0x8e>
    ef96:	2902      	cmp	r1, #2
    ef98:	d00b      	beq.n	efb2 <am_hal_queue_item_add+0x76>
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    ef9a:	6962      	ldr	r2, [r4, #20]
    ef9c:	f810 7b01 	ldrb.w	r7, [r0], #1
    efa0:	54d7      	strb	r7, [r2, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    efa2:	6823      	ldr	r3, [r4, #0]
    efa4:	68e1      	ldr	r1, [r4, #12]
    efa6:	1c5a      	adds	r2, r3, #1
    efa8:	fbb2 f7f1 	udiv	r7, r2, r1
    efac:	fb01 2317 	mls	r3, r1, r7, r2
    efb0:	6023      	str	r3, [r4, #0]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    efb2:	6962      	ldr	r2, [r4, #20]
    efb4:	f810 1b01 	ldrb.w	r1, [r0], #1
    efb8:	54d1      	strb	r1, [r2, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    efba:	6823      	ldr	r3, [r4, #0]
    efbc:	68e7      	ldr	r7, [r4, #12]
    efbe:	1c5a      	adds	r2, r3, #1
    efc0:	fbb2 f1f7 	udiv	r1, r2, r7
    efc4:	fb07 2311 	mls	r3, r7, r1, r2
    efc8:	6023      	str	r3, [r4, #0]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    efca:	6967      	ldr	r7, [r4, #20]
    efcc:	f810 2b01 	ldrb.w	r2, [r0], #1
    efd0:	54fa      	strb	r2, [r7, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    efd2:	6823      	ldr	r3, [r4, #0]
    efd4:	68e1      	ldr	r1, [r4, #12]
    efd6:	1c5f      	adds	r7, r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    efd8:	42b0      	cmp	r0, r6
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    efda:	fbb7 f2f1 	udiv	r2, r7, r1
    efde:	fb01 7312 	mls	r3, r1, r2, r7
    efe2:	6023      	str	r3, [r4, #0]
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    efe4:	d031      	beq.n	f04a <am_hal_queue_item_add+0x10e>
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    efe6:	4686      	mov	lr, r0
    efe8:	6967      	ldr	r7, [r4, #20]
    efea:	f81e 1b01 	ldrb.w	r1, [lr], #1
    efee:	54f9      	strb	r1, [r7, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    eff0:	6823      	ldr	r3, [r4, #0]
    eff2:	68e2      	ldr	r2, [r4, #12]
    eff4:	1c5f      	adds	r7, r3, #1
    eff6:	fbb7 f1f2 	udiv	r1, r7, r2
    effa:	fb02 7311 	mls	r3, r2, r1, r7
    effe:	6023      	str	r3, [r4, #0]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    f000:	6962      	ldr	r2, [r4, #20]
    f002:	7847      	ldrb	r7, [r0, #1]
    f004:	54d7      	strb	r7, [r2, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f006:	6823      	ldr	r3, [r4, #0]
    f008:	68e1      	ldr	r1, [r4, #12]
    f00a:	1c5f      	adds	r7, r3, #1
    f00c:	fbb7 f2f1 	udiv	r2, r7, r1
    f010:	fb01 7312 	mls	r3, r1, r2, r7
    f014:	6023      	str	r3, [r4, #0]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    f016:	6961      	ldr	r1, [r4, #20]
    f018:	f89e 7001 	ldrb.w	r7, [lr, #1]
    f01c:	54cf      	strb	r7, [r1, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f01e:	6822      	ldr	r2, [r4, #0]
    f020:	68e7      	ldr	r7, [r4, #12]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    f022:	6961      	ldr	r1, [r4, #20]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f024:	3201      	adds	r2, #1
    f026:	fbb2 fcf7 	udiv	ip, r2, r7
    f02a:	fb07 231c 	mls	r3, r7, ip, r2
    f02e:	6023      	str	r3, [r4, #0]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    f030:	78c7      	ldrb	r7, [r0, #3]
    f032:	54cf      	strb	r7, [r1, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f034:	6822      	ldr	r2, [r4, #0]
    f036:	68e1      	ldr	r1, [r4, #12]
    f038:	1c57      	adds	r7, r2, #1
    f03a:	3004      	adds	r0, #4
    f03c:	fbb7 f2f1 	udiv	r2, r7, r1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f040:	42b0      	cmp	r0, r6
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f042:	fb01 7312 	mls	r3, r1, r2, r7
    f046:	6023      	str	r3, [r4, #0]
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f048:	d1cd      	bne.n	efe6 <am_hal_queue_item_add+0xaa>
    f04a:	68a2      	ldr	r2, [r4, #8]
        }

        //
        // Update the length value appropriately.
        //
        psQueue->ui32Length += ui32Bytes;
    f04c:	442a      	add	r2, r5
    f04e:	60a2      	str	r2, [r4, #8]

        //
        // Report a success.
        //
        bSuccess = true;
    f050:	2401      	movs	r4, #1
        // failure.
        //
        bSuccess = false;
    }

    AM_CRITICAL_END
    f052:	9801      	ldr	r0, [sp, #4]
    f054:	f7fe fe3e 	bl	dcd4 <am_hal_interrupt_master_set>

    return bSuccess;
}
    f058:	4620      	mov	r0, r4
    f05a:	b003      	add	sp, #12
    f05c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        bSuccess = false;
    f05e:	2400      	movs	r4, #0
    f060:	e7f7      	b.n	f052 <am_hal_queue_item_add+0x116>
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f062:	1c70      	adds	r0, r6, #1
    f064:	fbb0 fef3 	udiv	lr, r0, r3
    f068:	fb03 011e 	mls	r1, r3, lr, r0
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f06c:	2001      	movs	r0, #1
    f06e:	1e6e      	subs	r6, r5, #1
    f070:	4285      	cmp	r5, r0
    f072:	f006 0707 	and.w	r7, r6, #7
    f076:	d063      	beq.n	f140 <am_hal_queue_item_add+0x204>
    f078:	b3bf      	cbz	r7, f0ea <am_hal_queue_item_add+0x1ae>
    f07a:	2f01      	cmp	r7, #1
    f07c:	d02d      	beq.n	f0da <am_hal_queue_item_add+0x19e>
    f07e:	2f02      	cmp	r7, #2
    f080:	d025      	beq.n	f0ce <am_hal_queue_item_add+0x192>
    f082:	2f03      	cmp	r7, #3
    f084:	d01d      	beq.n	f0c2 <am_hal_queue_item_add+0x186>
    f086:	2f04      	cmp	r7, #4
    f088:	d015      	beq.n	f0b6 <am_hal_queue_item_add+0x17a>
    f08a:	2f05      	cmp	r7, #5
    f08c:	d00d      	beq.n	f0aa <am_hal_queue_item_add+0x16e>
    f08e:	2f06      	cmp	r7, #6
    f090:	d005      	beq.n	f09e <am_hal_queue_item_add+0x162>
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f092:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f094:	2002      	movs	r0, #2
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f096:	fbb1 fcf3 	udiv	ip, r1, r3
    f09a:	fb03 111c 	mls	r1, r3, ip, r1
    f09e:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f0a0:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f0a2:	fbb1 f6f3 	udiv	r6, r1, r3
    f0a6:	fb03 1116 	mls	r1, r3, r6, r1
    f0aa:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f0ac:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f0ae:	fbb1 f7f3 	udiv	r7, r1, r3
    f0b2:	fb03 1117 	mls	r1, r3, r7, r1
    f0b6:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f0b8:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f0ba:	fbb1 fef3 	udiv	lr, r1, r3
    f0be:	fb03 111e 	mls	r1, r3, lr, r1
    f0c2:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f0c4:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f0c6:	fbb1 fcf3 	udiv	ip, r1, r3
    f0ca:	fb03 111c 	mls	r1, r3, ip, r1
    f0ce:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f0d0:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f0d2:	fbb1 f6f3 	udiv	r6, r1, r3
    f0d6:	fb03 1116 	mls	r1, r3, r6, r1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f0da:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f0dc:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f0de:	4285      	cmp	r5, r0
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f0e0:	fbb1 f7f3 	udiv	r7, r1, r3
    f0e4:	fb03 1117 	mls	r1, r3, r7, r1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f0e8:	d02a      	beq.n	f140 <am_hal_queue_item_add+0x204>
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f0ea:	3101      	adds	r1, #1
    f0ec:	fbb1 fef3 	udiv	lr, r1, r3
    f0f0:	fb03 161e 	mls	r6, r3, lr, r1
    f0f4:	1c77      	adds	r7, r6, #1
    f0f6:	fbb7 fcf3 	udiv	ip, r7, r3
    f0fa:	fb03 711c 	mls	r1, r3, ip, r7
    f0fe:	1c4e      	adds	r6, r1, #1
    f100:	fbb6 f7f3 	udiv	r7, r6, r3
    f104:	fb03 6117 	mls	r1, r3, r7, r6
    f108:	1c4e      	adds	r6, r1, #1
    f10a:	fbb6 f7f3 	udiv	r7, r6, r3
    f10e:	fb03 6117 	mls	r1, r3, r7, r6
    f112:	1c4e      	adds	r6, r1, #1
    f114:	fbb6 f7f3 	udiv	r7, r6, r3
    f118:	fb03 6117 	mls	r1, r3, r7, r6
    f11c:	1c4e      	adds	r6, r1, #1
    f11e:	fbb6 f7f3 	udiv	r7, r6, r3
    f122:	fb03 6117 	mls	r1, r3, r7, r6
    f126:	1c4e      	adds	r6, r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f128:	3008      	adds	r0, #8
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f12a:	fbb6 f7f3 	udiv	r7, r6, r3
    f12e:	fb03 6117 	mls	r1, r3, r7, r6
    f132:	1c4e      	adds	r6, r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f134:	4285      	cmp	r5, r0
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f136:	fbb6 f7f3 	udiv	r7, r6, r3
    f13a:	fb03 6117 	mls	r1, r3, r7, r6
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f13e:	d1d4      	bne.n	f0ea <am_hal_queue_item_add+0x1ae>
    f140:	6021      	str	r1, [r4, #0]
    f142:	e783      	b.n	f04c <am_hal_queue_item_add+0x110>

0000f144 <am_hal_queue_item_get>:
//! queue, or false if the queue didn't have that many items to pull.
//
//*****************************************************************************
bool
am_hal_queue_item_get(am_hal_queue_t *psQueue, void *pvDest, uint32_t ui32NumItems)
{
    f144:	b5f0      	push	{r4, r5, r6, r7, lr}
    f146:	4604      	mov	r4, r0
    uint8_t *pui8Dest;
    uint32_t ui32Bytes = ui32NumItems * psQueue->ui32ItemSize;
    f148:	6905      	ldr	r5, [r0, #16]
{
    f14a:	b083      	sub	sp, #12
    uint32_t ui32Bytes = ui32NumItems * psQueue->ui32ItemSize;
    f14c:	fb05 f502 	mul.w	r5, r5, r2
{
    f150:	460e      	mov	r6, r1
    bool bSuccess = false;

    pui8Dest = (uint8_t *) pvDest;

    AM_CRITICAL_BEGIN
    f152:	f7fe fdbb 	bl	dccc <am_hal_interrupt_master_disable>

    //
    // Check to make sure that the buffer isn't empty
    //
    if ( am_hal_queue_data_left(psQueue) >= ui32Bytes )
    f156:	68a7      	ldr	r7, [r4, #8]
    AM_CRITICAL_BEGIN
    f158:	9001      	str	r0, [sp, #4]
    if ( am_hal_queue_data_left(psQueue) >= ui32Bytes )
    f15a:	42bd      	cmp	r5, r7
    f15c:	f200 8083 	bhi.w	f266 <am_hal_queue_item_get+0x122>
    {
        //
        // Loop over the bytes in the destination array.
        //
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f160:	2d00      	cmp	r5, #0
    f162:	d077      	beq.n	f254 <am_hal_queue_item_get+0x110>
    f164:	6863      	ldr	r3, [r4, #4]
    f166:	2e00      	cmp	r6, #0
    f168:	d07f      	beq.n	f26a <am_hal_queue_item_get+0x126>
            // Grab the next value from the buffer, but only if the
            // destination pointer is valid.
            //
            if (pvDest)
            {
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f16a:	6962      	ldr	r2, [r4, #20]
    f16c:	4630      	mov	r0, r6
    f16e:	5cd1      	ldrb	r1, [r2, r3]
    f170:	f800 1b01 	strb.w	r1, [r0], #1
            }

            //
            // Advance the read index, wrapping if needed.
            //
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f174:	6863      	ldr	r3, [r4, #4]
    f176:	68e7      	ldr	r7, [r4, #12]
    f178:	1c5a      	adds	r2, r3, #1
    f17a:	1971      	adds	r1, r6, r5
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f17c:	4281      	cmp	r1, r0
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f17e:	fbb2 f6f7 	udiv	r6, r2, r7
    f182:	fb07 2316 	mls	r3, r7, r6, r2
    f186:	f105 37ff 	add.w	r7, r5, #4294967295
    f18a:	6063      	str	r3, [r4, #4]
    f18c:	f007 0203 	and.w	r2, r7, #3
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f190:	d05f      	beq.n	f252 <am_hal_queue_item_get+0x10e>
    f192:	b362      	cbz	r2, f1ee <am_hal_queue_item_get+0xaa>
    f194:	2a01      	cmp	r2, #1
    f196:	d01b      	beq.n	f1d0 <am_hal_queue_item_get+0x8c>
    f198:	2a02      	cmp	r2, #2
    f19a:	d00c      	beq.n	f1b6 <am_hal_queue_item_get+0x72>
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f19c:	6966      	ldr	r6, [r4, #20]
    f19e:	f816 c003 	ldrb.w	ip, [r6, r3]
    f1a2:	f800 cb01 	strb.w	ip, [r0], #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f1a6:	6863      	ldr	r3, [r4, #4]
    f1a8:	68e7      	ldr	r7, [r4, #12]
    f1aa:	1c5a      	adds	r2, r3, #1
    f1ac:	fbb2 f6f7 	udiv	r6, r2, r7
    f1b0:	fb07 2316 	mls	r3, r7, r6, r2
    f1b4:	6063      	str	r3, [r4, #4]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f1b6:	6967      	ldr	r7, [r4, #20]
    f1b8:	f817 e003 	ldrb.w	lr, [r7, r3]
    f1bc:	f800 eb01 	strb.w	lr, [r0], #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f1c0:	6863      	ldr	r3, [r4, #4]
    f1c2:	68e6      	ldr	r6, [r4, #12]
    f1c4:	1c5a      	adds	r2, r3, #1
    f1c6:	fbb2 f7f6 	udiv	r7, r2, r6
    f1ca:	fb06 2317 	mls	r3, r6, r7, r2
    f1ce:	6063      	str	r3, [r4, #4]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f1d0:	6966      	ldr	r6, [r4, #20]
    f1d2:	f816 c003 	ldrb.w	ip, [r6, r3]
    f1d6:	f800 cb01 	strb.w	ip, [r0], #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f1da:	6863      	ldr	r3, [r4, #4]
    f1dc:	68e7      	ldr	r7, [r4, #12]
    f1de:	1c5a      	adds	r2, r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f1e0:	4281      	cmp	r1, r0
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f1e2:	fbb2 f6f7 	udiv	r6, r2, r7
    f1e6:	fb07 2316 	mls	r3, r7, r6, r2
    f1ea:	6063      	str	r3, [r4, #4]
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f1ec:	d031      	beq.n	f252 <am_hal_queue_item_get+0x10e>
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f1ee:	6962      	ldr	r2, [r4, #20]
    f1f0:	4686      	mov	lr, r0
    f1f2:	5cd6      	ldrb	r6, [r2, r3]
    f1f4:	f80e 6b01 	strb.w	r6, [lr], #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f1f8:	6863      	ldr	r3, [r4, #4]
    f1fa:	68e7      	ldr	r7, [r4, #12]
    f1fc:	1c5a      	adds	r2, r3, #1
    f1fe:	fbb2 f6f7 	udiv	r6, r2, r7
    f202:	fb07 2316 	mls	r3, r7, r6, r2
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f206:	6967      	ldr	r7, [r4, #20]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f208:	6063      	str	r3, [r4, #4]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f20a:	5cfa      	ldrb	r2, [r7, r3]
    f20c:	7042      	strb	r2, [r0, #1]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f20e:	6863      	ldr	r3, [r4, #4]
    f210:	68e6      	ldr	r6, [r4, #12]
    f212:	1c5f      	adds	r7, r3, #1
    f214:	fbb7 f2f6 	udiv	r2, r7, r6
    f218:	fb06 7312 	mls	r3, r6, r2, r7
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f21c:	6966      	ldr	r6, [r4, #20]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f21e:	6063      	str	r3, [r4, #4]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f220:	5cf7      	ldrb	r7, [r6, r3]
    f222:	f88e 7001 	strb.w	r7, [lr, #1]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f226:	6862      	ldr	r2, [r4, #4]
    f228:	68e7      	ldr	r7, [r4, #12]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f22a:	6966      	ldr	r6, [r4, #20]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f22c:	3201      	adds	r2, #1
    f22e:	fbb2 fcf7 	udiv	ip, r2, r7
    f232:	fb07 231c 	mls	r3, r7, ip, r2
    f236:	6063      	str	r3, [r4, #4]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f238:	5cf7      	ldrb	r7, [r6, r3]
    f23a:	70c7      	strb	r7, [r0, #3]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f23c:	6866      	ldr	r6, [r4, #4]
    f23e:	68e7      	ldr	r7, [r4, #12]
    f240:	1c72      	adds	r2, r6, #1
    f242:	3004      	adds	r0, #4
    f244:	fbb2 f6f7 	udiv	r6, r2, r7
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f248:	4281      	cmp	r1, r0
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f24a:	fb07 2316 	mls	r3, r7, r6, r2
    f24e:	6063      	str	r3, [r4, #4]
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f250:	d1cd      	bne.n	f1ee <am_hal_queue_item_get+0xaa>
    f252:	68a7      	ldr	r7, [r4, #8]
        }

        //
        // Adjust the length value to reflect the change.
        //
        psQueue->ui32Length -= ui32Bytes;
    f254:	1b7f      	subs	r7, r7, r5
    f256:	60a7      	str	r7, [r4, #8]

        //
        // Report a success.
        //
        bSuccess = true;
    f258:	2401      	movs	r4, #1
        // If the buffer didn't have enough data, just return false.
        //
        bSuccess = false;
    }

    AM_CRITICAL_END
    f25a:	9801      	ldr	r0, [sp, #4]
    f25c:	f7fe fd3a 	bl	dcd4 <am_hal_interrupt_master_set>

    return bSuccess;
}
    f260:	4620      	mov	r0, r4
    f262:	b003      	add	sp, #12
    f264:	bdf0      	pop	{r4, r5, r6, r7, pc}
        bSuccess = false;
    f266:	2400      	movs	r4, #0
    f268:	e7f7      	b.n	f25a <am_hal_queue_item_get+0x116>
    f26a:	68e1      	ldr	r1, [r4, #12]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f26c:	1c58      	adds	r0, r3, #1
    f26e:	fbb0 fef1 	udiv	lr, r0, r1
    f272:	fb01 031e 	mls	r3, r1, lr, r0
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f276:	2001      	movs	r0, #1
    f278:	1e6a      	subs	r2, r5, #1
    f27a:	4285      	cmp	r5, r0
    f27c:	f002 0607 	and.w	r6, r2, #7
    f280:	d063      	beq.n	f34a <am_hal_queue_item_get+0x206>
    f282:	b3be      	cbz	r6, f2f4 <am_hal_queue_item_get+0x1b0>
    f284:	2e01      	cmp	r6, #1
    f286:	d02d      	beq.n	f2e4 <am_hal_queue_item_get+0x1a0>
    f288:	2e02      	cmp	r6, #2
    f28a:	d025      	beq.n	f2d8 <am_hal_queue_item_get+0x194>
    f28c:	2e03      	cmp	r6, #3
    f28e:	d01d      	beq.n	f2cc <am_hal_queue_item_get+0x188>
    f290:	2e04      	cmp	r6, #4
    f292:	d015      	beq.n	f2c0 <am_hal_queue_item_get+0x17c>
    f294:	2e05      	cmp	r6, #5
    f296:	d00d      	beq.n	f2b4 <am_hal_queue_item_get+0x170>
    f298:	2e06      	cmp	r6, #6
    f29a:	d005      	beq.n	f2a8 <am_hal_queue_item_get+0x164>
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f29c:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f29e:	2002      	movs	r0, #2
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f2a0:	fbb3 f2f1 	udiv	r2, r3, r1
    f2a4:	fb01 3312 	mls	r3, r1, r2, r3
    f2a8:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f2aa:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f2ac:	fbb3 fcf1 	udiv	ip, r3, r1
    f2b0:	fb01 331c 	mls	r3, r1, ip, r3
    f2b4:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f2b6:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f2b8:	fbb3 fef1 	udiv	lr, r3, r1
    f2bc:	fb01 331e 	mls	r3, r1, lr, r3
    f2c0:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f2c2:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f2c4:	fbb3 f6f1 	udiv	r6, r3, r1
    f2c8:	fb01 3316 	mls	r3, r1, r6, r3
    f2cc:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f2ce:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f2d0:	fbb3 f2f1 	udiv	r2, r3, r1
    f2d4:	fb01 3312 	mls	r3, r1, r2, r3
    f2d8:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f2da:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f2dc:	fbb3 fcf1 	udiv	ip, r3, r1
    f2e0:	fb01 331c 	mls	r3, r1, ip, r3
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f2e4:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f2e6:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f2e8:	4285      	cmp	r5, r0
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f2ea:	fbb3 fef1 	udiv	lr, r3, r1
    f2ee:	fb01 331e 	mls	r3, r1, lr, r3
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f2f2:	d02a      	beq.n	f34a <am_hal_queue_item_get+0x206>
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f2f4:	3301      	adds	r3, #1
    f2f6:	fbb3 f6f1 	udiv	r6, r3, r1
    f2fa:	fb01 3216 	mls	r2, r1, r6, r3
    f2fe:	1c56      	adds	r6, r2, #1
    f300:	fbb6 fcf1 	udiv	ip, r6, r1
    f304:	fb01 631c 	mls	r3, r1, ip, r6
    f308:	1c5a      	adds	r2, r3, #1
    f30a:	fbb2 f6f1 	udiv	r6, r2, r1
    f30e:	fb01 2316 	mls	r3, r1, r6, r2
    f312:	1c5a      	adds	r2, r3, #1
    f314:	fbb2 f6f1 	udiv	r6, r2, r1
    f318:	fb01 2316 	mls	r3, r1, r6, r2
    f31c:	1c5a      	adds	r2, r3, #1
    f31e:	fbb2 f6f1 	udiv	r6, r2, r1
    f322:	fb01 2316 	mls	r3, r1, r6, r2
    f326:	1c5a      	adds	r2, r3, #1
    f328:	fbb2 f6f1 	udiv	r6, r2, r1
    f32c:	fb01 2316 	mls	r3, r1, r6, r2
    f330:	1c5a      	adds	r2, r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f332:	3008      	adds	r0, #8
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f334:	fbb2 f6f1 	udiv	r6, r2, r1
    f338:	fb01 2316 	mls	r3, r1, r6, r2
    f33c:	1c5a      	adds	r2, r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f33e:	4285      	cmp	r5, r0
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f340:	fbb2 f6f1 	udiv	r6, r2, r1
    f344:	fb01 2316 	mls	r3, r1, r6, r2
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f348:	d1d4      	bne.n	f2f4 <am_hal_queue_item_get+0x1b0>
    f34a:	6063      	str	r3, [r4, #4]
    f34c:	e782      	b.n	f254 <am_hal_queue_item_get+0x110>
    f34e:	bf00      	nop
    f350:	6c6c6548 	.word	0x6c6c6548
    f354:	6f57206f 	.word	0x6f57206f
    f358:	21646c72 	.word	0x21646c72
    f35c:	00000a0a 	.word	0x00000a0a
    f360:	646e6556 	.word	0x646e6556
    f364:	4e20726f 	.word	0x4e20726f
    f368:	3a656d61 	.word	0x3a656d61
    f36c:	0a732520 	.word	0x0a732520
    f370:	00000000 	.word	0x00000000
    f374:	69766544 	.word	0x69766544
    f378:	74206563 	.word	0x74206563
    f37c:	3a657079 	.word	0x3a657079
    f380:	0a732520 	.word	0x0a732520
    f384:	00000000 	.word	0x00000000
    f388:	00736559 	.word	0x00736559
    f38c:	00006f4e 	.word	0x00006f4e
    f390:	6c617551 	.word	0x6c617551
    f394:	65696669 	.word	0x65696669
    f398:	25203a64 	.word	0x25203a64
    f39c:	00000a73 	.word	0x00000a73
    f3a0:	69766544 	.word	0x69766544
    f3a4:	49206563 	.word	0x49206563
    f3a8:	3a6f666e 	.word	0x3a6f666e
    f3ac:	6150090a 	.word	0x6150090a
    f3b0:	6e207472 	.word	0x6e207472
    f3b4:	65626d75 	.word	0x65626d75
    f3b8:	30203a72 	.word	0x30203a72
    f3bc:	38302578 	.word	0x38302578
    f3c0:	43090a58 	.word	0x43090a58
    f3c4:	20706968 	.word	0x20706968
    f3c8:	3a304449 	.word	0x3a304449
    f3cc:	20202020 	.word	0x20202020
    f3d0:	30257830 	.word	0x30257830
    f3d4:	090a5838 	.word	0x090a5838
    f3d8:	70696843 	.word	0x70696843
    f3dc:	31444920 	.word	0x31444920
    f3e0:	2020203a 	.word	0x2020203a
    f3e4:	25783020 	.word	0x25783020
    f3e8:	0a583830 	.word	0x0a583830
    f3ec:	76655209 	.word	0x76655209
    f3f0:	6f697369 	.word	0x6f697369
    f3f4:	20203a6e 	.word	0x20203a6e
    f3f8:	78302020 	.word	0x78302020
    f3fc:	58383025 	.word	0x58383025
    f400:	65522820 	.word	0x65522820
    f404:	25632576 	.word	0x25632576
    f408:	000a2963 	.word	0x000a2963
    f40c:	616c4609 	.word	0x616c4609
    f410:	73206873 	.word	0x73206873
    f414:	3a657a69 	.word	0x3a657a69
    f418:	37252020 	.word	0x37252020
    f41c:	25282064 	.word	0x25282064
    f420:	424b2064 	.word	0x424b2064
    f424:	0a297325 	.word	0x0a297325
    f428:	00000000 	.word	0x00000000
    f42c:	41525309 	.word	0x41525309
    f430:	6973204d 	.word	0x6973204d
    f434:	203a657a 	.word	0x203a657a
    f438:	37252020 	.word	0x37252020
    f43c:	25282064 	.word	0x25282064
    f440:	424b2064 	.word	0x424b2064
    f444:	0a297325 	.word	0x0a297325
    f448:	0000000a 	.word	0x0000000a
    f44c:	20434347 	.word	0x20434347
    f450:	2e332e36 	.word	0x2e332e36
    f454:	30322031 	.word	0x30322031
    f458:	32303731 	.word	0x32303731
    f45c:	28203531 	.word	0x28203531
    f460:	656c6572 	.word	0x656c6572
    f464:	29657361 	.word	0x29657361
    f468:	52415b20 	.word	0x52415b20
    f46c:	6d652f4d 	.word	0x6d652f4d
    f470:	64646562 	.word	0x64646562
    f474:	362d6465 	.word	0x362d6465
    f478:	6172622d 	.word	0x6172622d
    f47c:	2068636e 	.word	0x2068636e
    f480:	69766572 	.word	0x69766572
    f484:	6e6f6973 	.word	0x6e6f6973
    f488:	35343220 	.word	0x35343220
    f48c:	5d323135 	.word	0x5d323135
    f490:	00000000 	.word	0x00000000
    f494:	20707041 	.word	0x20707041
    f498:	706d6f43 	.word	0x706d6f43
    f49c:	72656c69 	.word	0x72656c69
    f4a0:	2020203a 	.word	0x2020203a
    f4a4:	0a732520 	.word	0x0a732520
    f4a8:	00000000 	.word	0x00000000
    f4ac:	204c4148 	.word	0x204c4148
    f4b0:	706d6f43 	.word	0x706d6f43
    f4b4:	72656c69 	.word	0x72656c69
    f4b8:	2020203a 	.word	0x2020203a
    f4bc:	0a732520 	.word	0x0a732520
    f4c0:	00000000 	.word	0x00000000
    f4c4:	204c4148 	.word	0x204c4148
    f4c8:	204b4453 	.word	0x204b4453
    f4cc:	73726576 	.word	0x73726576
    f4d0:	3a6e6f69 	.word	0x3a6e6f69
    f4d4:	2e642520 	.word	0x2e642520
    f4d8:	252e6425 	.word	0x252e6425
    f4dc:	00000a64 	.word	0x00000a64
    f4e0:	525f4d41 	.word	0x525f4d41
    f4e4:	00004745 	.word	0x00004745
    f4e8:	49534d43 	.word	0x49534d43
    f4ec:	00000053 	.word	0x00000053
    f4f0:	204c4148 	.word	0x204c4148
    f4f4:	706d6f63 	.word	0x706d6f63
    f4f8:	64656c69 	.word	0x64656c69
    f4fc:	74697720 	.word	0x74697720
    f500:	73252068 	.word	0x73252068
    f504:	7974732d 	.word	0x7974732d
    f508:	7220656c 	.word	0x7220656c
    f50c:	73696765 	.word	0x73696765
    f510:	73726574 	.word	0x73726574
    f514:	0000000a 	.word	0x0000000a
    f518:	4f464e49 	.word	0x4f464e49
    f51c:	61762030 	.word	0x61762030
    f520:	2c64696c 	.word	0x2c64696c
    f524:	72657620 	.word	0x72657620
    f528:	25783020 	.word	0x25783020
    f52c:	00000058 	.word	0x00000058
    f530:	4f464e49 	.word	0x4f464e49
    f534:	6e692030 	.word	0x6e692030
    f538:	696c6176 	.word	0x696c6176
    f53c:	00000064 	.word	0x00000064
    f540:	204c4253 	.word	0x204c4253
    f544:	3a726576 	.word	0x3a726576
    f548:	25783020 	.word	0x25783020
    f54c:	202d2078 	.word	0x202d2078
    f550:	78257830 	.word	0x78257830
    f554:	7325202c 	.word	0x7325202c
    f558:	0000000a 	.word	0x0000000a
    f55c:	685f6d61 	.word	0x685f6d61
    f560:	735f6c61 	.word	0x735f6c61
    f564:	72756365 	.word	0x72756365
    f568:	5f797469 	.word	0x5f797469
    f56c:	5f746567 	.word	0x5f746567
    f570:	6f666e69 	.word	0x6f666e69
    f574:	69616620 	.word	0x69616620
    f578:	2064656c 	.word	0x2064656c
    f57c:	58257830 	.word	0x58257830
    f580:	0000000a 	.word	0x0000000a
    f584:	0a0a0a0a 	.word	0x0a0a0a0a
    f588:	0a0a0a0a 	.word	0x0a0a0a0a
    f58c:	0a0a0a0a 	.word	0x0a0a0a0a
    f590:	0a0a0a0a 	.word	0x0a0a0a0a
    f594:	00000a0a 	.word	0x00000a0a

0000f598 <g_sUartConfig>:
    f598:	0001c200 00000060 00000000 00000000     ....`...........
    f5a8:	00000000 00000012 10001138 00000100     ........8.......
    f5b8:	10001134 00000002                       4.......

0000f5c0 <g_DeviceNameApollo>:
    f5c0:	6c6f7041 00006f6c                       Apollo..

0000f5c8 <g_DeviceNameApollo2>:
    f5c8:	6c6f7041 00326f6c                       Apollo2.

0000f5d0 <g_DeviceNameApollo3>:
    f5d0:	6c6f7041 00336f6c                       Apollo3.

0000f5d8 <g_ui8VendorNameAmbq>:
    f5d8:	51424d41 00000000                       AMBQ....

0000f5e0 <g_ui8VendorNameUnknown>:
    f5e0:	3f3f3f3f 00000000                       ????....

0000f5e8 <g_ui8DeviceNameUnknown>:
    f5e8:	6e6b6e55 206e776f 69766564 00006563     Unknown device..

0000f5f8 <g_AM_BSP_GPIO_COM_UART_RX>:
    f5f8:	00000000                                ....

0000f5fc <g_AM_BSP_GPIO_COM_UART_TX>:
    f5fc:	00000000                                ....

0000f600 <am_hal_cachectrl_defaults>:
    f600:	00000308                                ....

0000f604 <g_ui32HALversion>:
    f604:	01020d00                                ....

0000f608 <g_ui8HALcompiler>:
    f608:	20434347 2e332e36 30322031 32303731     GCC 6.3.1 201702
    f618:	28203531 656c6572 29657361 52415b20     15 (release) [AR
    f628:	6d652f4d 64646562 362d6465 6172622d     M/embedded-6-bra
    f638:	2068636e 69766572 6e6f6973 35343220     nch revision 245
    f648:	5d323135 00000000                       512]....

0000f650 <g_AM_HAL_GPIO_DISABLE>:
    f650:	00000003                                ....

0000f654 <g_AM_HAL_GPIO_OUTPUT>:
    f654:	00000403                                ....

0000f658 <g_ui8Bit76Capabilities>:
    f658:	02800101 80010180 80800101 80808080     ................
    f668:	80808080 80808008 01800180 80808080     ................
    f678:	80808080 01800402 01010401 80808080     ................
    f688:	00000101                                ....

0000f68c <g_ui8Inpen>:
    f68c:	e2242323 100723a1 e1004303 3561a151     ##$..#...C..Q.a5
    f69c:	4181c525 d160b001 31a13130 1100f101     %..A..`.01.1....
    f6ac:	01d121b1 300511e5 31301037 40006100     .!.....07.01.a.@
    f6bc:	00003130                                01..

0000f6c0 <g_ui8NCEtable>:
    f6c0:	13524232 60221202 21534333 20504030     2BR..."`3CS!0@P 
    f6d0:	11514131 ffffffff ffffffff 60514131     1AQ.........1AQ`
    f6e0:	00504030 23534333 60524232 30201000     0@P.3CS#2BR`.. 0
    f6f0:	61504030 01514131 42221202 60231303     0@Pa1AQ..."B..#`
    f700:	50201000 41211101 32221202 60331303     .. P..!A.."2..3`
    f710:	21514131 22524232 03534333 40201000     1AQ!2BR"3CS... @
    f720:	51211101 02524232 13534333 10504030     ..!Q2BR.3CS.0@P.
    f730:	60514131 12524232 03534333 40201000     1AQ`2BR.3CS... @
    f740:	61211101 52221202 33231303 30201000     ..!a.."R..#3.. 0
    f750:	61514131 02524232 53331303 ffffffff     1AQa2BR...3S....
    f760:	ffffffff 61211101 50201000 61211101     ......!a.. P..!a
    f770:	52221202 13534333 61504030 31211101     .."R3CS.0@Pa..!1
    f780:	32221202 43231303                       .."2..#C

0000f788 <g_ui8nCEpins>:
    f788:	02070707 00080802 01020202 01010101     ................
    f798:	01010101 01010101 01010101 01010101     ................
    f7a8:	01010101 08010101 01010008 01010101     ................
    f7b8:	00000101                                ....

0000f7bc <g_am_hal_mcuctrl_flash_size>:
    f7bc:	00004000 00008000 00010000 00020000     .@..............
    f7cc:	00040000 00080000 00100000 00200000     .............. .
	...

0000f7fc <g_am_hal_mcuctrl_sram_size>:
    f7fc:	00004000 00008000 00010000 00020000     .@..............
    f80c:	00040000 00080000 00100000 00060000     ................
	...

0000f83c <am_hal_pwrctrl_peripheral_control>:
	...
    f848:	00000001 00000004 00000004 00000002     ................
    f858:	00000008 00000008 00000004 00000008     ................
    f868:	00000008 00000008 00000008 00000008     ................
    f878:	00000010 00000010 00000010 00000020     ............ ...
    f888:	00000010 00000010 00000040 00000010     ........@.......
    f898:	00000010 00000080 00000004 00000004     ................
    f8a8:	00000100 00000004 00000004 00000200     ................
    f8b8:	00000020 00000020 00000400 00000004      ... ...........
    f8c8:	00000004 00000800 00000040 00000040     ........@...@...
    f8d8:	00001000 00000080 00000080 00002000     ............. ..
    f8e8:	00000100 00000100                       ........
