Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 48448432479b430a920f81b596e16c40 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_rv32i_Pipline_Top_behav xil_defaultlib.tb_rv32i_Pipline_Top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'alu_op_in' [/home/it/Samaher/rtl/rv32i_Pipline_top.sv:124]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'alu_op_out' [/home/it/Samaher/rtl/rv32i_Pipline_top.sv:125]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
