Vivado Simulator 2016.2
Time resolution is 1 ps
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 135 ns  Iteration: 1  Process: /poseSIX_tb/uut/servo1/alpha/s3/div/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_fixed/i_fix_to_flt/i_fpo/has_aresetn/check_reset  File: /afs/athena.mit.edu/user/c/o/cordone/Desktop/6.111/FPGA-ball-and-plate/FPGA-ball-and-plate.ip_user_files/ipstatic/floating_point_v7_0_12/hdl/floating_point_v7_0_vh_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 135 ns  Iteration: 1  Process: /poseSIX_tb/uut/servo2/alpha/s3/div/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_fixed/i_fix_to_flt/i_fpo/has_aresetn/check_reset  File: /afs/athena.mit.edu/user/c/o/cordone/Desktop/6.111/FPGA-ball-and-plate/FPGA-ball-and-plate.ip_user_files/ipstatic/floating_point_v7_0_12/hdl/floating_point_v7_0_vh_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 135 ns  Iteration: 1  Process: /poseSIX_tb/uut/servo3/alpha/s3/div/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_fixed/i_fix_to_flt/i_fpo/has_aresetn/check_reset  File: /afs/athena.mit.edu/user/c/o/cordone/Desktop/6.111/FPGA-ball-and-plate/FPGA-ball-and-plate.ip_user_files/ipstatic/floating_point_v7_0_12/hdl/floating_point_v7_0_vh_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 135 ns  Iteration: 1  Process: /poseSIX_tb/uut/servo4/alpha/s3/div/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_fixed/i_fix_to_flt/i_fpo/has_aresetn/check_reset  File: /afs/athena.mit.edu/user/c/o/cordone/Desktop/6.111/FPGA-ball-and-plate/FPGA-ball-and-plate.ip_user_files/ipstatic/floating_point_v7_0_12/hdl/floating_point_v7_0_vh_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 135 ns  Iteration: 1  Process: /poseSIX_tb/uut/servo5/alpha/s3/div/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_fixed/i_fix_to_flt/i_fpo/has_aresetn/check_reset  File: /afs/athena.mit.edu/user/c/o/cordone/Desktop/6.111/FPGA-ball-and-plate/FPGA-ball-and-plate.ip_user_files/ipstatic/floating_point_v7_0_12/hdl/floating_point_v7_0_vh_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 135 ns  Iteration: 1  Process: /poseSIX_tb/uut/servo6/alpha/s3/div/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_fixed/i_fix_to_flt/i_fpo/has_aresetn/check_reset  File: /afs/athena.mit.edu/user/c/o/cordone/Desktop/6.111/FPGA-ball-and-plate/FPGA-ball-and-plate.ip_user_files/ipstatic/floating_point_v7_0_12/hdl/floating_point_v7_0_vh_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 135 ns  Iteration: 1  Process: /poseSIX_tb/uut/servo1/alpha/s3/div/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_fixed/i_fix_to_flt/i_fpo/has_aresetn/check_reset  File: /afs/athena.mit.edu/user/c/o/cordone/Desktop/6.111/FPGA-ball-and-plate/FPGA-ball-and-plate.ip_user_files/ipstatic/floating_point_v7_0_12/hdl/floating_point_v7_0_vh_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 135 ns  Iteration: 1  Process: /poseSIX_tb/uut/servo2/alpha/s3/div/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_fixed/i_fix_to_flt/i_fpo/has_aresetn/check_reset  File: /afs/athena.mit.edu/user/c/o/cordone/Desktop/6.111/FPGA-ball-and-plate/FPGA-ball-and-plate.ip_user_files/ipstatic/floating_point_v7_0_12/hdl/floating_point_v7_0_vh_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 135 ns  Iteration: 1  Process: /poseSIX_tb/uut/servo3/alpha/s3/div/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_fixed/i_fix_to_flt/i_fpo/has_aresetn/check_reset  File: /afs/athena.mit.edu/user/c/o/cordone/Desktop/6.111/FPGA-ball-and-plate/FPGA-ball-and-plate.ip_user_files/ipstatic/floating_point_v7_0_12/hdl/floating_point_v7_0_vh_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 135 ns  Iteration: 1  Process: /poseSIX_tb/uut/servo4/alpha/s3/div/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_fixed/i_fix_to_flt/i_fpo/has_aresetn/check_reset  File: /afs/athena.mit.edu/user/c/o/cordone/Desktop/6.111/FPGA-ball-and-plate/FPGA-ball-and-plate.ip_user_files/ipstatic/floating_point_v7_0_12/hdl/floating_point_v7_0_vh_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 135 ns  Iteration: 1  Process: /poseSIX_tb/uut/servo5/alpha/s3/div/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_fixed/i_fix_to_flt/i_fpo/has_aresetn/check_reset  File: /afs/athena.mit.edu/user/c/o/cordone/Desktop/6.111/FPGA-ball-and-plate/FPGA-ball-and-plate.ip_user_files/ipstatic/floating_point_v7_0_12/hdl/floating_point_v7_0_vh_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 135 ns  Iteration: 1  Process: /poseSIX_tb/uut/servo6/alpha/s3/div/U0/i_synth/i_nonzero_fract/i_synth/opt_high_radix/i_nonzero_fract/i_high_radix/i_fixed/i_fix_to_flt/i_fpo/has_aresetn/check_reset  File: /afs/athena.mit.edu/user/c/o/cordone/Desktop/6.111/FPGA-ball-and-plate/FPGA-ball-and-plate.ip_user_files/ipstatic/floating_point_v7_0_12/hdl/floating_point_v7_0_vh_rfs.vhd
