#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Oct 21 22:16:35 2023
# Process ID: 13984
# Current directory: C:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.runs/design_1_audio_pipeline_0_1_synth_1
# Command line: vivado.exe -log design_1_audio_pipeline_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_audio_pipeline_0_1.tcl
# Log file: C:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.runs/design_1_audio_pipeline_0_1_synth_1/design_1_audio_pipeline_0_1.vds
# Journal file: C:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.runs/design_1_audio_pipeline_0_1_synth_1\vivado.jou
# Running On: Ziyao-DESKTOP, OS: Windows, CPU Frequency: 3418 MHz, CPU Physical cores: 16, Host memory: 68469 MB
#-----------------------------------------------------------
source design_1_audio_pipeline_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_audio_pipeline_0_1 -part xck26-sfvc784-2LV-c -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30340
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1973.656 ; gain = 245.844
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_audio_pipeline_0_1' [c:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.gen/sources_1/bd/design_1/ip/design_1_audio_pipeline_0_1/synth/design_1_audio_pipeline_0_1.vhd:92]
	Parameter PCM_PRECISION bound to: 18 - type: integer 
	Parameter PCM_WIDTH bound to: 24 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 12 - type: integer 
	Parameter TRANSFER_LEN bound to: 5 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'audio_pipeline' declared at 'C:/Users/Mando/Documents/projects/ProjectFile/hdl/audio_pipeline.vhd:8' bound to instance 'U0' of component 'audio_pipeline' [c:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.gen/sources_1/bd/design_1/ip/design_1_audio_pipeline_0_1/synth/design_1_audio_pipeline_0_1.vhd:184]
INFO: [Synth 8-638] synthesizing module 'audio_pipeline' [C:/Users/Mando/Documents/projects/ProjectFile/hdl/audio_pipeline.vhd:65]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ctrl_bus' declared at 'C:/Users/Mando/Documents/projects/ProjectFile/hdl/ctrl_bus.vhd:5' bound to instance 'inst_ctrl_bus' of component 'ctrl_bus' [C:/Users/Mando/Documents/projects/ProjectFile/hdl/audio_pipeline.vhd:98]
INFO: [Synth 8-638] synthesizing module 'ctrl_bus' [C:/Users/Mando/Documents/projects/ProjectFile/hdl/ctrl_bus.vhd:93]
INFO: [Synth 8-226] default block is never used [C:/Users/Mando/Documents/projects/ProjectFile/hdl/ctrl_bus.vhd:250]
INFO: [Synth 8-226] default block is never used [C:/Users/Mando/Documents/projects/ProjectFile/hdl/ctrl_bus.vhd:422]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [C:/Users/Mando/Documents/projects/ProjectFile/hdl/ctrl_bus.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'ctrl_bus' (1#1) [C:/Users/Mando/Documents/projects/ProjectFile/hdl/ctrl_bus.vhd:93]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PCM_PRECISION bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'i2s_master' declared at 'C:/Users/Mando/Documents/projects/ProjectFile/hdl/i2s_master.vhd:194' bound to instance 'inst_i2s_master' of component 'i2s_master' [C:/Users/Mando/Documents/projects/ProjectFile/hdl/audio_pipeline.vhd:137]
INFO: [Synth 8-638] synthesizing module 'i2s_master' [C:/Users/Mando/Documents/projects/ProjectFile/hdl/i2s_master.vhd:215]
WARNING: [Synth 8-614] signal 'bit_count' is read in the process but is not in the sensitivity list [C:/Users/Mando/Documents/projects/ProjectFile/hdl/i2s_master.vhd:294]
WARNING: [Synth 8-614] signal 'lrcl' is read in the process but is not in the sensitivity list [C:/Users/Mando/Documents/projects/ProjectFile/hdl/i2s_master.vhd:294]
WARNING: [Synth 8-614] signal 'ws_counter' is read in the process but is not in the sensitivity list [C:/Users/Mando/Documents/projects/ProjectFile/hdl/i2s_master.vhd:314]
WARNING: [Synth 8-614] signal 'ws_count' is read in the process but is not in the sensitivity list [C:/Users/Mando/Documents/projects/ProjectFile/hdl/i2s_master.vhd:314]
WARNING: [Synth 8-614] signal 'i2s_dout' is read in the process but is not in the sensitivity list [C:/Users/Mando/Documents/projects/ProjectFile/hdl/i2s_master.vhd:314]
INFO: [Synth 8-256] done synthesizing module 'i2s_master' (2#1) [C:/Users/Mando/Documents/projects/ProjectFile/hdl/i2s_master.vhd:215]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'fifo' declared at 'C:/Users/Mando/Documents/projects/ProjectFile/hdl/fifo.vhd:5' bound to instance 'inst_fifo' of component 'fifo' [C:/Users/Mando/Documents/projects/ProjectFile/hdl/audio_pipeline.vhd:158]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/Users/Mando/Documents/projects/ProjectFile/hdl/fifo.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo' (3#1) [C:/Users/Mando/Documents/projects/ProjectFile/hdl/fifo.vhd:23]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/Mando/Documents/projects/ProjectFile/hdl/audio_pipeline.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'audio_pipeline' (4#1) [C:/Users/Mando/Documents/projects/ProjectFile/hdl/audio_pipeline.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'design_1_audio_pipeline_0_1' (5#1) [c:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.gen/sources_1/bd/design_1/ip/design_1_audio_pipeline_0_1/synth/design_1_audio_pipeline_0_1.vhd:92]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module ctrl_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module ctrl_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module ctrl_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module ctrl_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module ctrl_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module ctrl_bus is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 2043.777 ; gain = 315.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 2061.711 ; gain = 333.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 2061.711 ; gain = 333.898
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2061.711 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2159.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2176.953 ; gain = 17.895
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2176.953 ; gain = 449.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2176.953 ; gain = 449.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2176.953 ; gain = 449.141
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'i2s_master'
WARNING: [Synth 8-327] inferring latch for variable 'lrcl_reg' [C:/Users/Mando/Documents/projects/ProjectFile/hdl/i2s_master.vhd:299]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_din_reg' [C:/Users/Mando/Documents/projects/ProjectFile/hdl/i2s_master.vhd:354]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_w_stb_reg' [C:/Users/Mando/Documents/projects/ProjectFile/hdl/i2s_master.vhd:353]
WARNING: [Synth 8-327] inferring latch for variable 'bit_count_reg' [C:/Users/Mando/Documents/projects/ProjectFile/hdl/i2s_master.vhd:297]
WARNING: [Synth 8-327] inferring latch for variable 'data_source_reg' [C:/Users/Mando/Documents/projects/ProjectFile/hdl/i2s_master.vhd:318]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2176.953 ; gain = 449.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               13 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 10    
	   8 Input   32 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_1_audio_pipeline_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_1_audio_pipeline_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_1_audio_pipeline_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_1_audio_pipeline_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_1_audio_pipeline_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_1_audio_pipeline_0_1 is either unconnected or has no load
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[20]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[20]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[27]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[27]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[26]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[26]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[25]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[25]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[24]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[24]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[21]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[21]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[31]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[31]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[30]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[30]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[29]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[29]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[28]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[28]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[20]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[20]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/inst_i2s_master/fifo_din_reg[17]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_w_stb_reg) is unused and will be removed from module design_1_audio_pipeline_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2176.953 ; gain = 449.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------------+----------------------+-----------+----------------------+----------------+
|Module Name                 | RTL Object           | Inference | Size (Depth x Width) | Primitives     | 
+----------------------------+----------------------+-----------+----------------------+----------------+
|design_1_audio_pipeline_0_1 | U0/inst_fifo/mem_reg | Implied   | 4 K x 32             | RAM64M8 x 320  | 
+----------------------------+----------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2684.484 ; gain = 956.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2686.445 ; gain = 958.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+----------------------------+----------------------+-----------+----------------------+----------------+
|Module Name                 | RTL Object           | Inference | Size (Depth x Width) | Primitives     | 
+----------------------------+----------------------+-----------+----------------------+----------------+
|design_1_audio_pipeline_0_1 | U0/inst_fifo/mem_reg | Implied   | 4 K x 32             | RAM64M8 x 320  | 
+----------------------------+----------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[31]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[30]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[29]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[28]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[27]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[26]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[25]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[24]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[23]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[22]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[21]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[20]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[19]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[18]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[17]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[16]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[15]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[14]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[13]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[12]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[11]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[10]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[9]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[8]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[7]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[6]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[5]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[4]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[3]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[2]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[1]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/fifo_din_reg[0]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[31]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[30]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[29]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[28]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[27]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[26]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[25]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[24]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[23]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[22]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[21]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[20]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[19]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[18]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[17]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[16]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[15]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[14]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[13]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[12]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[11]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[10]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[9]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[8]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[7]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[6]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[5]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[4]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[3]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[2]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[1]) is unused and will be removed from module design_1_audio_pipeline_0_1.
INFO: [Synth 8-3332] Sequential element (U0/inst_i2s_master/data_source_reg[0]) is unused and will be removed from module design_1_audio_pipeline_0_1.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2705.527 ; gain = 977.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2715.336 ; gain = 987.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2715.336 ; gain = 987.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2715.336 ; gain = 987.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2715.336 ; gain = 987.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2715.336 ; gain = 987.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2715.336 ; gain = 987.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |    22|
|2     |LUT1   |     8|
|3     |LUT2   |    55|
|4     |LUT3   |    36|
|5     |LUT4   |    12|
|6     |LUT5   |    30|
|7     |LUT6   |    93|
|8     |FDCE   |    32|
|9     |FDRE   |   294|
|10    |FDSE   |     4|
|11    |LD     |    33|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2715.336 ; gain = 987.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 524 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2715.336 ; gain = 872.281
Synthesis Optimization Complete : Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2715.336 ; gain = 987.523
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2727.355 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  LD => LDCE: 33 instances

Synth Design complete, checksum: ffa28584
INFO: [Common 17-83] Releasing license: Synthesis
101 Infos, 125 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 2749.281 ; gain = 1145.188
INFO: [Common 17-1381] The checkpoint 'C:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.runs/design_1_audio_pipeline_0_1_synth_1/design_1_audio_pipeline_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_audio_pipeline_0_1, cache-ID = 60c363ccc9144c8d
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.runs/design_1_audio_pipeline_0_1_synth_1/design_1_audio_pipeline_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_audio_pipeline_0_1_utilization_synth.rpt -pb design_1_audio_pipeline_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 21 22:17:04 2023...
