Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jan 30 22:22:23 2020
| Host         : WIN-RNFGHB733R4 running 64-bit major release  (build 9200)
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 315
+-----------+----------+------------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                      | Violations |
+-----------+----------+------------------------------------------------------------------+------------+
| CKLD-2    | Warning  | Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads | 4          |
| LUTAR-1   | Warning  | LUT drives async reset alert                                     | 128        |
| TIMING-17 | Warning  | Non-clocked sequential cell                                      | 28         |
| TIMING-18 | Warning  | Missing input or output delay                                    | 19         |
| TIMING-20 | Warning  | Non-clocked latch                                                | 136        |
+-----------+----------+------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CKLD-2#1 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net Switches_IBUF[0] is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): Switches_IBUF[0]_inst/O
Related violations: <none>

CKLD-2#2 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net Switches_IBUF[1] is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): Switches_IBUF[1]_inst/O
Related violations: <none>

CKLD-2#3 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net Switches_IBUF[2] is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): Switches_IBUF[2]_inst/O
Related violations: <none>

CKLD-2#4 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net Switches_IBUF[3] is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): Switches_IBUF[3]_inst/O
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell system_i/Distortion_0/U0/y_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Distortion_0/U0/y_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell system_i/delay_0/U0/y_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/delay_0/U0/y_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#65 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#66 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#67 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#68 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#69 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#70 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#71 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#72 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#73 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#74 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#75 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#76 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#77 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#78 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#79 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#80 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#81 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#82 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#83 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#84 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#85 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#86 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#87 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#88 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#89 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#90 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#91 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#92 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#93 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#94 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#95 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#96 Warning
LUT drives async reset alert  
LUT cell system_i/octaver_0/U0/y_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/octaver_0/U0/y_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#97 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#98 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#99 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#100 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#101 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#102 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#103 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#104 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#105 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#106 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#107 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#108 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#109 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#110 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#111 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#112 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#113 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#114 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#115 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#116 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#117 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#118 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#119 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#120 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#121 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#122 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#123 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#124 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#125 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#126 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#127 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#128 Warning
LUT drives async reset alert  
LUT cell system_i/trem_0/U0/y_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/trem_0/U0/y_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin system_i/clk_slow_0/U0/clk_cntr_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin system_i/clk_slow_0/U0/clk_cntr_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin system_i/clk_slow_0/U0/clk_cntr_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin system_i/clk_slow_0/U0/clk_cntr_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin system_i/clk_slow_0/U0/clk_cntr_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin system_i/clk_slow_0/U0/clk_cntr_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin system_i/clk_slow_0/U0/clk_cntr_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin system_i/clk_slow_0/U0/clk_cntr_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin system_i/clk_slow_0/U0/clk_cntr_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin system_i/clk_slow_0/U0/clk_cntr_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin system_i/clk_slow_0/U0/clk_cntr_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin system_i/clk_slow_0/U0/clk_cntr_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin system_i/clk_slow_0/U0/clk_cntr_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin system_i/clk_slow_0/U0/clk_cntr_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin system_i/clk_slow_0/U0/clk_cntr_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin system_i/clk_slow_0/U0/clk_cntr_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin system_i/clk_slow_0/U0/clk_cntr_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin system_i/clk_slow_0/U0/clk_cntr_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin system_i/clk_slow_0/U0/clk_cntr_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin system_i/clk_slow_0/U0/clk_cntr_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin system_i/clk_slow_0/U0/clk_cntr_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin system_i/clk_slow_0/U0/clk_cntr_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin system_i/clk_slow_0/U0/clk_cntr_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin system_i/clk_slow_0/U0/clk_cntr_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin system_i/clk_slow_0/U0/clk_cntr_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin system_i/control_0/U0/ok_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin system_i/control_0/U0/sele_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin system_i/control_0/U0/sele_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on SDATA_I relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on Switches[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on Switches[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on Switches[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on Switches[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on Switches[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on Switches[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on Switches[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on Switches[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on BCLK relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on LRCLK relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on MCLK relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on SDATA_O relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on oled[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on oled[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on oled[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on oled[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on oled[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on oled[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[0]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[10]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[11]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[12]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[13]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[14]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[15]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[16]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[17]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[18]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[19]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[1]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[20]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[21]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[22]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[23]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[24]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[25]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[26]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[27]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[28]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[29]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[2]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[30]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[31]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[3]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[4]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[5]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[6]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[7]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[8]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch system_i/Distortion_0/U0/y_reg[9]_LDC cannot be properly analyzed as its control pin system_i/Distortion_0/U0/y_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch system_i/control_0/U0/Leds_reg[0] cannot be properly analyzed as its control pin system_i/control_0/U0/Leds_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch system_i/control_0/U0/Leds_reg[1] cannot be properly analyzed as its control pin system_i/control_0/U0/Leds_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch system_i/control_0/U0/Leds_reg[2] cannot be properly analyzed as its control pin system_i/control_0/U0/Leds_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch system_i/control_0/U0/Leds_reg[3] cannot be properly analyzed as its control pin system_i/control_0/U0/Leds_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch system_i/control_0/U0/en_reg[0] cannot be properly analyzed as its control pin system_i/control_0/U0/en_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch system_i/control_0/U0/en_reg[1] cannot be properly analyzed as its control pin system_i/control_0/U0/en_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch system_i/control_0/U0/en_reg[2] cannot be properly analyzed as its control pin system_i/control_0/U0/en_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch system_i/control_0/U0/en_reg[3] cannot be properly analyzed as its control pin system_i/control_0/U0/en_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[0]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[10]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[11]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[12]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[13]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[14]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[15]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[16]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[17]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[18]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[19]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[1]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[20]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[21]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[22]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[23]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[24]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[25]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[26]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[27]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[28]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[29]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[2]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[30]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[31]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[3]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[4]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[5]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[6]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[7]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[8]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch system_i/delay_0/U0/y_reg[9]_LDC cannot be properly analyzed as its control pin system_i/delay_0/U0/y_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[0]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[10]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[11]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[12]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[13]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#78 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[14]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#79 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[15]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#80 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[16]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#81 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[17]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#82 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[18]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#83 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[19]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#84 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[1]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#85 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[20]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#86 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[21]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#87 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[22]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#88 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[23]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#89 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[24]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#90 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[25]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#91 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[26]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#92 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[27]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#93 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[28]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#94 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[29]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#95 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[2]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#96 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[30]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#97 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[31]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#98 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[3]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#99 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[4]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#100 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[5]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#101 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[6]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#102 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[7]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#103 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[8]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#104 Warning
Non-clocked latch  
The latch system_i/octaver_0/U0/y_reg[9]_LDC cannot be properly analyzed as its control pin system_i/octaver_0/U0/y_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#105 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[0]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#106 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[10]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#107 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[11]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#108 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[12]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#109 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[13]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#110 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[14]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#111 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[15]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#112 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[16]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#113 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[17]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#114 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[18]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#115 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[19]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#116 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[1]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#117 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[20]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#118 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[21]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#119 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[22]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#120 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[23]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#121 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[24]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#122 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[25]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#123 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[26]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#124 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[27]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#125 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[28]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#126 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[29]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#127 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[2]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#128 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[30]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#129 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[31]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#130 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[3]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#131 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[4]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#132 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[5]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#133 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[6]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#134 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[7]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#135 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[8]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#136 Warning
Non-clocked latch  
The latch system_i/trem_0/U0/y_reg[9]_LDC cannot be properly analyzed as its control pin system_i/trem_0/U0/y_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>


