Command: vcs +vcs+dumpvars -full64 +v2k -R -debug_access+r+w +no_notifier +notimingcheck \
+nospecify -f /home/albert/Desktop/Lab3_vending_machine/03_verif/verif/scripts/rtl.f \
/home/albert/Desktop/Lab3_vending_machine/03_verif/verif/sv/testtop.v -l /home/albert/Desktop/Lab3_vending_machine/03_verif/sim_result/sim.log \

                         Chronologic VCS (TM)
       Version M-2017.03-SP2_Full64 -- Wed Oct 27 20:45:19 2021
               Copyright (c) 1991-2017 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/albert/Desktop/Lab3_vending_machine/02_rtl/vending_machine.v'
Parsing design file '/home/albert/Desktop/Lab3_vending_machine/03_verif/verif/sv/testtop.v'
Top Level Modules:
       testtop
No TimeScale specified
Starting vcs inline pass...
1 unique modules to generate
	However, due to incremental compilation, no re-compilation is necessary.
make[1]: Entering directory `/home/albert/Desktop/Lab3_vending_machine/03_verif/verif/scripts/csrc' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic     _3965_archive_1.so \
_prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o \
rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /home/albert/MyPrograms/synopsys/M-2017.03-SP2/linux64/lib/libzerosoft_rt_stubs.so \
/home/albert/MyPrograms/synopsys/M-2017.03-SP2/linux64/lib/libvirsim.so /home/albert/MyPrograms/synopsys/M-2017.03-SP2/linux64/lib/liberrorinf.so \
/home/albert/MyPrograms/synopsys/M-2017.03-SP2/linux64/lib/libsnpsmalloc.so    /home/albert/MyPrograms/synopsys/M-2017.03-SP2/linux64/lib/libvcsnew.so \
/home/albert/MyPrograms/synopsys/M-2017.03-SP2/linux64/lib/libsimprofile.so /home/albert/MyPrograms/synopsys/M-2017.03-SP2/linux64/lib/libuclinative.so \
/home/albert/MyPrograms/synopsys/M-2017.03-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
/home/albert/MyPrograms/synopsys/M-2017.03-SP2/linux64/lib/libvcsucli.so -Wl,-no-whole-archive \
/home/albert/MyPrograms/synopsys/M-2017.03-SP2/linux64/lib/vcs_save_restore_new.o \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/albert/Desktop/Lab3_vending_machine/03_verif/verif/scripts/csrc' \

Command: /home/albert/Desktop/Lab3_vending_machine/03_verif/verif/scripts/./simv +vcs+dumpvars +v2k +no_notifier +notimingcheck +nospecify -a /home/albert/Desktop/Lab3_vending_machine/03_verif/sim_result/sim.log
Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version M-2017.03-SP2_Full64; Runtime version M-2017.03-SP2_Full64;  Oct 27 20:45 2021
At                    5, state =  x, rst = 0, buy = 0, cancel = 0, in5 = 0, in10 = 0
Water out = x, out5 = x, out10 = x, out15 = x
At                   15, state =  0, rst = 1, buy = 0, cancel = 0, in5 = 0, in10 = 0
Water out = 0, out5 = 0, out10 = 0, out15 = 0
At                   25, state =  0, rst = 0, buy = 0, cancel = 0, in5 = 0, in10 = 0
Water out = 0, out5 = 0, out10 = 0, out15 = 0
At                   35, state =  0, rst = 0, buy = 0, cancel = 0, in5 = 0, in10 = 0
Water out = 0, out5 = 0, out10 = 0, out15 = 0
At                   45, state =  0, rst = 0, buy = 1, cancel = 0, in5 = 0, in10 = 0
Water out = 0, out5 = 0, out10 = 0, out15 = 0
At                   55, state =  1, rst = 0, buy = 0, cancel = 0, in5 = 1, in10 = 0
Water out = 0, out5 = 0, out10 = 0, out15 = 0
At                   65, state =  2, rst = 0, buy = 0, cancel = 0, in5 = 0, in10 = 1
Water out = 0, out5 = 0, out10 = 0, out15 = 0
At                   75, state =  4, rst = 0, buy = 0, cancel = 0, in5 = 1, in10 = 0
Water out = 0, out5 = 0, out10 = 0, out15 = 0
At                   85, state =  5, rst = 0, buy = 0, cancel = 0, in5 = 0, in10 = 0
Water out = 0, out5 = 0, out10 = 0, out15 = 0
At                   95, state =  0, rst = 0, buy = 0, cancel = 0, in5 = 0, in10 = 0
Water out = 1, out5 = 0, out10 = 0, out15 = 0
At                  105, state =  0, rst = 0, buy = 0, cancel = 0, in5 = 0, in10 = 0
Water out = 0, out5 = 0, out10 = 0, out15 = 0
At                  115, state =  0, rst = 0, buy = 1, cancel = 0, in5 = 0, in10 = 0
Water out = 0, out5 = 0, out10 = 0, out15 = 0
At                  125, state =  1, rst = 0, buy = 0, cancel = 0, in5 = 1, in10 = 0
Water out = 0, out5 = 0, out10 = 0, out15 = 0
At                  135, state =  2, rst = 0, buy = 0, cancel = 0, in5 = 0, in10 = 1
Water out = 0, out5 = 0, out10 = 0, out15 = 0
At                  145, state =  4, rst = 0, buy = 0, cancel = 0, in5 = 0, in10 = 1
Water out = 0, out5 = 0, out10 = 0, out15 = 0
At                  155, state =  6, rst = 0, buy = 0, cancel = 0, in5 = 0, in10 = 0
Water out = 0, out5 = 0, out10 = 0, out15 = 0
At                  165, state =  0, rst = 0, buy = 0, cancel = 0, in5 = 0, in10 = 0
Water out = 1, out5 = 1, out10 = 0, out15 = 0
At                  175, state =  0, rst = 0, buy = 0, cancel = 0, in5 = 0, in10 = 0
Water out = 0, out5 = 0, out10 = 0, out15 = 0
At                  185, state =  0, rst = 0, buy = 1, cancel = 0, in5 = 0, in10 = 0
Water out = 0, out5 = 0, out10 = 0, out15 = 0
At                  195, state =  1, rst = 0, buy = 0, cancel = 0, in5 = 0, in10 = 1
Water out = 0, out5 = 0, out10 = 0, out15 = 0
At                  205, state =  3, rst = 0, buy = 0, cancel = 1, in5 = 0, in10 = 0
Water out = 0, out5 = 0, out10 = 0, out15 = 0
At                  215, state =  8, rst = 0, buy = 0, cancel = 0, in5 = 0, in10 = 0
Water out = 0, out5 = 0, out10 = 0, out15 = 0
At                  225, state =  0, rst = 0, buy = 0, cancel = 0, in5 = 0, in10 = 0
Water out = 0, out5 = 0, out10 = 1, out15 = 0
At                  235, state =  0, rst = 0, buy = 0, cancel = 0, in5 = 0, in10 = 0
Water out = 0, out5 = 0, out10 = 0, out15 = 0
$finish called from file "/home/albert/Desktop/Lab3_vending_machine/03_verif/verif/sv/testtop.v", line 49.
$finish at simulation time                  240
           V C S   S i m u l a t i o n   R e p o r t 
Time: 240
CPU Time:      0.450 seconds;       Data structure size:   0.0Mb
Wed Oct 27 20:45:21 2021
CPU time: .236 seconds to compile + .324 seconds to elab + .187 seconds to link + .476 seconds in simulation
