Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jan 22 14:27:40 2025
| Host         : 102-039 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab02_timing_summary_routed.rpt -pb lab02_timing_summary_routed.pb -rpx lab02_timing_summary_routed.rpx -warn_on_violation
| Design       : lab02
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.316ns  (logic 5.321ns (43.205%)  route 6.995ns (56.795%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    H17                  IBUF (Prop_ibuf_I_O)         1.314     1.314 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           2.875     4.190    A_IBUF[1]
    SLICE_X113Y95        LUT5 (Prop_lut5_I4_O)        0.124     4.314 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.838     5.152    A1to2
    SLICE_X113Y88        LUT3 (Prop_lut3_I0_O)        0.150     5.302 r  Sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.282     8.583    Sum_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.733    12.316 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.316    Sum[2]
    U22                                                               r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.918ns  (logic 5.092ns (42.725%)  route 6.826ns (57.275%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    H17                  IBUF (Prop_ibuf_I_O)         1.314     1.314 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           2.875     4.190    A_IBUF[1]
    SLICE_X113Y95        LUT5 (Prop_lut5_I4_O)        0.124     4.314 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.838     5.152    A1to2
    SLICE_X113Y88        LUT3 (Prop_lut3_I0_O)        0.124     5.276 r  Sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.113     8.388    Sum_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530    11.918 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.918    Sum[3]
    U21                                                               r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.392ns  (logic 5.180ns (45.470%)  route 6.212ns (54.530%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    H17                  IBUF (Prop_ibuf_I_O)         1.314     1.314 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           2.875     4.190    A_IBUF[1]
    SLICE_X113Y95        LUT5 (Prop_lut5_I3_O)        0.150     4.340 r  Sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.336     7.676    Sum_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.716    11.392 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.392    Sum[1]
    T21                                                               r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            Sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.838ns  (logic 4.954ns (45.712%)  route 5.884ns (54.288%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    P16                  IBUF (Prop_ibuf_I_O)         1.308     1.308 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           2.548     3.856    Cin_IBUF
    SLICE_X113Y95        LUT3 (Prop_lut3_I0_O)        0.124     3.980 r  Sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.336     7.316    Sum_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522    10.838 r  Sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.838    Sum[0]
    T22                                                               r  Sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.959ns  (logic 1.684ns (56.891%)  route 1.276ns (43.109%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    M15                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  A_IBUF[2]_inst/O
                         net (fo=2, routed)           0.322     0.730    A_IBUF[2]
    SLICE_X113Y88        LUT3 (Prop_lut3_I2_O)        0.045     0.775 r  Sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.954     1.729    Sum_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     2.959 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.959    Sum[3]
    U21                                                               r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.109ns  (logic 1.750ns (56.292%)  route 1.359ns (43.708%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    M15                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  A_IBUF[2]_inst/O
                         net (fo=2, routed)           0.322     0.730    A_IBUF[2]
    SLICE_X113Y88        LUT3 (Prop_lut3_I1_O)        0.048     0.778 r  Sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.037     1.815    Sum_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.294     3.109 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.109    Sum[2]
    U22                                                               r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.191ns  (logic 1.655ns (51.860%)  route 1.536ns (48.140%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    H18                  IBUF (Prop_ibuf_I_O)         0.386     0.386 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           0.484     0.870    A_IBUF[0]
    SLICE_X113Y95        LUT3 (Prop_lut3_I1_O)        0.045     0.915 r  Sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.052     1.968    Sum_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     3.191 r  Sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.191    Sum[0]
    T22                                                               r  Sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.247ns  (logic 1.705ns (52.509%)  route 1.542ns (47.491%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    H18                  IBUF (Prop_ibuf_I_O)         0.386     0.386 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           0.482     0.868    A_IBUF[0]
    SLICE_X113Y95        LUT5 (Prop_lut5_I0_O)        0.042     0.910 r  Sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.060     1.971    Sum_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.277     3.247 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.247    Sum[1]
    T21                                                               r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------





