#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Oct 13 22:37:45 2025
# Process ID         : 57456
# Current directory  : /home/caoyuan/openwifi/openwifi-hw/boards/sdrpi
# Command line       : vivado -source ../ip_repo_gen.tcl
# Log file           : /home/caoyuan/openwifi/openwifi-hw/boards/sdrpi/vivado.log
# Journal file       : /home/caoyuan/openwifi/openwifi-hw/boards/sdrpi/vivado.jou
# Running On         : caoyuan-virtual-machine
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency      : 2687.998 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 16
# Host memory        : 8278 MB
# Swap memory        : 2147 MB
# Total Virtual      : 10425 MB
# Available Virtual  : 8499 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/emb-plus-vpr-4616/1.0/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/emb-plus-vpr-4616/1.1/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.1/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.1/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/scu35/1.0/board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/v80/1.0/board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.4/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek385/1.0/board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.2/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.3/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
source ../ip_repo_gen.tcl
# set_param gui.addressMap 0
# set BOARD_NAME [lindex [split [exec pwd] /] end]
# puts "ip_repo_gen.tcl BOARD_NAME $BOARD_NAME"
ip_repo_gen.tcl BOARD_NAME sdrpi
# source ../../ip/parse_board_name.tcl
## if {$BOARD_NAME=="zed_fmcs2"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg484-1"
##    set board_part_string []
##    set board_id_string "zed"
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="zcu102_fmcs2"} {
##    set ultra_scale_flag 1
##    set part_string "xczu9eg-ffvb1156-2-e"
##    set board_part_string "xilinx.com:zcu102:part0:3.4"
##    set board_id_string "zcu102"
##    set fpga_size_flag 1
## } elseif {$BOARD_NAME=="zc706_fmcs2"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z045ffg900-2"
##    set board_part_string []
##    set board_id_string "zc706"
##    set fpga_size_flag 1
## } elseif {$BOARD_NAME=="zc702_fmcs2"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg484-1"
##    set board_part_string []
##    set board_id_string "zc702"
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="antsdr"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="antsdr_e200"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="sdrpi"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="adrv9361z7035"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z035ifbg676-2L"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 1
## } elseif {$BOARD_NAME=="adrv9364z7020"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="neptunesdr"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="e310v2"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } else {
##    set ultra_scale_flag []
##    set part_string []
##    set fpga_size_flag []
##    set board_part_string []
##    set board_id_string []
##    puts "$BOARD_NAME is not valid!"
## }
# exec rm -rf ip_repo
# exec mkdir ip_repo
# exec cp ../../ip/board_def.v ./ip_repo/ -f
# set  fd  [open  "./ip_repo/openwifi_hw_git_rev.v"  w]
# set HASHCODE [exec ../../get_git_rev.sh]
# puts $fd "`define OPENWIFI_HW_GIT_REV (32'h$HASHCODE)"
# close $fd
# set has_side_ch 1 
# set  fd  [open  "./ip_repo/has_side_ch_flag.v"  w]
# if {$has_side_ch > 0} {
#   puts $fd "`define HAS_SIDE_CH 1"
# } else {
#   puts $fd "`define NO_SIDE_CH 1"
# }
# close $fd
# set  fd  [open  "./ip_repo/fpga_scale.v"  w]
# if {$fpga_size_flag == 0} {
#   puts $fd "`define SIDE_CH_LESS_BRAM 1"
# }
# close $fd
# set NUM_CLK_PER_US 100
# set  fd  [open  "./ip_repo/clock_speed.v"  w]
# puts $fd "`define NUM_CLK_PER_US $NUM_CLK_PER_US"
# if {$fpga_size_flag == 0} {
#   puts $fd "`define SMALL_FPGA 1"
# }
# close $fd
# set grounded_rf_port 0
# set  fd  [open  "./ip_repo/spi_command.v"  w]
# if {$grounded_rf_port == 1} {
#   puts $fd "`define SPI_HIGH 24'hC22001"
#   puts $fd "`define SPI_LOW 24'hC02001"
# } else {
#   puts $fd "`define SPI_HIGH 24'h088A01"
#   puts $fd "`define SPI_LOW 24'h008A01"
# }
# close $fd
# set ip_name_list "openofdm_rx openofdm_tx rx_intf tx_intf xpu side_ch"
# set i 0
# foreach ip_name $ip_name_list {
#   puts "$ip_name is item number $i in list ip_name_list"
# 
#   set ip_tcl_filename $ip_name\.tcl
#   if {[file exists ./ip_config/$ip_name\_pre_def.v]==0} {file mkdir ip_config; exec echo "" > ./ip_config/$ip_name\_pre_def.v}
#   exec rm -rf project_1
#   if {$ip_name != "openofdm_rx"} {
#     exec cp ./ip_repo/openwifi_hw_git_rev.v ../../ip/$ip_name/src/ -f
#     exec cp ./ip_repo/board_def.v ../../ip/$ip_name/src/ -f
#     exec cp ./ip_repo/clock_speed.v ../../ip/$ip_name/src/ -f
#     exec cp ./ip_repo/spi_command.v ../../ip/$ip_name/src/ -f
#     exec cp ./ip_repo/fpga_scale.v ../../ip/$ip_name/src/ -f
#     exec cp ./ip_repo/has_side_ch_flag.v ../../ip/$ip_name/src/ -f
#     exec cp ./ip_config/$ip_name\_pre_def.v ../../ip/$ip_name/src/ -f
#   }
#   set current_dir [pwd]
#   set argv [list $ip_tcl_filename $current_dir/../../ip/$ip_name $current_dir/ip_repo/$ip_name $BOARD_NAME]
#   source ../package_ip_complex.tcl
#   if {$ip_name == "openofdm_rx"} {
#     exec cat ./ip_config/$ip_name\_pre_def.v >> ./ip_repo/$ip_name/src/$ip_name\_pre_def.v
#   }
#   exec rm -rf ./ip_repo/$ip_name/xgui
# 
#   incr i
# }
openofdm_rx is item number 0 in list ip_name_list
## set ip_tcl_filename [lindex $argv 0]
## set src_dir [lindex $argv 1]
## set ip_dir [lindex $argv 2]
## set BOARD_NAME [lindex $argv 3]
## exec rm -rf project_1
## exec rm -rf $ip_dir
## set current_dir [pwd]
## cd $src_dir/
## set argc 1
## set argv [list $BOARD_NAME]
## source ./$ip_tcl_filename
### set ARGUMENT1 [lindex $argv 0]
### set ARGUMENT2 [lindex $argv 1]
### set ARGUMENT3 [lindex $argv 2]
### set ARGUMENT4 [lindex $argv 3]
### set ARGUMENT5 [lindex $argv 4]
### set ARGUMENT6 [lindex $argv 5]
### set ARGUMENT7 [lindex $argv 6]
### if {$ARGUMENT1 eq ""} {
###   set BOARD_NAME zed_fmcs2
### } else {
###   set BOARD_NAME $ARGUMENT1
### }
### if {$ARGUMENT2 eq ""} {
###   set NUM_CLK_PER_US 100
### } else {
###   set NUM_CLK_PER_US $ARGUMENT2
### }
### source ./parse_board_name.tcl
#### if {$BOARD_NAME=="zed_fmcs2"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg484-1"
####    set board_part_string []
####    set board_id_string "zed"
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="zcu102_fmcs2"} {
####    set ultra_scale_flag 1
####    set part_string "xczu9eg-ffvb1156-2-e"
####    set board_part_string "xilinx.com:zcu102:part0:3.4"
####    set board_id_string "zcu102"
####    set fpga_size_flag 1
#### } elseif {$BOARD_NAME=="zc706_fmcs2"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z045ffg900-2"
####    set board_part_string []
####    set board_id_string "zc706"
####    set fpga_size_flag 1
#### } elseif {$BOARD_NAME=="zc702_fmcs2"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg484-1"
####    set board_part_string []
####    set board_id_string "zc702"
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="antsdr"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="antsdr_e200"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="sdrpi"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="adrv9361z7035"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z035ifbg676-2L"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 1
#### } elseif {$BOARD_NAME=="adrv9364z7020"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="neptunesdr"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="e310v2"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } else {
####    set ultra_scale_flag []
####    set part_string []
####    set fpga_size_flag []
####    set board_part_string []
####    set board_id_string []
####    puts "$BOARD_NAME is not valid!"
#### }
### set MODULE_NAME OPENOFDM_RX
### set  fd  [open  "./verilog/openofdm_rx_pre_def.v"  w]
### if {$NUM_CLK_PER_US == 100} {
###   puts $fd "`define CLK_SPEED_100M"
### } elseif {$NUM_CLK_PER_US == 200} {
###   puts $fd "`define CLK_SPEED_200M"
### } elseif {$NUM_CLK_PER_US == 240} {
###   puts $fd "`define CLK_SPEED_240M"
### } elseif {$NUM_CLK_PER_US == 400} {
###   puts $fd "`define CLK_SPEED_400M"
### } else {
###   throw {NUM_CLK_PER_US MUST BE 100/200/240/400!}
### }
### puts $fd "`define BETTER_SENSITIVITY"
### if {$fpga_size_flag == 1} {
###   puts $fd "`define HAS_OLD_SOFT_BITS_METHOD 1"
### }
### if {$ARGUMENT3 eq ""} {
###   puts $fd "`define SAMPLE_FILE \"../../../../../testing_inputs/simulated/ht_mcs7_gi1_aggr0_len14_pre100_post200_openwifi.txt\""
### } else {
###   puts $fd "`define SAMPLE_FILE \"$ARGUMENT3\""
###   set fc_filename [string range $ARGUMENT3 0 end-4]
###   append fc_filename "_Fc_input.txt"
###   # puts $fd "`define FC_IN_FILE \"$fc_filename\""
### }
### if {$ARGUMENT4 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT4"
### }
### if {$ARGUMENT5 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT5"
### }
### if {$ARGUMENT6 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT6"
### }
### if {$ARGUMENT7 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT7"
### }
### puts $fd "`define $BOARD_NAME"
### close $fd
### puts "BOARD_NAME $BOARD_NAME"
BOARD_NAME sdrpi
### puts "NUM_CLK_PER_US $NUM_CLK_PER_US"
NUM_CLK_PER_US 100
### puts "ultra_scale_flag $ultra_scale_flag"
ultra_scale_flag 0
### puts "part_string $part_string"
part_string xc7z020clg400-1
### puts "fpga_size_flag $fpga_size_flag"
fpga_size_flag 0
### puts "ARGUMENT3 $ARGUMENT3"
ARGUMENT3 
### puts "ARGUMENT4 $MODULE_NAME\_$ARGUMENT4"
ARGUMENT4 OPENOFDM_RX_
### puts "ARGUMENT5 $MODULE_NAME\_$ARGUMENT5"
ARGUMENT5 OPENOFDM_RX_
### puts "ARGUMENT6 $MODULE_NAME\_$ARGUMENT6"
ARGUMENT6 OPENOFDM_RX_
### puts "ARGUMENT7 $MODULE_NAME\_$ARGUMENT7"
ARGUMENT7 OPENOFDM_RX_
### if {$ultra_scale_flag == 0} {
###   set ip_fix_string zynq
### } else {
###   set ip_fix_string zynquplus
### }
### set  fd  [open  "./verilog/openofdm_rx_git_rev.v"  w]
### set HASHCODE [exec ./get_git_rev.sh]
### puts $fd "`define OPENOFDM_RX_GIT_REV (32'h$HASHCODE)"
### close $fd
### set origin_dir [file dirname [info script]]
### file delete -force $origin_dir/ip_repo
### file mkdir $origin_dir/ip_repo
### file copy -force $origin_dir/verilog/coregen/div_gen_new_ip_core_$ip_fix_string $origin_dir/ip_repo/div_gen_new
### exec cp -rf $origin_dir/verilog/Xilinx/$ip_fix_string/. $origin_dir/ip_repo/
### if { [info exists ::origin_dir_loc] } {
###   set origin_dir $::origin_dir_loc
### }
### set project_name "openofdm_rx"
### exec rm -rf $project_name
### if { [info exists ::user_project_name] } {
###   set project_name $::user_project_name
### }
### variable script_file
### set script_file "openofdm_rx.tcl"
### proc help {} {
###   variable script_file
###   puts "\nDescription:"
###   puts "Recreate a Vivado project from this script. The created project will be"
###   puts "functionally equivalent to the original project for which this script was"
###   puts "generated. The script contains commands for creating a project, filesets,"
###   puts "runs, adding/importing sources and setting properties on various objects.\n"
###   puts "Syntax:"
###   puts "$script_file"
###   puts "$script_file -tclargs \[--origin_dir <path>\]"
###   puts "$script_file -tclargs \[--project_name <name>\]"
###   puts "$script_file -tclargs \[--help\]\n"
###   puts "Usage:"
###   puts "Name                   Description"
###   puts "-------------------------------------------------------------------------"
###   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
###   puts "                       origin_dir path value is \".\", otherwise, the value"
###   puts "                       that was set with the \"-paths_relative_to\" switch"
###   puts "                       when this script was generated.\n"
###   puts "\[--project_name <name>\] Create project with the specified name. Default"
###   puts "                       name is the name of the project from where this"
###   puts "                       script was generated.\n"
###   puts "\[--help\]               Print help information for this script"
###   puts "-------------------------------------------------------------------------\n"
###   exit 0
### }
### if { $::argc > 0 } {
###   for {set i 0} {$i < [llength $::argc]} {incr i} {
###     set option [string trim [lindex $::argv $i]]
###     switch -regexp -- $option {
###       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
###       "--project_name" { incr i; set project_name [lindex $::argv $i] }
###       "--help"         { help }
###       default {
###         if { [regexp {^-} $option] } {
###           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
###           return 1
###         }
###       }
###     }
###   }
### }
### set src_dir "[file normalize "$origin_dir/verilog"]"
### create_project ${project_name} ./${project_name} -part $part_string
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 9972.031 ; gain = 184.055 ; free physical = 407 ; free virtual = 7285
### set proj_dir [get_property directory [current_project]]
### set obj [current_project]
### set_property -name "board_connections" -value "" -objects $obj
### set_property -name "compxlib.activehdl_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/activehdl" -objects $obj
### set_property -name "compxlib.funcsim" -value "1" -objects $obj
### set_property -name "compxlib.ies_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/ies" -objects $obj
### set_property -name "compxlib.modelsim_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/modelsim" -objects $obj
### set_property -name "compxlib.overwrite_libs" -value "0" -objects $obj
### set_property -name "compxlib.questa_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/questa" -objects $obj
### set_property -name "compxlib.riviera_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/riviera" -objects $obj
### set_property -name "compxlib.timesim" -value "1" -objects $obj
### set_property -name "compxlib.vcs_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/vcs" -objects $obj
### set_property -name "compxlib.xsim_compiled_library_dir" -value "" -objects $obj
### set_property -name "corecontainer.enable" -value "0" -objects $obj
### set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
### set_property -name "dsa.num_compute_units" -value "60" -objects $obj
WARNING: [Common 17-599] Property 'dsa.num_compute_units' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
### set_property -name "dsa.rom.debug_type" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'dsa.rom.debug_type' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
### set_property -name "dsa.rom.prom_type" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'dsa.rom.prom_type' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
### set_property -name "enable_optional_runs_sta" -value "0" -objects $obj
### set_property -name "generate_ip_upgrade_log" -value "1" -objects $obj
### set_property -name "ip_cache_permissions" -value "read write" -objects $obj
### set_property -name "ip_interface_inference_priority" -value "" -objects $obj
### set_property -name "ip_output_repo" -value "$proj_dir/${project_name}.cache/ip" -objects $obj
### set_property -name "project_type" -value "Default" -objects $obj
### set_property -name "pr_flow" -value "0" -objects $obj
### set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
### set_property -name "sim.use_ip_compiled_libs" -value "1" -objects $obj
### set_property -name "simulator_language" -value "Mixed" -objects $obj
### set_property -name "source_mgmt_mode" -value "All" -objects $obj
### set_property -name "target_language" -value "Verilog" -objects $obj
### set_property -name "target_simulator" -value "XSim" -objects $obj
### set_property -name "xpm_libraries" -value "XPM_MEMORY" -objects $obj
### set_property -name "xsim.array_display_limit" -value "1024" -objects $obj
### set_property -name "xsim.radix" -value "hex" -objects $obj
### set_property -name "xsim.time_unit" -value "ns" -objects $obj
### set_property -name "xsim.trace_limit" -value "65536" -objects $obj
### if {[string equal [get_filesets -quiet sources_1] ""]} {
###   create_fileset -srcset sources_1
### }
### set obj [get_filesets sources_1]
### set_property ip_repo_paths [list $origin_dir/verilog/coregen/div_gen_new_ip_core_$ip_fix_string] $obj
### update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/caoyuan/openwifi/openwifi-hw/ip/openofdm_rx/verilog/coregen/div_gen_new_ip_core_zynq'.
### set obj [get_filesets sources_1]
### set files [list \
###  "[file normalize "$origin_dir/verilog/calc_mean.v"]"\
###  "[file normalize "$origin_dir/verilog/equalizer.v"]"\
###  "[file normalize "$origin_dir/verilog/dot11_setting_agent.v"]"\
###  "[file normalize "$origin_dir/verilog/bits_to_bytes.v"]"\
###  "[file normalize "$origin_dir/verilog/complex_mult.v"]"\
###  "[file normalize "$origin_dir/verilog/complex_to_mag.v"]"\
###  "[file normalize "$origin_dir/verilog/complex_to_mag_sq.v"]"\
###  "[file normalize "$origin_dir/verilog/crc32.v"]"\
###  "[file normalize "$origin_dir/verilog/deinterleave.v"]"\
###  "[file normalize "$origin_dir/verilog/delayT.v"]"\
###  "[file normalize "$origin_dir/verilog/fifo_sample_delay.v"]"\
###  "[file normalize "$origin_dir/verilog/common_defs.v"]"\
###  "[file normalize "$origin_dir/verilog/demodulate.v"]"\
###  "[file normalize "$origin_dir/verilog/descramble.v"]"\
###  "[file normalize "$origin_dir/verilog/divider.v"]"\
###  "[file normalize "$origin_dir/verilog/dot11.v"]"\
###  "[file normalize "$origin_dir/verilog/ht_sig_crc.v"]"\
###  "[file normalize "$origin_dir/verilog/mv_avg.v"]"\
###  "[file normalize "$origin_dir/verilog/mv_avg_dual_ch.v"]"\
###  "[file normalize "$origin_dir/verilog/ofdm_decoder.v"]"\
###  "[file normalize "$origin_dir/verilog/openofdm_rx_s_axi.v"]"\
###  "[file normalize "$origin_dir/verilog/phase.v"]"\
###  "[file normalize "$origin_dir/verilog/dpram.v"]"\
###  "[file normalize "$origin_dir/verilog/rotate.v"]"\
###  "[file normalize "$origin_dir/verilog/stage_mult.v"]"\
###  "[file normalize "$origin_dir/verilog/sync_long.v"]"\
###  "[file normalize "$origin_dir/verilog/sync_short.v"]"\
###  "[file normalize "$origin_dir/verilog/openofdm_rx.v"]"\
###  "[file normalize "$origin_dir/verilog/running_sum_dual_ch.v"]"\
###  "[file normalize "$origin_dir/verilog/signal_watchdog.v"]"\
###  "[file normalize "$origin_dir/verilog/phy_len_calculation.v"]"\
###  "[file normalize "$origin_dir/verilog/rot_after_fft.v"]"\
###  "[file normalize "$origin_dir/ip_repo/div_for_rotafft/div_for_rotafft.xci"]"\
###  "[file normalize "$origin_dir/ip_repo/complex_multiplier/complex_multiplier.xci"]"\
###  "[file normalize "$origin_dir/ip_repo/atan_lut/atan_lut.coe"]"\
###  "[file normalize "$origin_dir/ip_repo/atan_lut/atan_lut.xci"]"\
###  "[file normalize "$origin_dir/ip_repo/viterbi/viterbi_v7_0.xci"]"\
###  "[file normalize "$origin_dir/ip_repo/deinter_lut/deinter_lut.coe"]"\
###  "[file normalize "$origin_dir/ip_repo/deinter_lut/deinter_lut.xci"]"\
###  "[file normalize "$origin_dir/ip_repo/xfft/xfft_v9.xci"]"\
###  "[file normalize "$origin_dir/ip_repo/rot_lut/rot_lut.coe"]"\
###  "[file normalize "$origin_dir/ip_repo/rot_lut/rot_lut.xci"]"\
###  "[file normalize "$origin_dir/ip_repo/div_gen_new/src/div_gen.v"]"\
###  "[file normalize "$origin_dir/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/div_gen_div_gen_0_0.xci"]"\
###  "[file normalize "$origin_dir/ip_repo/div_gen_new/src/div_gen_xlslice_0_0/div_gen_xlslice_0_0.xci"]"\
###  "[file normalize "$origin_dir/ip_repo/div_gen_csi_over_nova/div_gen_csi_over_nova.xci"]"\
### ]
### add_files -norecurse -fileset $obj $files
WARNING: [IP_Flow 19-2162] IP 'div_for_rotafft' is locked:
* IP definition 'Divider Generator (5.1)' for IP 'div_for_rotafft' (customized with software release 2021.1) has a different revision in the IP Catalog. * Current project part 'xc7z020clg400-1' and the part 'xc7z020clg484-1' used to customize the IP 'div_for_rotafft' do not match.
WARNING: [IP_Flow 19-2162] IP 'complex_multiplier' is locked:
* IP definition 'Complex Multiplier (6.0)' for IP 'complex_multiplier' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg400-1' and the part 'xc7z045ffg900-2' used to customize the IP 'complex_multiplier' do not match.
WARNING: [IP_Flow 19-2162] IP 'atan_lut' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'atan_lut' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg400-1' and the part 'xc7z045ffg900-2' used to customize the IP 'atan_lut' do not match.
WARNING: [IP_Flow 19-2162] IP 'viterbi_v7_0' is locked:
* IP definition 'Viterbi Decoder (9.1)' for IP 'viterbi_v7_0' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg400-1' and the part 'xc7z045ffg900-2' used to customize the IP 'viterbi_v7_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'deinter_lut' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'deinter_lut' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg400-1' and the part 'xc7z045ffg900-2' used to customize the IP 'deinter_lut' do not match.
WARNING: [IP_Flow 19-2162] IP 'xfft_v9' is locked:
* IP definition 'Fast Fourier Transform (9.1)' for IP 'xfft_v9' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg400-1' and the part 'xc7z045ffg900-2' used to customize the IP 'xfft_v9' do not match.
WARNING: [IP_Flow 19-2162] IP 'rot_lut' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'rot_lut' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg400-1' and the part 'xc7z045ffg900-2' used to customize the IP 'rot_lut' do not match.
WARNING: [IP_Flow 19-2162] IP 'div_gen_div_gen_0_0' is locked:
* IP definition 'Divider Generator (5.1)' for IP 'div_gen_div_gen_0_0' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg400-1' and the part 'xc7z045ffg900-2' used to customize the IP 'div_gen_div_gen_0_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'div_gen_xlslice_0_0' is locked:
* IP definition 'Slice (1.0)' for IP 'div_gen_xlslice_0_0' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg400-1' and the part 'xc7z045ffg900-2' used to customize the IP 'div_gen_xlslice_0_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'div_gen_csi_over_nova' is locked:
* IP definition 'Divider Generator (5.1)' for IP 'div_gen_csi_over_nova' (customized with software release 2021.1) has a different revision in the IP Catalog. * Current project part 'xc7z020clg400-1' and the part 'xc7z020clg484-1' used to customize the IP 'div_gen_csi_over_nova' do not match.
WARNING: [Vivado 12-13650] The IP file '/home/caoyuan/openwifi/openwifi-hw/ip/openofdm_rx/ip_repo/div_for_rotafft/div_for_rotafft.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/caoyuan/openwifi/openwifi-hw/ip/openofdm_rx/ip_repo/div_for_rotafft'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file '/home/caoyuan/openwifi/openwifi-hw/ip/openofdm_rx/ip_repo/complex_multiplier/complex_multiplier.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/caoyuan/openwifi/openwifi-hw/ip/openofdm_rx/ip_repo/complex_multiplier'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file '/home/caoyuan/openwifi/openwifi-hw/ip/openofdm_rx/ip_repo/atan_lut/atan_lut.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/caoyuan/openwifi/openwifi-hw/ip/openofdm_rx/ip_repo/atan_lut'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file '/home/caoyuan/openwifi/openwifi-hw/ip/openofdm_rx/ip_repo/viterbi/viterbi_v7_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/caoyuan/openwifi/openwifi-hw/ip/openofdm_rx/ip_repo/viterbi'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file '/home/caoyuan/openwifi/openwifi-hw/ip/openofdm_rx/ip_repo/deinter_lut/deinter_lut.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/caoyuan/openwifi/openwifi-hw/ip/openofdm_rx/ip_repo/deinter_lut'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file '/home/caoyuan/openwifi/openwifi-hw/ip/openofdm_rx/ip_repo/xfft/xfft_v9.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/caoyuan/openwifi/openwifi-hw/ip/openofdm_rx/ip_repo/xfft'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file '/home/caoyuan/openwifi/openwifi-hw/ip/openofdm_rx/ip_repo/rot_lut/rot_lut.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/caoyuan/openwifi/openwifi-hw/ip/openofdm_rx/ip_repo/rot_lut'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file '/home/caoyuan/openwifi/openwifi-hw/ip/openofdm_rx/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/div_gen_div_gen_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/caoyuan/openwifi/openwifi-hw/ip/openofdm_rx/ip_repo/div_gen_new/src/div_gen_div_gen_0_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file '/home/caoyuan/openwifi/openwifi-hw/ip/openofdm_rx/ip_repo/div_gen_new/src/div_gen_xlslice_0_0/div_gen_xlslice_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/caoyuan/openwifi/openwifi-hw/ip/openofdm_rx/ip_repo/div_gen_new/src/div_gen_xlslice_0_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file '/home/caoyuan/openwifi/openwifi-hw/ip/openofdm_rx/ip_repo/div_gen_csi_over_nova/div_gen_csi_over_nova.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/caoyuan/openwifi/openwifi-hw/ip/openofdm_rx/ip_repo/div_gen_csi_over_nova'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
### set obj [get_filesets sources_1]
### set_property -name "top" -value "openofdm_rx" -objects $obj
### if {[string equal [get_filesets -quiet constrs_1] ""]} {
###   create_fileset -constrset constrs_1
### }
### set obj [get_filesets constrs_1]
### set obj [get_filesets constrs_1]
### if {[string equal [get_filesets -quiet sim_1] ""]} {
###   create_fileset -simset sim_1
### }
### set obj [get_filesets sim_1]
### set files [list \
###  "[file normalize "$origin_dir/verilog/dot11_tb.v"]"
### ]
### add_files -norecurse -fileset $obj $files
### set obj [get_filesets sim_1]
### set_property -name "32bit" -value "0" -objects $obj
### set_property -name "generic" -value "" -objects $obj
### set_property -name "include_dirs" -value "" -objects $obj
### set_property -name "incremental" -value "1" -objects $obj
### set_property -name "name" -value "sim_1" -objects $obj
### set_property -name "nl.cell" -value "" -objects $obj
### set_property -name "nl.incl_unisim_models" -value "0" -objects $obj
### set_property -name "nl.process_corner" -value "slow" -objects $obj
### set_property -name "nl.rename_top" -value "" -objects $obj
### set_property -name "nl.sdf_anno" -value "1" -objects $obj
### set_property -name "nl.write_all_overrides" -value "0" -objects $obj
### set_property -name "source_set" -value "sources_1" -objects $obj
### set_property -name "top" -value "dot11_tb" -objects $obj
### set_property -name "transport_int_delay" -value "0" -objects $obj
### set_property -name "transport_path_delay" -value "0" -objects $obj
### set_property -name "verilog_define" -value "" -objects $obj
### set_property -name "verilog_uppercase" -value "0" -objects $obj
### set_property -name "xelab.dll" -value "0" -objects $obj
### set_property -name "xsim.compile.tcl.pre" -value "" -objects $obj
### set_property -name "xsim.compile.xvhdl.more_options" -value "" -objects $obj
### set_property -name "xsim.compile.xvhdl.nosort" -value "1" -objects $obj
### set_property -name "xsim.compile.xvhdl.relax" -value "1" -objects $obj
### set_property -name "xsim.compile.xvlog.more_options" -value "" -objects $obj
### set_property -name "xsim.compile.xvlog.nosort" -value "1" -objects $obj
### set_property -name "xsim.compile.xvlog.relax" -value "1" -objects $obj
### set_property -name "xsim.elaborate.debug_level" -value "typical" -objects $obj
### set_property -name "xsim.elaborate.load_glbl" -value "1" -objects $obj
### set_property -name "xsim.elaborate.mt_level" -value "auto" -objects $obj
### set_property -name "xsim.elaborate.rangecheck" -value "0" -objects $obj
### set_property -name "xsim.elaborate.relax" -value "1" -objects $obj
### set_property -name "xsim.elaborate.sdf_delay" -value "sdfmax" -objects $obj
### set_property -name "xsim.elaborate.snapshot" -value "" -objects $obj
### set_property -name "xsim.elaborate.xelab.more_options" -value "" -objects $obj
### set_property -name "xsim.simulate.custom_tcl" -value "" -objects $obj
### set_property -name "xsim.simulate.log_all_signals" -value "0" -objects $obj
### set_property -name "xsim.simulate.runtime" -value "1000ns" -objects $obj
### set_property -name "xsim.simulate.saif" -value "" -objects $obj
### set_property -name "xsim.simulate.saif_all_signals" -value "0" -objects $obj
### set_property -name "xsim.simulate.saif_scope" -value "" -objects $obj
### set_property -name "xsim.simulate.tcl.post" -value "" -objects $obj
### set_property -name "xsim.simulate.wdb" -value "" -objects $obj
### set_property -name "xsim.simulate.xsim.more_options" -value "" -objects $obj
### if {[string equal [get_runs -quiet synth_1] ""]} {
###     create_run -name synth_1 -part $part_string -flow {Vivado Synthesis 2022} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
### } else {
###   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
###   set_property flow "Vivado Synthesis 2022" [get_runs synth_1]
### }
### set obj [get_runs synth_1]
### set_property set_report_strategy_name 1 $obj
### set_property report_strategy {Vivado Synthesis Default Reports} $obj
### set_property set_report_strategy_name 0 $obj
### if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
###   create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
### }
### set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.pblocks" -value "" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.slr" -value "0" -objects $obj
### set_property -name "options.packthru" -value "0" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### set obj [get_runs synth_1]
### set_property -name "constrset" -value "constrs_1" -objects $obj
### set_property -name "description" -value "Vivado Synthesis Defaults" -objects $obj
### set_property -name "flow" -value "Vivado Synthesis 2022" -objects $obj
### set_property -name "name" -value "synth_1" -objects $obj
### set_property -name "needs_refresh" -value "0" -objects $obj
### set_property -name "srcset" -value "sources_1" -objects $obj
### set_property -name "include_in_archive" -value "1" -objects $obj
### set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
### set_property -name "steps.synth_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.synth_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.synth_design.args.flatten_hierarchy" -value "rebuilt" -objects $obj
### set_property -name "steps.synth_design.args.gated_clock_conversion" -value "off" -objects $obj
### set_property -name "steps.synth_design.args.bufg" -value "12" -objects $obj
### set_property -name "steps.synth_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.synth_design.args.retiming" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'steps.synth_design.args.retiming' is deprecated for object type 'run'. Please use '-global_retiming' instead.
### set_property -name "steps.synth_design.args.fsm_extraction" -value "auto" -objects $obj
### set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "0" -objects $obj
### set_property -name "steps.synth_design.args.resource_sharing" -value "auto" -objects $obj
### set_property -name "steps.synth_design.args.control_set_opt_threshold" -value "auto" -objects $obj
### set_property -name "steps.synth_design.args.no_lc" -value "0" -objects $obj
### set_property -name "steps.synth_design.args.no_srlextract" -value "0" -objects $obj
### set_property -name "steps.synth_design.args.shreg_min_size" -value "3" -objects $obj
### set_property -name "steps.synth_design.args.max_bram" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.max_uram" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.max_dsp" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.max_bram_cascade_height" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.max_uram_cascade_height" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.cascade_dsp" -value "auto" -objects $obj
### set_property -name "steps.synth_design.args.assert" -value "0" -objects $obj
### set_property -name "steps.synth_design.args.more options" -value "" -objects $obj
### current_run -synthesis [get_runs synth_1]
### if {[string equal [get_runs -quiet impl_1] ""]} {
###     create_run -name impl_1 -part $part_string -flow {Vivado Implementation 2022} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
### } else {
###   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
###   set_property flow "Vivado Implementation 2022" [get_runs impl_1]
### }
### set obj [get_runs impl_1]
### set_property set_report_strategy_name 1 $obj
### set_property report_strategy {Vivado Implementation Default Reports} $obj
### set_property set_report_strategy_name 0 $obj
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
###   create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.upgrade_cw" -value "0" -objects $obj
### set_property -name "options.checks" -value "" -objects $obj
### set_property -name "options.ruledecks" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.pblocks" -value "" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.slr" -value "0" -objects $obj
### set_property -name "options.packthru" -value "0" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.verbose" -value "1" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
###   create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.upgrade_cw" -value "0" -objects $obj
### set_property -name "options.checks" -value "" -objects $obj
### set_property -name "options.ruledecks" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.checks" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.advisory" -value "0" -objects $obj
### set_property -name "options.xpe" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.of_objects" -value "" -objects $obj
### set_property -name "options.route_type" -value "" -objects $obj
### set_property -name "options.list_all_nets" -value "0" -objects $obj
### set_property -name "options.show_all" -value "0" -objects $obj
### set_property -name "options.has_routing" -value "0" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.write_xdc" -value "0" -objects $obj
### set_property -name "options.clock_roots_only" -value "0" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "1" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### set obj [get_runs impl_1]
### set_property -name "constrset" -value "constrs_1" -objects $obj
### set_property -name "description" -value "Default settings for Implementation." -objects $obj
### set_property -name "flow" -value "Vivado Implementation 2022" -objects $obj
### set_property -name "name" -value "impl_1" -objects $obj
### set_property -name "needs_refresh" -value "0" -objects $obj
### set_property -name "pr_configuration" -value "" -objects $obj
### set_property -name "srcset" -value "sources_1" -objects $obj
### set_property -name "include_in_archive" -value "1" -objects $obj
### set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
### set_property -name "steps.opt_design.is_enabled" -value "1" -objects $obj
### set_property -name "steps.opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.opt_design.args.verbose" -value "0" -objects $obj
### set_property -name "steps.opt_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.power_opt_design.is_enabled" -value "0" -objects $obj
### set_property -name "steps.power_opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.power_opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.power_opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.place_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.place_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.place_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.place_design.args.more options" -value "" -objects $obj
### set_property -name "steps.post_place_power_opt_design.is_enabled" -value "0" -objects $obj
### set_property -name "steps.post_place_power_opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.post_place_power_opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.post_place_power_opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.phys_opt_design.is_enabled" -value "0" -objects $obj
### set_property -name "steps.phys_opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.phys_opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.phys_opt_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.phys_opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.route_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.route_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.route_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.route_design.args.more options" -value "" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.is_enabled" -value "0" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.write_bitstream.tcl.pre" -value "" -objects $obj
### set_property -name "steps.write_bitstream.tcl.post" -value "" -objects $obj
### set_property -name "steps.write_bitstream.args.raw_bitfile" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.mask_file" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.no_binary_bitfile" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.bin_file" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.logic_location_file" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.more options" -value "" -objects $obj
### current_run -implementation [get_runs impl_1]
### puts "INFO: Project created:$project_name"
INFO: Project created:openofdm_rx
### update_compile_order -fileset sources_1
### report_ip_status -name ip_status 
### upgrade_ip [get_ips  {atan_lut complex_multiplier deinter_lut div_gen_div_gen_0_0 div_gen_xlslice_0_0 rot_lut viterbi_v7_0 xfft_v9 div_for_rotafft div_gen_csi_over_nova}] -log ip_upgrade.log
Upgrading 'atan_lut'
INFO: [IP_Flow 19-3422] Upgraded atan_lut (Block Memory Generator 8.4) from revision 2 to revision 11
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'atan_lut'...
Upgrading 'complex_multiplier'
INFO: [IP_Flow 19-3422] Upgraded complex_multiplier (Complex Multiplier 6.0) from revision 16 to revision 26
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'complex_multiplier'...
Upgrading 'deinter_lut'
INFO: [IP_Flow 19-3422] Upgraded deinter_lut (Block Memory Generator 8.4) from revision 2 to revision 11
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'deinter_lut'...
Upgrading 'div_for_rotafft'
INFO: [IP_Flow 19-3422] Upgraded div_for_rotafft (Divider Generator 5.1) from revision 18 to revision 24
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_for_rotafft'...
Upgrading 'div_gen_csi_over_nova'
INFO: [IP_Flow 19-3422] Upgraded div_gen_csi_over_nova (Divider Generator 5.1) from revision 18 to revision 24
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_csi_over_nova'...
Upgrading 'div_gen_div_gen_0_0'
INFO: [IP_Flow 19-3422] Upgraded div_gen_div_gen_0_0 (Divider Generator 5.1) from revision 14 to revision 24
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_div_gen_0_0'...
Upgrading 'div_gen_xlslice_0_0'
INFO: [IP_Flow 19-3422] Upgraded div_gen_xlslice_0_0 (Slice 1.0) from revision 1 to revision 5
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_xlslice_0_0'...
Upgrading 'rot_lut'
INFO: [IP_Flow 19-3422] Upgraded rot_lut (Block Memory Generator 8.4) from revision 2 to revision 11
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rot_lut'...
Upgrading 'viterbi_v7_0'
INFO: [IP_Flow 19-3422] Upgraded viterbi_v7_0 (Viterbi Decoder 9.1) from revision 10 to revision 19
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'viterbi_v7_0'...
Upgrading 'xfft_v9'
INFO: [IP_Flow 19-3422] Upgraded xfft_v9 (Fast Fourier Transform 9.1) from revision 1 to revision 14
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xfft_v9'...
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/caoyuan/openwifi/openwifi-hw/ip/openofdm_rx/openofdm_rx/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 10083.312 ; gain = 0.000 ; free physical = 199 ; free virtual = 7083
### export_ip_user_files -of_objects [get_ips {atan_lut complex_multiplier deinter_lut div_gen_div_gen_0_0 div_gen_xlslice_0_0 rot_lut viterbi_v7_0 xfft_v9 div_for_rotafft div_gen_csi_over_nova}] -no_script -sync -force -quiet
### update_compile_order -fileset sources_1
### report_ip_status -name ip_status 
## update_compile_order -fileset sources_1
## update_compile_order -fileset sources_1
## ipx::package_project -root_dir $ip_dir -vendor user.org -library user -taxonomy /UserIP -import_files -set_current false
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/openofdm_rx_pre_def.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/common_defs.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/common_params.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/openofdm_rx_git_rev.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
WARNING: [IP_Flow 19-11888] Component Definition 'user.org:user:openofdm_rx:1.0 (openofdm_rx_v1_0)': IP description "openofdm_rx_v1_0" is not meaningful: same as name or display name
WARNING: [IP_Flow 19-11770] Clock interface 's00_axi_aclk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
## ipx::unload_core $ip_dir/component.xml
## ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory $ip_dir $ip_dir/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/emb-plus-vpr-4616/1.0/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/emb-plus-vpr-4616/1.1/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.1/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.1/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/scu35/1.0/board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/v80/1.0/board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.4/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek385/1.0/board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.2/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.3/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/caoyuan/openwifi/openwifi-hw/ip/openofdm_rx/verilog/coregen/div_gen_new_ip_core_zynq'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 10240.949 ; gain = 115.098 ; free physical = 145 ; free virtual = 7034
## update_compile_order -fileset sources_1
## set_property core_revision 2 [ipx::current_core]
## ipx::update_source_project_archive -component [ipx::current_core]
## ipx::create_xgui_files [ipx::current_core]
## ipx::update_checksums [ipx::current_core]
## ipx::save_core [ipx::current_core]
## ipx::move_temp_component_back -component [ipx::current_core]
## close_project -delete
## close_project -delete
## cd $current_dir/
openofdm_tx is item number 2 in list ip_name_list
## set ip_tcl_filename [lindex $argv 0]
## set src_dir [lindex $argv 1]
## set ip_dir [lindex $argv 2]
## set BOARD_NAME [lindex $argv 3]
## exec rm -rf project_1
## exec rm -rf $ip_dir
## set current_dir [pwd]
## cd $src_dir/
## set argc 1
## set argv [list $BOARD_NAME]
## source ./$ip_tcl_filename
### set ARGUMENT1 [lindex $argv 0]
### set ARGUMENT2 [lindex $argv 1]
### set ARGUMENT3 [lindex $argv 2]
### set ARGUMENT4 [lindex $argv 3]
### set ARGUMENT5 [lindex $argv 4]
### set ARGUMENT6 [lindex $argv 5]
### set ARGUMENT7 [lindex $argv 6]
### if {$ARGUMENT1 eq ""} {
###   set BOARD_NAME zed_fmcs2
### } else {
###   set BOARD_NAME $ARGUMENT1
### }
### if {$ARGUMENT2 eq ""} {
###   set NUM_CLK_PER_US 100
### } else {
###   set NUM_CLK_PER_US $ARGUMENT2
### }
### source ../parse_board_name.tcl
#### if {$BOARD_NAME=="zed_fmcs2"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg484-1"
####    set board_part_string []
####    set board_id_string "zed"
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="zcu102_fmcs2"} {
####    set ultra_scale_flag 1
####    set part_string "xczu9eg-ffvb1156-2-e"
####    set board_part_string "xilinx.com:zcu102:part0:3.4"
####    set board_id_string "zcu102"
####    set fpga_size_flag 1
#### } elseif {$BOARD_NAME=="zc706_fmcs2"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z045ffg900-2"
####    set board_part_string []
####    set board_id_string "zc706"
####    set fpga_size_flag 1
#### } elseif {$BOARD_NAME=="zc702_fmcs2"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg484-1"
####    set board_part_string []
####    set board_id_string "zc702"
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="antsdr"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="antsdr_e200"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="sdrpi"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="adrv9361z7035"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z035ifbg676-2L"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 1
#### } elseif {$BOARD_NAME=="adrv9364z7020"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="neptunesdr"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="e310v2"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } else {
####    set ultra_scale_flag []
####    set part_string []
####    set fpga_size_flag []
####    set board_part_string []
####    set board_id_string []
####    puts "$BOARD_NAME is not valid!"
#### }
### set MODULE_NAME OPENOFDM_TX
### set  fd  [open  "./src/openofdm_tx_pre_def.v"  a]
### if {$ARGUMENT3 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT3"
### }
### if {$ARGUMENT4 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT4"
### }
### if {$ARGUMENT5 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT5"
### }
### if {$ARGUMENT6 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT6"
### }
### if {$ARGUMENT7 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT7"
### }
### puts $fd "`define $BOARD_NAME"
### close $fd
### puts "BOARD_NAME $BOARD_NAME"
BOARD_NAME sdrpi
### puts "NUM_CLK_PER_US $NUM_CLK_PER_US"
NUM_CLK_PER_US 100
### puts "ultra_scale_flag $ultra_scale_flag"
ultra_scale_flag 0
### puts "part_string $part_string"
part_string xc7z020clg400-1
### puts "fpga_size_flag $fpga_size_flag"
fpga_size_flag 0
### puts "ARGUMENT3 $MODULE_NAME\_$ARGUMENT3"
ARGUMENT3 OPENOFDM_TX_
### puts "ARGUMENT4 $MODULE_NAME\_$ARGUMENT4"
ARGUMENT4 OPENOFDM_TX_
### puts "ARGUMENT5 $MODULE_NAME\_$ARGUMENT5"
ARGUMENT5 OPENOFDM_TX_
### puts "ARGUMENT6 $MODULE_NAME\_$ARGUMENT6"
ARGUMENT6 OPENOFDM_TX_
### puts "ARGUMENT7 $MODULE_NAME\_$ARGUMENT7"
ARGUMENT7 OPENOFDM_TX_
### set origin_dir "."
### if { [info exists ::origin_dir_loc] } {
###   set origin_dir $::origin_dir_loc
### }
### set project_name "openofdm_tx"
### exec rm -rf $project_name
### if { [info exists ::user_project_name] } {
###   set project_name $::user_project_name
### }
### variable script_file
### set script_file "openofdm_tx.tcl"
### proc help {} {
###   variable script_file
###   puts "\nDescription:"
###   puts "Recreate a Vivado project from this script. The created project will be"
###   puts "functionally equivalent to the original project for which this script was"
###   puts "generated. The script contains commands for creating a project, filesets,"
###   puts "runs, adding/importing sources and setting properties on various objects.\n"
###   puts "Syntax:"
###   puts "$script_file"
###   puts "$script_file -tclargs \[--origin_dir <path>\]"
###   puts "$script_file -tclargs \[--project_name <name>\]"
###   puts "$script_file -tclargs \[--help\]\n"
###   puts "Usage:"
###   puts "Name                   Description"
###   puts "-------------------------------------------------------------------------"
###   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
###   puts "                       origin_dir path value is \".\", otherwise, the value"
###   puts "                       that was set with the \"-paths_relative_to\" switch"
###   puts "                       when this script was generated.\n"
###   puts "\[--project_name <name>\] Create project with the specified name. Default"
###   puts "                       name is the name of the project from where this"
###   puts "                       script was generated.\n"
###   puts "\[--help\]               Print help information for this script"
###   puts "-------------------------------------------------------------------------\n"
###   exit 0
### }
### if { $::argc > 0 } {
###   for {set i 0} {$i < [llength $::argc]} {incr i} {
###     set option [string trim [lindex $::argv $i]]
###     switch -regexp -- $option {
###       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
###       "--project_name" { incr i; set project_name [lindex $::argv $i] }
###       "--help"         { help }
###       default {
###         if { [regexp {^-} $option] } {
###           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
###           return 1
###         }
###       }
###     }
###   }
### }
### set orig_proj_dir "[file normalize "$origin_dir/openofdm_tx"]"
### create_project ${project_name} ./${project_name} -part $part_string
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
### set proj_dir [get_property directory [current_project]]
### set obj [current_project]
### set_property -name "board_connections" -value "" -objects $obj
### set_property -name "compxlib.activehdl_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/activehdl" -objects $obj
### set_property -name "compxlib.funcsim" -value "1" -objects $obj
### set_property -name "compxlib.ies_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/ies" -objects $obj
### set_property -name "compxlib.modelsim_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/modelsim" -objects $obj
### set_property -name "compxlib.overwrite_libs" -value "0" -objects $obj
### set_property -name "compxlib.questa_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/questa" -objects $obj
### set_property -name "compxlib.riviera_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/riviera" -objects $obj
### set_property -name "compxlib.timesim" -value "1" -objects $obj
### set_property -name "compxlib.vcs_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/vcs" -objects $obj
### set_property -name "compxlib.xsim_compiled_library_dir" -value "" -objects $obj
### set_property -name "corecontainer.enable" -value "0" -objects $obj
### set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
### set_property -name "dsa.num_compute_units" -value "60" -objects $obj
WARNING: [Common 17-599] Property 'dsa.num_compute_units' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
### set_property -name "dsa.rom.debug_type" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'dsa.rom.debug_type' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
### set_property -name "dsa.rom.prom_type" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'dsa.rom.prom_type' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
### set_property -name "enable_optional_runs_sta" -value "0" -objects $obj
### set_property -name "generate_ip_upgrade_log" -value "1" -objects $obj
### set_property -name "ip_cache_permissions" -value "read write" -objects $obj
### set_property -name "ip_interface_inference_priority" -value "" -objects $obj
### set_property -name "ip_output_repo" -value "$proj_dir/${project_name}.cache/ip" -objects $obj
### set_property -name "project_type" -value "Default" -objects $obj
### set_property -name "pr_flow" -value "0" -objects $obj
### set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
### set_property -name "sim.use_ip_compiled_libs" -value "1" -objects $obj
### set_property -name "simulator_language" -value "Mixed" -objects $obj
### set_property -name "source_mgmt_mode" -value "All" -objects $obj
### set_property -name "target_language" -value "Verilog" -objects $obj
### set_property -name "target_simulator" -value "XSim" -objects $obj
### set_property -name "xpm_libraries" -value "" -objects $obj
### set_property -name "xsim.array_display_limit" -value "1024" -objects $obj
### set_property -name "xsim.radix" -value "hex" -objects $obj
### set_property -name "xsim.time_unit" -value "ns" -objects $obj
### set_property -name "xsim.trace_limit" -value "65536" -objects $obj
### if {[string equal [get_filesets -quiet sources_1] ""]} {
###   create_fileset -srcset sources_1
### }
### set obj [get_filesets sources_1]
### set files [list \
###  "[file normalize "$origin_dir/src/axi_fifo_bram.v"]"\
###  "[file normalize "$origin_dir/src/bimpy.v"]"\
###  "[file normalize "$origin_dir/src/bitreverse.v"]"\
###  "[file normalize "$origin_dir/src/butterfly.v"]"\
###  "[file normalize "$origin_dir/src/convround.v"]"\
###  "[file normalize "$origin_dir/src/hwbfly.v"]"\
###  "[file normalize "$origin_dir/src/ifftmain.v"]"\
###  "[file normalize "$origin_dir/src/ifftstage.v"]"\
###  "[file normalize "$origin_dir/src/longbimpy.v"]"\
###  "[file normalize "$origin_dir/src/qtrstage.v"]"\
###  "[file normalize "$origin_dir/src/ram_simo.v"]"\
###  "[file normalize "$origin_dir/src/punc_interlv_lut.v"]"\
###  "[file normalize "$origin_dir/src/laststage.v"]"\
###  "[file normalize "$origin_dir/src/dpram.v"]"\
###  "[file normalize "$origin_dir/src/convenc.v"]"\
###  "[file normalize "$origin_dir/src/l_stf_rom.v"]"\
###  "[file normalize "$origin_dir/src/l_ltf_rom.v"]"\
###  "[file normalize "$origin_dir/src/ht_stf_rom.v"]"\
###  "[file normalize "$origin_dir/src/ht_ltf_rom.v"]"\
###  "[file normalize "$origin_dir/src/crc32_tx.v"]"\
###  "[file normalize "$origin_dir/src/dot11_tx_tb.v"]"\
###  "[file normalize "$origin_dir/src/dot11_tx.v"]"\
###  "[file normalize "$origin_dir/src/modulation.v"]"\
###  "[file normalize "$origin_dir/src/openofdm_tx_s_axi.v"]"\
###  "[file normalize "$origin_dir/src/openofdm_tx.v"]"\
###  "[file normalize "$origin_dir/src/icmem_64.mem"]"\
###  "[file normalize "$origin_dir/src/icmem_8.mem"]"\
###  "[file normalize "$origin_dir/src/icmem_16.mem"]"\
###  "[file normalize "$origin_dir/src/icmem_32.mem"]"\
### ]
### add_files -norecurse -fileset $obj $files
### set obj [get_filesets sources_1]
### set_property -name "design_mode" -value "RTL" -objects $obj
### set_property -name "edif_extra_search_paths" -value "" -objects $obj
### set_property -name "elab_link_dcps" -value "1" -objects $obj
### set_property -name "elab_load_timing_constraints" -value "1" -objects $obj
### set_property -name "generic" -value "" -objects $obj
### set_property -name "include_dirs" -value "" -objects $obj
### set_property -name "lib_map_file" -value "" -objects $obj
### set_property -name "loop_count" -value "1000" -objects $obj
### set_property -name "name" -value "sources_1" -objects $obj
### set_property -name "top" -value "openofdm_tx" -objects $obj
### set_property -name "verilog_define" -value "" -objects $obj
### set_property -name "verilog_uppercase" -value "0" -objects $obj
### if {[string equal [get_filesets -quiet constrs_1] ""]} {
###   create_fileset -constrset constrs_1
### }
### set obj [get_filesets constrs_1]
### set obj [get_filesets constrs_1]
### set_property -name "name" -value "constrs_1" -objects $obj
### set_property -name "target_constrs_file" -value "" -objects $obj
### if {[string equal [get_filesets -quiet sim_1] ""]} {
###   create_fileset -simset sim_1
### }
### set obj [get_filesets sim_1]
### set obj [get_filesets sim_1]
### set_property -name "32bit" -value "0" -objects $obj
### set_property -name "generic" -value "" -objects $obj
### set_property -name "include_dirs" -value "" -objects $obj
### set_property -name "incremental" -value "1" -objects $obj
### set_property -name "name" -value "sim_1" -objects $obj
### set_property -name "nl.cell" -value "" -objects $obj
### set_property -name "nl.incl_unisim_models" -value "0" -objects $obj
### set_property -name "nl.process_corner" -value "slow" -objects $obj
### set_property -name "nl.rename_top" -value "" -objects $obj
### set_property -name "nl.sdf_anno" -value "1" -objects $obj
### set_property -name "nl.write_all_overrides" -value "0" -objects $obj
### set_property -name "source_set" -value "sources_1" -objects $obj
### set_property -name "top" -value "dot11_tx_tb" -objects $obj
### set_property -name "transport_int_delay" -value "0" -objects $obj
### set_property -name "transport_path_delay" -value "0" -objects $obj
### set_property -name "verilog_define" -value "" -objects $obj
### set_property -name "verilog_uppercase" -value "0" -objects $obj
### set_property -name "xelab.dll" -value "0" -objects $obj
### set_property -name "xsim.compile.tcl.pre" -value "" -objects $obj
### set_property -name "xsim.compile.xvhdl.more_options" -value "" -objects $obj
### set_property -name "xsim.compile.xvhdl.nosort" -value "1" -objects $obj
### set_property -name "xsim.compile.xvhdl.relax" -value "1" -objects $obj
### set_property -name "xsim.compile.xvlog.more_options" -value "" -objects $obj
### set_property -name "xsim.compile.xvlog.nosort" -value "1" -objects $obj
### set_property -name "xsim.compile.xvlog.relax" -value "1" -objects $obj
### set_property -name "xsim.elaborate.debug_level" -value "typical" -objects $obj
### set_property -name "xsim.elaborate.load_glbl" -value "1" -objects $obj
### set_property -name "xsim.elaborate.mt_level" -value "auto" -objects $obj
### set_property -name "xsim.elaborate.rangecheck" -value "0" -objects $obj
### set_property -name "xsim.elaborate.relax" -value "1" -objects $obj
### set_property -name "xsim.elaborate.sdf_delay" -value "sdfmax" -objects $obj
### set_property -name "xsim.elaborate.snapshot" -value "" -objects $obj
### set_property -name "xsim.elaborate.xelab.more_options" -value "" -objects $obj
### set_property -name "xsim.simulate.custom_tcl" -value "" -objects $obj
### set_property -name "xsim.simulate.log_all_signals" -value "0" -objects $obj
### set_property -name "xsim.simulate.runtime" -value "1000ns" -objects $obj
### set_property -name "xsim.simulate.saif" -value "" -objects $obj
### set_property -name "xsim.simulate.saif_all_signals" -value "0" -objects $obj
### set_property -name "xsim.simulate.saif_scope" -value "" -objects $obj
### set_property -name "xsim.simulate.tcl.post" -value "" -objects $obj
### set_property -name "xsim.simulate.wdb" -value "" -objects $obj
### set_property -name "xsim.simulate.xsim.more_options" -value "" -objects $obj
### if {[string equal [get_runs -quiet synth_1] ""]} {
###     create_run -name synth_1 -part $part_string -flow {Vivado Synthesis 2022} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
### } else {
###   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
###   set_property flow "Vivado Synthesis 2022" [get_runs synth_1]
### }
### set obj [get_runs synth_1]
### set_property set_report_strategy_name 1 $obj
### set_property report_strategy {Vivado Synthesis Default Reports} $obj
### set_property set_report_strategy_name 0 $obj
### if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
###   create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
### }
### set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.pblocks" -value "" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.slr" -value "0" -objects $obj
### set_property -name "options.packthru" -value "0" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### set obj [get_runs synth_1]
### set_property -name "constrset" -value "constrs_1" -objects $obj
### set_property -name "description" -value "Vivado Synthesis Defaults" -objects $obj
### set_property -name "flow" -value "Vivado Synthesis 2022" -objects $obj
### set_property -name "name" -value "synth_1" -objects $obj
### set_property -name "needs_refresh" -value "0" -objects $obj
### set_property -name "srcset" -value "sources_1" -objects $obj
### set_property -name "include_in_archive" -value "1" -objects $obj
### set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
### set_property -name "steps.synth_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.synth_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.synth_design.args.flatten_hierarchy" -value "rebuilt" -objects $obj
### set_property -name "steps.synth_design.args.gated_clock_conversion" -value "off" -objects $obj
### set_property -name "steps.synth_design.args.bufg" -value "12" -objects $obj
### set_property -name "steps.synth_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.synth_design.args.retiming" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'steps.synth_design.args.retiming' is deprecated for object type 'run'. Please use '-global_retiming' instead.
### set_property -name "steps.synth_design.args.fsm_extraction" -value "auto" -objects $obj
### set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "0" -objects $obj
### set_property -name "steps.synth_design.args.resource_sharing" -value "auto" -objects $obj
### set_property -name "steps.synth_design.args.control_set_opt_threshold" -value "auto" -objects $obj
### set_property -name "steps.synth_design.args.no_lc" -value "0" -objects $obj
### set_property -name "steps.synth_design.args.no_srlextract" -value "0" -objects $obj
### set_property -name "steps.synth_design.args.shreg_min_size" -value "3" -objects $obj
### set_property -name "steps.synth_design.args.max_bram" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.max_uram" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.max_dsp" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.max_bram_cascade_height" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.max_uram_cascade_height" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.cascade_dsp" -value "auto" -objects $obj
### set_property -name "steps.synth_design.args.assert" -value "0" -objects $obj
### set_property -name "steps.synth_design.args.more options" -value "" -objects $obj
### current_run -synthesis [get_runs synth_1]
### if {[string equal [get_runs -quiet impl_1] ""]} {
###     create_run -name impl_1 -part $part_string -flow {Vivado Implementation 2022} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
### } else {
###   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
###   set_property flow "Vivado Implementation 2022" [get_runs impl_1]
### }
### set obj [get_runs impl_1]
### set_property set_report_strategy_name 1 $obj
### set_property report_strategy {Vivado Implementation Default Reports} $obj
### set_property set_report_strategy_name 0 $obj
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
###   create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.upgrade_cw" -value "0" -objects $obj
### set_property -name "options.checks" -value "" -objects $obj
### set_property -name "options.ruledecks" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.pblocks" -value "" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.slr" -value "0" -objects $obj
### set_property -name "options.packthru" -value "0" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.verbose" -value "1" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
###   create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.upgrade_cw" -value "0" -objects $obj
### set_property -name "options.checks" -value "" -objects $obj
### set_property -name "options.ruledecks" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.checks" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.advisory" -value "0" -objects $obj
### set_property -name "options.xpe" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.of_objects" -value "" -objects $obj
### set_property -name "options.route_type" -value "" -objects $obj
### set_property -name "options.list_all_nets" -value "0" -objects $obj
### set_property -name "options.show_all" -value "0" -objects $obj
### set_property -name "options.has_routing" -value "0" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.write_xdc" -value "0" -objects $obj
### set_property -name "options.clock_roots_only" -value "0" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "1" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### set obj [get_runs impl_1]
### set_property -name "constrset" -value "constrs_1" -objects $obj
### set_property -name "description" -value "Default settings for Implementation." -objects $obj
### set_property -name "flow" -value "Vivado Implementation 2022" -objects $obj
### set_property -name "name" -value "impl_1" -objects $obj
### set_property -name "needs_refresh" -value "0" -objects $obj
### set_property -name "pr_configuration" -value "" -objects $obj
### set_property -name "srcset" -value "sources_1" -objects $obj
### set_property -name "include_in_archive" -value "1" -objects $obj
### set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
### set_property -name "steps.opt_design.is_enabled" -value "1" -objects $obj
### set_property -name "steps.opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.opt_design.args.verbose" -value "0" -objects $obj
### set_property -name "steps.opt_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.power_opt_design.is_enabled" -value "0" -objects $obj
### set_property -name "steps.power_opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.power_opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.power_opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.place_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.place_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.place_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.place_design.args.more options" -value "" -objects $obj
### set_property -name "steps.post_place_power_opt_design.is_enabled" -value "0" -objects $obj
### set_property -name "steps.post_place_power_opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.post_place_power_opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.post_place_power_opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.phys_opt_design.is_enabled" -value "0" -objects $obj
### set_property -name "steps.phys_opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.phys_opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.phys_opt_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.phys_opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.route_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.route_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.route_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.route_design.args.more options" -value "" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.is_enabled" -value "0" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.write_bitstream.tcl.pre" -value "" -objects $obj
### set_property -name "steps.write_bitstream.tcl.post" -value "" -objects $obj
### set_property -name "steps.write_bitstream.args.raw_bitfile" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.mask_file" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.no_binary_bitfile" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.bin_file" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.logic_location_file" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.more options" -value "" -objects $obj
### current_run -implementation [get_runs impl_1]
### puts "INFO: Project created:$project_name"
INFO: Project created:openofdm_tx
## update_compile_order -fileset sources_1
## update_compile_order -fileset sources_1
## ipx::package_project -root_dir $ip_dir -vendor user.org -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/caoyuan/openwifi/openwifi-hw/ip/openofdm_tx/src/dot11_tx_tb.v'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/openofdm_tx_pre_def.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
WARNING: [IP_Flow 19-11888] Component Definition 'user.org:user:openofdm_tx:1.0 (openofdm_tx_v1_0)': IP description "openofdm_tx_v1_0" is not meaningful: same as name or display name
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-5661] Bus Interface 's00_axi_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 's00_axi_aclk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
## ipx::unload_core $ip_dir/component.xml
## ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory $ip_dir $ip_dir/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/emb-plus-vpr-4616/1.0/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/emb-plus-vpr-4616/1.1/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.1/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.1/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/scu35/1.0/board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/v80/1.0/board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.4/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek385/1.0/board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.2/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.3/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-795] Syncing license key meta-data
## update_compile_order -fileset sources_1
## set_property core_revision 2 [ipx::current_core]
## ipx::update_source_project_archive -component [ipx::current_core]
## ipx::create_xgui_files [ipx::current_core]
## ipx::update_checksums [ipx::current_core]
## ipx::save_core [ipx::current_core]
## ipx::move_temp_component_back -component [ipx::current_core]
## close_project -delete
## close_project -delete
## cd $current_dir/
rx_intf is item number 2 in list ip_name_list
## set ip_tcl_filename [lindex $argv 0]
## set src_dir [lindex $argv 1]
## set ip_dir [lindex $argv 2]
## set BOARD_NAME [lindex $argv 3]
## exec rm -rf project_1
## exec rm -rf $ip_dir
## set current_dir [pwd]
## cd $src_dir/
## set argc 1
## set argv [list $BOARD_NAME]
## source ./$ip_tcl_filename
### set ARGUMENT1 [lindex $argv 0]
### set ARGUMENT2 [lindex $argv 1]
### set ARGUMENT3 [lindex $argv 2]
### set ARGUMENT4 [lindex $argv 3]
### set ARGUMENT5 [lindex $argv 4]
### set ARGUMENT6 [lindex $argv 5]
### set ARGUMENT7 [lindex $argv 6]
### if {$ARGUMENT1 eq ""} {
###   set BOARD_NAME zed_fmcs2
### } else {
###   set BOARD_NAME $ARGUMENT1
### }
### if {$ARGUMENT2 eq ""} {
###   set NUM_CLK_PER_US 100
### } else {
###   set NUM_CLK_PER_US $ARGUMENT2
### }
### source ../parse_board_name.tcl
#### if {$BOARD_NAME=="zed_fmcs2"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg484-1"
####    set board_part_string []
####    set board_id_string "zed"
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="zcu102_fmcs2"} {
####    set ultra_scale_flag 1
####    set part_string "xczu9eg-ffvb1156-2-e"
####    set board_part_string "xilinx.com:zcu102:part0:3.4"
####    set board_id_string "zcu102"
####    set fpga_size_flag 1
#### } elseif {$BOARD_NAME=="zc706_fmcs2"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z045ffg900-2"
####    set board_part_string []
####    set board_id_string "zc706"
####    set fpga_size_flag 1
#### } elseif {$BOARD_NAME=="zc702_fmcs2"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg484-1"
####    set board_part_string []
####    set board_id_string "zc702"
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="antsdr"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="antsdr_e200"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="sdrpi"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="adrv9361z7035"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z035ifbg676-2L"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 1
#### } elseif {$BOARD_NAME=="adrv9364z7020"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="neptunesdr"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="e310v2"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } else {
####    set ultra_scale_flag []
####    set part_string []
####    set fpga_size_flag []
####    set board_part_string []
####    set board_id_string []
####    puts "$BOARD_NAME is not valid!"
#### }
### set MODULE_NAME RX_INTF
### set  fd  [open  "./src/rx_intf_pre_def.v"  a]
### if {$ARGUMENT3 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT3"
### }
### if {$ARGUMENT4 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT4"
### }
### if {$ARGUMENT5 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT5"
### }
### if {$ARGUMENT6 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT6"
### }
### if {$ARGUMENT7 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT7"
### }
### puts $fd "`define $BOARD_NAME"
### close $fd
### puts "BOARD_NAME $BOARD_NAME"
BOARD_NAME sdrpi
### puts "NUM_CLK_PER_US $NUM_CLK_PER_US"
NUM_CLK_PER_US 100
### puts "ultra_scale_flag $ultra_scale_flag"
ultra_scale_flag 0
### puts "part_string $part_string"
part_string xc7z020clg400-1
### puts "fpga_size_flag $fpga_size_flag"
fpga_size_flag 0
### puts "ARGUMENT3 $MODULE_NAME\_$ARGUMENT3"
ARGUMENT3 RX_INTF_
### puts "ARGUMENT4 $MODULE_NAME\_$ARGUMENT4"
ARGUMENT4 RX_INTF_
### puts "ARGUMENT5 $MODULE_NAME\_$ARGUMENT5"
ARGUMENT5 RX_INTF_
### puts "ARGUMENT6 $MODULE_NAME\_$ARGUMENT6"
ARGUMENT6 RX_INTF_
### puts "ARGUMENT7 $MODULE_NAME\_$ARGUMENT7"
ARGUMENT7 RX_INTF_
### set  fd  [open  "./src/clock_speed.v"  w]
### puts $fd "`define NUM_CLK_PER_US $NUM_CLK_PER_US"
### close $fd
### file copy -force ../board_def.v ./src/board_def.v
### set origin_dir "."
### if { [info exists ::origin_dir_loc] } {
###   set origin_dir $::origin_dir_loc
### }
### set project_name "rx_intf"
### exec rm -rf $project_name
### if { [info exists ::user_project_name] } {
###   set project_name $::user_project_name
### }
### variable script_file
### set script_file "rx_intf.tcl"
### proc help {} {
###   variable script_file
###   puts "\nDescription:"
###   puts "Recreate a Vivado project from this script. The created project will be"
###   puts "functionally equivalent to the original project for which this script was"
###   puts "generated. The script contains commands for creating a project, filesets,"
###   puts "runs, adding/importing sources and setting properties on various objects.\n"
###   puts "Syntax:"
###   puts "$script_file"
###   puts "$script_file -tclargs \[--origin_dir <path>\]"
###   puts "$script_file -tclargs \[--project_name <name>\]"
###   puts "$script_file -tclargs \[--help\]\n"
###   puts "Usage:"
###   puts "Name                   Description"
###   puts "-------------------------------------------------------------------------"
###   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
###   puts "                       origin_dir path value is \".\", otherwise, the value"
###   puts "                       that was set with the \"-paths_relative_to\" switch"
###   puts "                       when this script was generated.\n"
###   puts "\[--project_name <name>\] Create project with the specified name. Default"
###   puts "                       name is the name of the project from where this"
###   puts "                       script was generated.\n"
###   puts "\[--help\]               Print help information for this script"
###   puts "-------------------------------------------------------------------------\n"
###   exit 0
### }
### if { $::argc > 0 } {
###   for {set i 0} {$i < [llength $::argc]} {incr i} {
###     set option [string trim [lindex $::argv $i]]
###     switch -regexp -- $option {
###       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
###       "--project_name" { incr i; set project_name [lindex $::argv $i] }
###       "--help"         { help }
###       default {
###         if { [regexp {^-} $option] } {
###           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
###           return 1
###         }
###       }
###     }
###   }
### }
### set orig_proj_dir "[file normalize "$origin_dir/rx_intf"]"
### create_project ${project_name} ./${project_name} -part $part_string
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
### set proj_dir [get_property directory [current_project]]
### set obj [current_project]
### set_property -name "board_connections" -value "" -objects $obj
### set_property -name "compxlib.activehdl_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/activehdl" -objects $obj
### set_property -name "compxlib.funcsim" -value "1" -objects $obj
### set_property -name "compxlib.ies_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/ies" -objects $obj
### set_property -name "compxlib.modelsim_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/modelsim" -objects $obj
### set_property -name "compxlib.overwrite_libs" -value "0" -objects $obj
### set_property -name "compxlib.questa_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/questa" -objects $obj
### set_property -name "compxlib.riviera_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/riviera" -objects $obj
### set_property -name "compxlib.timesim" -value "1" -objects $obj
### set_property -name "compxlib.vcs_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/vcs" -objects $obj
### set_property -name "compxlib.xsim_compiled_library_dir" -value "" -objects $obj
### set_property -name "corecontainer.enable" -value "0" -objects $obj
### set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
### set_property -name "dsa.num_compute_units" -value "60" -objects $obj
WARNING: [Common 17-599] Property 'dsa.num_compute_units' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
### set_property -name "dsa.rom.debug_type" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'dsa.rom.debug_type' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
### set_property -name "dsa.rom.prom_type" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'dsa.rom.prom_type' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
### set_property -name "enable_optional_runs_sta" -value "0" -objects $obj
### set_property -name "generate_ip_upgrade_log" -value "1" -objects $obj
### set_property -name "ip_cache_permissions" -value "read write" -objects $obj
### set_property -name "ip_interface_inference_priority" -value "" -objects $obj
### set_property -name "ip_output_repo" -value "$proj_dir/${project_name}.cache/ip" -objects $obj
### set_property -name "project_type" -value "Default" -objects $obj
### set_property -name "pr_flow" -value "0" -objects $obj
### set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
### set_property -name "sim.use_ip_compiled_libs" -value "1" -objects $obj
### set_property -name "simulator_language" -value "Mixed" -objects $obj
### set_property -name "source_mgmt_mode" -value "All" -objects $obj
### set_property -name "target_language" -value "Verilog" -objects $obj
### set_property -name "target_simulator" -value "XSim" -objects $obj
### set_property -name "xpm_libraries" -value "XPM_CDC XPM_MEMORY" -objects $obj
### set_property -name "xsim.array_display_limit" -value "1024" -objects $obj
### set_property -name "xsim.radix" -value "hex" -objects $obj
### set_property -name "xsim.time_unit" -value "ns" -objects $obj
### set_property -name "xsim.trace_limit" -value "65536" -objects $obj
### if {[string equal [get_filesets -quiet sources_1] ""]} {
###   create_fileset -srcset sources_1
### }
### update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
### set obj [get_filesets sources_1]
### set files [list \
###  "[file normalize "$origin_dir/src/adc_intf.v"]"\
###  "[file normalize "$origin_dir/src/byte_to_word_fcs_sn_insert.v"]"\
###  "[file normalize "$origin_dir/src/gpio_status_rf_to_bb.v"]"\
###  "[file normalize "$origin_dir/src/mv_avg_dual_ch.v"]"\
###  "[file normalize "$origin_dir/src/rx_intf_m_axis.v"]"\
###  "[file normalize "$origin_dir/src/rx_intf_pl_to_m_axis.v"]"\
###  "[file normalize "$origin_dir/src/rx_intf_s_axi.v"]"\
###  "[file normalize "$origin_dir/src/rx_iq_intf.v"]"\
###  "[file normalize "$origin_dir/src/edge_to_flip.v"]"\
###  "[file normalize "$origin_dir/src/rx_intf.v"]"\
### ]
### add_files -norecurse -fileset $obj $files
### set obj [get_filesets sources_1]
### set_property -name "design_mode" -value "RTL" -objects $obj
### set_property -name "edif_extra_search_paths" -value "" -objects $obj
### set_property -name "elab_link_dcps" -value "1" -objects $obj
### set_property -name "elab_load_timing_constraints" -value "1" -objects $obj
### set_property -name "generic" -value "" -objects $obj
### set_property -name "include_dirs" -value "" -objects $obj
### set_property -name "lib_map_file" -value "" -objects $obj
### set_property -name "loop_count" -value "1000" -objects $obj
### set_property -name "name" -value "sources_1" -objects $obj
### set_property -name "top" -value "rx_intf" -objects $obj
### set_property -name "verilog_define" -value "" -objects $obj
### set_property -name "verilog_uppercase" -value "0" -objects $obj
### if {[string equal [get_filesets -quiet constrs_1] ""]} {
###   create_fileset -constrset constrs_1
### }
### set obj [get_filesets constrs_1]
### set obj [get_filesets constrs_1]
### set_property -name "name" -value "constrs_1" -objects $obj
### set_property -name "target_constrs_file" -value "" -objects $obj
### if {[string equal [get_filesets -quiet sim_1] ""]} {
###   create_fileset -simset sim_1
### }
### set obj [get_filesets sim_1]
### set obj [get_filesets sim_1]
### set_property -name "32bit" -value "0" -objects $obj
### set_property -name "generic" -value "" -objects $obj
### set_property -name "include_dirs" -value "" -objects $obj
### set_property -name "incremental" -value "1" -objects $obj
### set_property -name "name" -value "sim_1" -objects $obj
### set_property -name "nl.cell" -value "" -objects $obj
### set_property -name "nl.incl_unisim_models" -value "0" -objects $obj
### set_property -name "nl.process_corner" -value "slow" -objects $obj
### set_property -name "nl.rename_top" -value "" -objects $obj
### set_property -name "nl.sdf_anno" -value "1" -objects $obj
### set_property -name "nl.write_all_overrides" -value "0" -objects $obj
### set_property -name "source_set" -value "sources_1" -objects $obj
### set_property -name "top" -value "rx_intf" -objects $obj
### set_property -name "transport_int_delay" -value "0" -objects $obj
### set_property -name "transport_path_delay" -value "0" -objects $obj
### set_property -name "verilog_define" -value "" -objects $obj
### set_property -name "verilog_uppercase" -value "0" -objects $obj
### set_property -name "xelab.dll" -value "0" -objects $obj
### set_property -name "xsim.compile.tcl.pre" -value "" -objects $obj
### set_property -name "xsim.compile.xvhdl.more_options" -value "" -objects $obj
### set_property -name "xsim.compile.xvhdl.nosort" -value "1" -objects $obj
### set_property -name "xsim.compile.xvhdl.relax" -value "1" -objects $obj
### set_property -name "xsim.compile.xvlog.more_options" -value "" -objects $obj
### set_property -name "xsim.compile.xvlog.nosort" -value "1" -objects $obj
### set_property -name "xsim.compile.xvlog.relax" -value "1" -objects $obj
### set_property -name "xsim.elaborate.debug_level" -value "typical" -objects $obj
### set_property -name "xsim.elaborate.load_glbl" -value "1" -objects $obj
### set_property -name "xsim.elaborate.mt_level" -value "auto" -objects $obj
### set_property -name "xsim.elaborate.rangecheck" -value "0" -objects $obj
### set_property -name "xsim.elaborate.relax" -value "1" -objects $obj
### set_property -name "xsim.elaborate.sdf_delay" -value "sdfmax" -objects $obj
### set_property -name "xsim.elaborate.snapshot" -value "" -objects $obj
### set_property -name "xsim.elaborate.xelab.more_options" -value "" -objects $obj
### set_property -name "xsim.simulate.custom_tcl" -value "" -objects $obj
### set_property -name "xsim.simulate.log_all_signals" -value "0" -objects $obj
### set_property -name "xsim.simulate.runtime" -value "1000ns" -objects $obj
### set_property -name "xsim.simulate.saif" -value "" -objects $obj
### set_property -name "xsim.simulate.saif_all_signals" -value "0" -objects $obj
### set_property -name "xsim.simulate.saif_scope" -value "" -objects $obj
### set_property -name "xsim.simulate.tcl.post" -value "" -objects $obj
### set_property -name "xsim.simulate.wdb" -value "" -objects $obj
### set_property -name "xsim.simulate.xsim.more_options" -value "" -objects $obj
### if {[string equal [get_runs -quiet synth_1] ""]} {
###     create_run -name synth_1 -part $part_string -flow {Vivado Synthesis 2022} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
### } else {
###   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
###   set_property flow "Vivado Synthesis 2022" [get_runs synth_1]
### }
### set obj [get_runs synth_1]
### set_property set_report_strategy_name 1 $obj
### set_property report_strategy {Vivado Synthesis Default Reports} $obj
### set_property set_report_strategy_name 0 $obj
### if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
###   create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
### }
### set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.pblocks" -value "" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.slr" -value "0" -objects $obj
### set_property -name "options.packthru" -value "0" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### set obj [get_runs synth_1]
### set_property -name "constrset" -value "constrs_1" -objects $obj
### set_property -name "description" -value "Vivado Synthesis Defaults" -objects $obj
### set_property -name "flow" -value "Vivado Synthesis 2022" -objects $obj
### set_property -name "name" -value "synth_1" -objects $obj
### set_property -name "needs_refresh" -value "0" -objects $obj
### set_property -name "srcset" -value "sources_1" -objects $obj
### set_property -name "include_in_archive" -value "1" -objects $obj
### set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
### set_property -name "steps.synth_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.synth_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.synth_design.args.flatten_hierarchy" -value "rebuilt" -objects $obj
### set_property -name "steps.synth_design.args.gated_clock_conversion" -value "off" -objects $obj
### set_property -name "steps.synth_design.args.bufg" -value "12" -objects $obj
### set_property -name "steps.synth_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.synth_design.args.retiming" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'steps.synth_design.args.retiming' is deprecated for object type 'run'. Please use '-global_retiming' instead.
### set_property -name "steps.synth_design.args.fsm_extraction" -value "auto" -objects $obj
### set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "0" -objects $obj
### set_property -name "steps.synth_design.args.resource_sharing" -value "auto" -objects $obj
### set_property -name "steps.synth_design.args.control_set_opt_threshold" -value "auto" -objects $obj
### set_property -name "steps.synth_design.args.no_lc" -value "0" -objects $obj
### set_property -name "steps.synth_design.args.no_srlextract" -value "0" -objects $obj
### set_property -name "steps.synth_design.args.shreg_min_size" -value "3" -objects $obj
### set_property -name "steps.synth_design.args.max_bram" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.max_uram" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.max_dsp" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.max_bram_cascade_height" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.max_uram_cascade_height" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.cascade_dsp" -value "auto" -objects $obj
### set_property -name "steps.synth_design.args.assert" -value "0" -objects $obj
### set_property -name "steps.synth_design.args.more options" -value "" -objects $obj
### current_run -synthesis [get_runs synth_1]
### if {[string equal [get_runs -quiet impl_1] ""]} {
###     create_run -name impl_1 -part $part_string -flow {Vivado Implementation 2022} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
### } else {
###   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
###   set_property flow "Vivado Implementation 2022" [get_runs impl_1]
### }
### set obj [get_runs impl_1]
### set_property set_report_strategy_name 1 $obj
### set_property report_strategy {Vivado Implementation Default Reports} $obj
### set_property set_report_strategy_name 0 $obj
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
###   create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.upgrade_cw" -value "0" -objects $obj
### set_property -name "options.checks" -value "" -objects $obj
### set_property -name "options.ruledecks" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.pblocks" -value "" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.slr" -value "0" -objects $obj
### set_property -name "options.packthru" -value "0" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.verbose" -value "1" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
###   create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.upgrade_cw" -value "0" -objects $obj
### set_property -name "options.checks" -value "" -objects $obj
### set_property -name "options.ruledecks" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.checks" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.advisory" -value "0" -objects $obj
### set_property -name "options.xpe" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.of_objects" -value "" -objects $obj
### set_property -name "options.route_type" -value "" -objects $obj
### set_property -name "options.list_all_nets" -value "0" -objects $obj
### set_property -name "options.show_all" -value "0" -objects $obj
### set_property -name "options.has_routing" -value "0" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.write_xdc" -value "0" -objects $obj
### set_property -name "options.clock_roots_only" -value "0" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "1" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### set obj [get_runs impl_1]
### set_property -name "constrset" -value "constrs_1" -objects $obj
### set_property -name "description" -value "Default settings for Implementation." -objects $obj
### set_property -name "flow" -value "Vivado Implementation 2022" -objects $obj
### set_property -name "name" -value "impl_1" -objects $obj
### set_property -name "needs_refresh" -value "0" -objects $obj
### set_property -name "pr_configuration" -value "" -objects $obj
### set_property -name "srcset" -value "sources_1" -objects $obj
### set_property -name "include_in_archive" -value "1" -objects $obj
### set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
### set_property -name "steps.opt_design.is_enabled" -value "1" -objects $obj
### set_property -name "steps.opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.opt_design.args.verbose" -value "0" -objects $obj
### set_property -name "steps.opt_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.power_opt_design.is_enabled" -value "0" -objects $obj
### set_property -name "steps.power_opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.power_opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.power_opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.place_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.place_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.place_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.place_design.args.more options" -value "" -objects $obj
### set_property -name "steps.post_place_power_opt_design.is_enabled" -value "0" -objects $obj
### set_property -name "steps.post_place_power_opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.post_place_power_opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.post_place_power_opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.phys_opt_design.is_enabled" -value "0" -objects $obj
### set_property -name "steps.phys_opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.phys_opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.phys_opt_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.phys_opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.route_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.route_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.route_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.route_design.args.more options" -value "" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.is_enabled" -value "0" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.write_bitstream.tcl.pre" -value "" -objects $obj
### set_property -name "steps.write_bitstream.tcl.post" -value "" -objects $obj
### set_property -name "steps.write_bitstream.args.raw_bitfile" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.mask_file" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.no_binary_bitfile" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.bin_file" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.logic_location_file" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.more options" -value "" -objects $obj
### current_run -implementation [get_runs impl_1]
### puts "INFO: Project created:$project_name"
INFO: Project created:rx_intf
## update_compile_order -fileset sources_1
## update_compile_order -fileset sources_1
## ipx::package_project -root_dir $ip_dir -vendor user.org -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'm_axis_fifo_data_count' has a dependency on the module local parameter or undefined parameter 'MAX_BIT_NUM_DMA_SYMBOL'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'monitor_num_dma_symbol_to_ps' has a dependency on the module local parameter or undefined parameter 'MAX_BIT_NUM_DMA_SYMBOL'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'num_dma_symbol_to_ps' has a dependency on the module local parameter or undefined parameter 'MAX_BIT_NUM_DMA_SYMBOL'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/rx_intf_pre_def.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/clock_speed.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/board_def.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_pkt_intr' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's2mm_intr' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'rx_pkt_intr': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 's2mm_intr': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'adc_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'adc_rst'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm00_axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
WARNING: [IP_Flow 19-11888] Component Definition 'user.org:user:rx_intf:1.0 (rx_intf_v1_0)': IP description "rx_intf_v1_0" is not meaningful: same as name or display name
WARNING: [IP_Flow 19-5661] Bus Interface 'adc_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'adc_clk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 'm00_axis_aclk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 's00_axi_aclk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
## ipx::unload_core $ip_dir/component.xml
## ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory $ip_dir $ip_dir/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/emb-plus-vpr-4616/1.0/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/emb-plus-vpr-4616/1.1/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.1/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.1/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/scu35/1.0/board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/v80/1.0/board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.4/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek385/1.0/board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.2/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.3/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-795] Syncing license key meta-data
## update_compile_order -fileset sources_1
## set_property core_revision 2 [ipx::current_core]
## ipx::update_source_project_archive -component [ipx::current_core]
## ipx::create_xgui_files [ipx::current_core]
## ipx::update_checksums [ipx::current_core]
## ipx::save_core [ipx::current_core]
## ipx::move_temp_component_back -component [ipx::current_core]
## close_project -delete
## close_project -delete
## cd $current_dir/
tx_intf is item number 2 in list ip_name_list
## set ip_tcl_filename [lindex $argv 0]
## set src_dir [lindex $argv 1]
## set ip_dir [lindex $argv 2]
## set BOARD_NAME [lindex $argv 3]
## exec rm -rf project_1
## exec rm -rf $ip_dir
## set current_dir [pwd]
## cd $src_dir/
## set argc 1
## set argv [list $BOARD_NAME]
## source ./$ip_tcl_filename
### set ARGUMENT1 [lindex $argv 0]
### set ARGUMENT2 [lindex $argv 1]
### set ARGUMENT3 [lindex $argv 2]
### set ARGUMENT4 [lindex $argv 3]
### set ARGUMENT5 [lindex $argv 4]
### set ARGUMENT6 [lindex $argv 5]
### set ARGUMENT7 [lindex $argv 6]
### if {$ARGUMENT1 eq ""} {
###   set BOARD_NAME zed_fmcs2
### } else {
###   set BOARD_NAME $ARGUMENT1
### }
### if {$ARGUMENT2 eq ""} {
###   set NUM_CLK_PER_US 100
### } else {
###   set NUM_CLK_PER_US $ARGUMENT2
### }
### source ../parse_board_name.tcl
#### if {$BOARD_NAME=="zed_fmcs2"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg484-1"
####    set board_part_string []
####    set board_id_string "zed"
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="zcu102_fmcs2"} {
####    set ultra_scale_flag 1
####    set part_string "xczu9eg-ffvb1156-2-e"
####    set board_part_string "xilinx.com:zcu102:part0:3.4"
####    set board_id_string "zcu102"
####    set fpga_size_flag 1
#### } elseif {$BOARD_NAME=="zc706_fmcs2"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z045ffg900-2"
####    set board_part_string []
####    set board_id_string "zc706"
####    set fpga_size_flag 1
#### } elseif {$BOARD_NAME=="zc702_fmcs2"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg484-1"
####    set board_part_string []
####    set board_id_string "zc702"
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="antsdr"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="antsdr_e200"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="sdrpi"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="adrv9361z7035"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z035ifbg676-2L"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 1
#### } elseif {$BOARD_NAME=="adrv9364z7020"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="neptunesdr"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="e310v2"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } else {
####    set ultra_scale_flag []
####    set part_string []
####    set fpga_size_flag []
####    set board_part_string []
####    set board_id_string []
####    puts "$BOARD_NAME is not valid!"
#### }
### set MODULE_NAME TX_INTF
### set  fd  [open  "./src/tx_intf_pre_def.v"  a]
### if {$ARGUMENT3 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT3"
### }
### if {$ARGUMENT4 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT4"
### }
### if {$ARGUMENT5 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT5"
### }
### if {$ARGUMENT6 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT6"
### }
### if {$ARGUMENT7 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT7"
### }
### puts $fd "`define $BOARD_NAME"
### close $fd
### puts "BOARD_NAME $BOARD_NAME"
BOARD_NAME sdrpi
### puts "NUM_CLK_PER_US $NUM_CLK_PER_US"
NUM_CLK_PER_US 100
### puts "ultra_scale_flag $ultra_scale_flag"
ultra_scale_flag 0
### puts "part_string $part_string"
part_string xc7z020clg400-1
### puts "fpga_size_flag $fpga_size_flag"
fpga_size_flag 0
### puts "ARGUMENT3 $MODULE_NAME\_$ARGUMENT3"
ARGUMENT3 TX_INTF_
### puts "ARGUMENT4 $MODULE_NAME\_$ARGUMENT4"
ARGUMENT4 TX_INTF_
### puts "ARGUMENT5 $MODULE_NAME\_$ARGUMENT5"
ARGUMENT5 TX_INTF_
### puts "ARGUMENT6 $MODULE_NAME\_$ARGUMENT6"
ARGUMENT6 TX_INTF_
### puts "ARGUMENT7 $MODULE_NAME\_$ARGUMENT7"
ARGUMENT7 TX_INTF_
### set  fd  [open  "./src/clock_speed.v"  w]
### puts $fd "`define NUM_CLK_PER_US $NUM_CLK_PER_US"
### if {$fpga_size_flag == 0} {
###   puts $fd "`define SMALL_FPGA 1"
### }
### close $fd
### file copy -force ../board_def.v ./src/board_def.v
### set origin_dir "."
### if { [info exists ::origin_dir_loc] } {
###   set origin_dir $::origin_dir_loc
### }
### set project_name "tx_intf"
### exec rm -rf $project_name
### if { [info exists ::user_project_name] } {
###   set project_name $::user_project_name
### }
### variable script_file
### set script_file "tx_intf.tcl"
### proc help {} {
###   variable script_file
###   puts "\nDescription:"
###   puts "Recreate a Vivado project from this script. The created project will be"
###   puts "functionally equivalent to the original project for which this script was"
###   puts "generated. The script contains commands for creating a project, filesets,"
###   puts "runs, adding/importing sources and setting properties on various objects.\n"
###   puts "Syntax:"
###   puts "$script_file"
###   puts "$script_file -tclargs \[--origin_dir <path>\]"
###   puts "$script_file -tclargs \[--project_name <name>\]"
###   puts "$script_file -tclargs \[--help\]\n"
###   puts "Usage:"
###   puts "Name                   Description"
###   puts "-------------------------------------------------------------------------"
###   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
###   puts "                       origin_dir path value is \".\", otherwise, the value"
###   puts "                       that was set with the \"-paths_relative_to\" switch"
###   puts "                       when this script was generated.\n"
###   puts "\[--project_name <name>\] Create project with the specified name. Default"
###   puts "                       name is the name of the project from where this"
###   puts "                       script was generated.\n"
###   puts "\[--help\]               Print help information for this script"
###   puts "-------------------------------------------------------------------------\n"
###   exit 0
### }
### if { $::argc > 0 } {
###   for {set i 0} {$i < [llength $::argc]} {incr i} {
###     set option [string trim [lindex $::argv $i]]
###     switch -regexp -- $option {
###       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
###       "--project_name" { incr i; set project_name [lindex $::argv $i] }
###       "--help"         { help }
###       default {
###         if { [regexp {^-} $option] } {
###           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
###           return 1
###         }
###       }
###     }
###   }
### }
### set orig_proj_dir "[file normalize "$origin_dir/tx_intf"]"
### create_project ${project_name} ./${project_name} -part $part_string
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
### set proj_dir [get_property directory [current_project]]
### set obj [current_project]
### set_property -name "board_connections" -value "" -objects $obj
### set_property -name "compxlib.activehdl_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/activehdl" -objects $obj
### set_property -name "compxlib.funcsim" -value "1" -objects $obj
### set_property -name "compxlib.ies_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/ies" -objects $obj
### set_property -name "compxlib.modelsim_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/modelsim" -objects $obj
### set_property -name "compxlib.overwrite_libs" -value "0" -objects $obj
### set_property -name "compxlib.questa_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/questa" -objects $obj
### set_property -name "compxlib.riviera_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/riviera" -objects $obj
### set_property -name "compxlib.timesim" -value "1" -objects $obj
### set_property -name "compxlib.vcs_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/vcs" -objects $obj
### set_property -name "compxlib.xsim_compiled_library_dir" -value "" -objects $obj
### set_property -name "corecontainer.enable" -value "0" -objects $obj
### set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
### set_property -name "dsa.num_compute_units" -value "60" -objects $obj
WARNING: [Common 17-599] Property 'dsa.num_compute_units' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
### set_property -name "dsa.rom.debug_type" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'dsa.rom.debug_type' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
### set_property -name "dsa.rom.prom_type" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'dsa.rom.prom_type' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
### set_property -name "enable_optional_runs_sta" -value "0" -objects $obj
### set_property -name "generate_ip_upgrade_log" -value "1" -objects $obj
### set_property -name "ip_cache_permissions" -value "read write" -objects $obj
### set_property -name "ip_interface_inference_priority" -value "" -objects $obj
### set_property -name "ip_output_repo" -value "$proj_dir/${project_name}.cache/ip" -objects $obj
### set_property -name "project_type" -value "Default" -objects $obj
### set_property -name "pr_flow" -value "0" -objects $obj
### set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
### set_property -name "sim.use_ip_compiled_libs" -value "1" -objects $obj
### set_property -name "simulator_language" -value "Mixed" -objects $obj
### set_property -name "source_mgmt_mode" -value "All" -objects $obj
### set_property -name "target_language" -value "Verilog" -objects $obj
### set_property -name "target_simulator" -value "XSim" -objects $obj
### set_property -name "xpm_libraries" -value "XPM_CDC XPM_MEMORY" -objects $obj
### set_property -name "xsim.array_display_limit" -value "1024" -objects $obj
### set_property -name "xsim.radix" -value "hex" -objects $obj
### set_property -name "xsim.time_unit" -value "ns" -objects $obj
### set_property -name "xsim.trace_limit" -value "65536" -objects $obj
### if {[string equal [get_filesets -quiet sources_1] ""]} {
###   create_fileset -srcset sources_1
### }
### update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
### set obj [get_filesets sources_1]
### set files [list \
###  "[file normalize "$origin_dir/src/dac_intf.v"]"\
###  "[file normalize "$origin_dir/src/div_int.v"]"\
###  "[file normalize "$origin_dir/src/ht_sig_crc_calc.v"]"\
###  "[file normalize "$origin_dir/src/tx_bit_intf.v"]"\
###  "[file normalize "$origin_dir/src/tx_interrupt_selection.v"]"\
###  "[file normalize "$origin_dir/src/tx_intf_s_axi.v"]"\
###  "[file normalize "$origin_dir/src/tx_intf_s_axis.v"]"\
###  "[file normalize "$origin_dir/src/tx_iq_intf.v"]"\
###  "[file normalize "$origin_dir/src/edge_to_flip.v"]"\
###  "[file normalize "$origin_dir/src/csi_fuzzer.v"]"\
###  "[file normalize "$origin_dir/src/tx_status_fifo.v"]"\
###  "[file normalize "$origin_dir/src/tx_intf.v"]"\
### ]
### add_files -norecurse -fileset $obj $files
### set obj [get_filesets sources_1]
### set_property -name "design_mode" -value "RTL" -objects $obj
### set_property -name "edif_extra_search_paths" -value "" -objects $obj
### set_property -name "elab_link_dcps" -value "1" -objects $obj
### set_property -name "elab_load_timing_constraints" -value "1" -objects $obj
### set_property -name "generic" -value "" -objects $obj
### set_property -name "include_dirs" -value "" -objects $obj
### set_property -name "lib_map_file" -value "" -objects $obj
### set_property -name "loop_count" -value "1000" -objects $obj
### set_property -name "name" -value "sources_1" -objects $obj
### set_property -name "top" -value "tx_intf" -objects $obj
### set_property -name "verilog_define" -value "" -objects $obj
### set_property -name "verilog_uppercase" -value "0" -objects $obj
### if {[string equal [get_filesets -quiet constrs_1] ""]} {
###   create_fileset -constrset constrs_1
### }
### set obj [get_filesets constrs_1]
### set obj [get_filesets constrs_1]
### set_property -name "name" -value "constrs_1" -objects $obj
### set_property -name "target_constrs_file" -value "" -objects $obj
### if {[string equal [get_filesets -quiet sim_1] ""]} {
###   create_fileset -simset sim_1
### }
### set obj [get_filesets sim_1]
### set obj [get_filesets sim_1]
### set_property -name "32bit" -value "0" -objects $obj
### set_property -name "generic" -value "" -objects $obj
### set_property -name "include_dirs" -value "" -objects $obj
### set_property -name "incremental" -value "1" -objects $obj
### set_property -name "name" -value "sim_1" -objects $obj
### set_property -name "nl.cell" -value "" -objects $obj
### set_property -name "nl.incl_unisim_models" -value "0" -objects $obj
### set_property -name "nl.process_corner" -value "slow" -objects $obj
### set_property -name "nl.rename_top" -value "" -objects $obj
### set_property -name "nl.sdf_anno" -value "1" -objects $obj
### set_property -name "nl.write_all_overrides" -value "0" -objects $obj
### set_property -name "source_set" -value "sources_1" -objects $obj
### set_property -name "top" -value "tx_intf" -objects $obj
### set_property -name "transport_int_delay" -value "0" -objects $obj
### set_property -name "transport_path_delay" -value "0" -objects $obj
### set_property -name "verilog_define" -value "" -objects $obj
### set_property -name "verilog_uppercase" -value "0" -objects $obj
### set_property -name "xelab.dll" -value "0" -objects $obj
### set_property -name "xsim.compile.tcl.pre" -value "" -objects $obj
### set_property -name "xsim.compile.xvhdl.more_options" -value "" -objects $obj
### set_property -name "xsim.compile.xvhdl.nosort" -value "1" -objects $obj
### set_property -name "xsim.compile.xvhdl.relax" -value "1" -objects $obj
### set_property -name "xsim.compile.xvlog.more_options" -value "" -objects $obj
### set_property -name "xsim.compile.xvlog.nosort" -value "1" -objects $obj
### set_property -name "xsim.compile.xvlog.relax" -value "1" -objects $obj
### set_property -name "xsim.elaborate.debug_level" -value "typical" -objects $obj
### set_property -name "xsim.elaborate.load_glbl" -value "1" -objects $obj
### set_property -name "xsim.elaborate.mt_level" -value "auto" -objects $obj
### set_property -name "xsim.elaborate.rangecheck" -value "0" -objects $obj
### set_property -name "xsim.elaborate.relax" -value "1" -objects $obj
### set_property -name "xsim.elaborate.sdf_delay" -value "sdfmax" -objects $obj
### set_property -name "xsim.elaborate.snapshot" -value "" -objects $obj
### set_property -name "xsim.elaborate.xelab.more_options" -value "" -objects $obj
### set_property -name "xsim.simulate.custom_tcl" -value "" -objects $obj
### set_property -name "xsim.simulate.log_all_signals" -value "0" -objects $obj
### set_property -name "xsim.simulate.runtime" -value "1000ns" -objects $obj
### set_property -name "xsim.simulate.saif" -value "" -objects $obj
### set_property -name "xsim.simulate.saif_all_signals" -value "0" -objects $obj
### set_property -name "xsim.simulate.saif_scope" -value "" -objects $obj
### set_property -name "xsim.simulate.tcl.post" -value "" -objects $obj
### set_property -name "xsim.simulate.wdb" -value "" -objects $obj
### set_property -name "xsim.simulate.xsim.more_options" -value "" -objects $obj
### if {[string equal [get_runs -quiet synth_1] ""]} {
###     create_run -name synth_1 -part $part_string -flow {Vivado Synthesis 2022} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
### } else {
###   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
###   set_property flow "Vivado Synthesis 2022" [get_runs synth_1]
### }
### set obj [get_runs synth_1]
### set_property set_report_strategy_name 1 $obj
### set_property report_strategy {Vivado Synthesis Default Reports} $obj
### set_property set_report_strategy_name 0 $obj
### if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
###   create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
### }
### set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.pblocks" -value "" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.slr" -value "0" -objects $obj
### set_property -name "options.packthru" -value "0" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### set obj [get_runs synth_1]
### set_property -name "constrset" -value "constrs_1" -objects $obj
### set_property -name "description" -value "Vivado Synthesis Defaults" -objects $obj
### set_property -name "flow" -value "Vivado Synthesis 2022" -objects $obj
### set_property -name "name" -value "synth_1" -objects $obj
### set_property -name "needs_refresh" -value "0" -objects $obj
### set_property -name "srcset" -value "sources_1" -objects $obj
### set_property -name "include_in_archive" -value "1" -objects $obj
### set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
### set_property -name "steps.synth_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.synth_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.synth_design.args.flatten_hierarchy" -value "rebuilt" -objects $obj
### set_property -name "steps.synth_design.args.gated_clock_conversion" -value "off" -objects $obj
### set_property -name "steps.synth_design.args.bufg" -value "12" -objects $obj
### set_property -name "steps.synth_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.synth_design.args.retiming" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'steps.synth_design.args.retiming' is deprecated for object type 'run'. Please use '-global_retiming' instead.
### set_property -name "steps.synth_design.args.fsm_extraction" -value "auto" -objects $obj
### set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "0" -objects $obj
### set_property -name "steps.synth_design.args.resource_sharing" -value "auto" -objects $obj
### set_property -name "steps.synth_design.args.control_set_opt_threshold" -value "auto" -objects $obj
### set_property -name "steps.synth_design.args.no_lc" -value "0" -objects $obj
### set_property -name "steps.synth_design.args.no_srlextract" -value "0" -objects $obj
### set_property -name "steps.synth_design.args.shreg_min_size" -value "3" -objects $obj
### set_property -name "steps.synth_design.args.max_bram" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.max_uram" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.max_dsp" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.max_bram_cascade_height" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.max_uram_cascade_height" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.cascade_dsp" -value "auto" -objects $obj
### set_property -name "steps.synth_design.args.assert" -value "0" -objects $obj
### set_property -name "steps.synth_design.args.more options" -value "" -objects $obj
### current_run -synthesis [get_runs synth_1]
### if {[string equal [get_runs -quiet impl_1] ""]} {
###     create_run -name impl_1 -part $part_string -flow {Vivado Implementation 2022} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
### } else {
###   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
###   set_property flow "Vivado Implementation 2022" [get_runs impl_1]
### }
### set obj [get_runs impl_1]
### set_property set_report_strategy_name 1 $obj
### set_property report_strategy {Vivado Implementation Default Reports} $obj
### set_property set_report_strategy_name 0 $obj
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
###   create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.upgrade_cw" -value "0" -objects $obj
### set_property -name "options.checks" -value "" -objects $obj
### set_property -name "options.ruledecks" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.pblocks" -value "" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.slr" -value "0" -objects $obj
### set_property -name "options.packthru" -value "0" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.verbose" -value "1" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
###   create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.upgrade_cw" -value "0" -objects $obj
### set_property -name "options.checks" -value "" -objects $obj
### set_property -name "options.ruledecks" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.checks" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.advisory" -value "0" -objects $obj
### set_property -name "options.xpe" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.of_objects" -value "" -objects $obj
### set_property -name "options.route_type" -value "" -objects $obj
### set_property -name "options.list_all_nets" -value "0" -objects $obj
### set_property -name "options.show_all" -value "0" -objects $obj
### set_property -name "options.has_routing" -value "0" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.write_xdc" -value "0" -objects $obj
### set_property -name "options.clock_roots_only" -value "0" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "1" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### set obj [get_runs impl_1]
### set_property -name "constrset" -value "constrs_1" -objects $obj
### set_property -name "description" -value "Default settings for Implementation." -objects $obj
### set_property -name "flow" -value "Vivado Implementation 2022" -objects $obj
### set_property -name "name" -value "impl_1" -objects $obj
### set_property -name "needs_refresh" -value "0" -objects $obj
### set_property -name "pr_configuration" -value "" -objects $obj
### set_property -name "srcset" -value "sources_1" -objects $obj
### set_property -name "include_in_archive" -value "1" -objects $obj
### set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
### set_property -name "steps.opt_design.is_enabled" -value "1" -objects $obj
### set_property -name "steps.opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.opt_design.args.verbose" -value "0" -objects $obj
### set_property -name "steps.opt_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.power_opt_design.is_enabled" -value "0" -objects $obj
### set_property -name "steps.power_opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.power_opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.power_opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.place_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.place_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.place_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.place_design.args.more options" -value "" -objects $obj
### set_property -name "steps.post_place_power_opt_design.is_enabled" -value "0" -objects $obj
### set_property -name "steps.post_place_power_opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.post_place_power_opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.post_place_power_opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.phys_opt_design.is_enabled" -value "0" -objects $obj
### set_property -name "steps.phys_opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.phys_opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.phys_opt_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.phys_opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.route_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.route_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.route_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.route_design.args.more options" -value "" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.is_enabled" -value "0" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.write_bitstream.tcl.pre" -value "" -objects $obj
### set_property -name "steps.write_bitstream.tcl.post" -value "" -objects $obj
### set_property -name "steps.write_bitstream.args.raw_bitfile" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.mask_file" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.no_binary_bitfile" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.bin_file" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.logic_location_file" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.more options" -value "" -objects $obj
### current_run -implementation [get_runs impl_1]
### puts "INFO: Project created:$project_name"
INFO: Project created:tx_intf
## update_compile_order -fileset sources_1
## update_compile_order -fileset sources_1
## ipx::package_project -root_dir $ip_dir -vendor user.org -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 's_axis_fifo_data_count0' has a dependency on the module local parameter or undefined parameter 'MAX_BIT_NUM_DMA_SYMBOL'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 's_axis_fifo_data_count1' has a dependency on the module local parameter or undefined parameter 'MAX_BIT_NUM_DMA_SYMBOL'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 's_axis_fifo_data_count2' has a dependency on the module local parameter or undefined parameter 'MAX_BIT_NUM_DMA_SYMBOL'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 's_axis_fifo_data_count3' has a dependency on the module local parameter or undefined parameter 'MAX_BIT_NUM_DMA_SYMBOL'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/clock_speed.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/board_def.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/tx_intf_pre_def.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'dac_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_backoff' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'dac_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'dac_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'dac_rst'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axis_aresetn'.
WARNING: [IP_Flow 19-11888] Component Definition 'user.org:user:tx_intf:1.0 (tx_intf_v1_0)': IP description "tx_intf_v1_0" is not meaningful: same as name or display name
WARNING: [IP_Flow 19-5661] Bus Interface 'dac_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'dac_clk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 's00_axi_aclk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 's00_axis_aclk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
## ipx::unload_core $ip_dir/component.xml
## ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory $ip_dir $ip_dir/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/emb-plus-vpr-4616/1.0/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/emb-plus-vpr-4616/1.1/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.1/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.1/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/scu35/1.0/board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/v80/1.0/board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.4/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek385/1.0/board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.2/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.3/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-795] Syncing license key meta-data
## update_compile_order -fileset sources_1
## set_property core_revision 2 [ipx::current_core]
## ipx::update_source_project_archive -component [ipx::current_core]
## ipx::create_xgui_files [ipx::current_core]
## ipx::update_checksums [ipx::current_core]
## ipx::save_core [ipx::current_core]
## ipx::move_temp_component_back -component [ipx::current_core]
## close_project -delete
## close_project -delete
## cd $current_dir/
xpu is item number 2 in list ip_name_list
## set ip_tcl_filename [lindex $argv 0]
## set src_dir [lindex $argv 1]
## set ip_dir [lindex $argv 2]
## set BOARD_NAME [lindex $argv 3]
## exec rm -rf project_1
## exec rm -rf $ip_dir
## set current_dir [pwd]
## cd $src_dir/
## set argc 1
## set argv [list $BOARD_NAME]
## source ./$ip_tcl_filename
### set ARGUMENT1 [lindex $argv 0]
### set ARGUMENT2 [lindex $argv 1]
### set ARGUMENT3 [lindex $argv 2]
### set ARGUMENT4 [lindex $argv 3]
### set ARGUMENT5 [lindex $argv 4]
### set ARGUMENT6 [lindex $argv 5]
### set ARGUMENT7 [lindex $argv 6]
### if {$ARGUMENT1 eq ""} {
###   set BOARD_NAME zed_fmcs2
### } else {
###   set BOARD_NAME $ARGUMENT1
### }
### if {$ARGUMENT2 eq ""} {
###   set NUM_CLK_PER_US 100
### } else {
###   set NUM_CLK_PER_US $ARGUMENT2
### }
### source ../parse_board_name.tcl
#### if {$BOARD_NAME=="zed_fmcs2"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg484-1"
####    set board_part_string []
####    set board_id_string "zed"
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="zcu102_fmcs2"} {
####    set ultra_scale_flag 1
####    set part_string "xczu9eg-ffvb1156-2-e"
####    set board_part_string "xilinx.com:zcu102:part0:3.4"
####    set board_id_string "zcu102"
####    set fpga_size_flag 1
#### } elseif {$BOARD_NAME=="zc706_fmcs2"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z045ffg900-2"
####    set board_part_string []
####    set board_id_string "zc706"
####    set fpga_size_flag 1
#### } elseif {$BOARD_NAME=="zc702_fmcs2"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg484-1"
####    set board_part_string []
####    set board_id_string "zc702"
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="antsdr"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="antsdr_e200"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="sdrpi"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="adrv9361z7035"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z035ifbg676-2L"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 1
#### } elseif {$BOARD_NAME=="adrv9364z7020"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="neptunesdr"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="e310v2"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } else {
####    set ultra_scale_flag []
####    set part_string []
####    set fpga_size_flag []
####    set board_part_string []
####    set board_id_string []
####    puts "$BOARD_NAME is not valid!"
#### }
### set MODULE_NAME XPU
### set  fd  [open  "./src/xpu_pre_def.v"  a]
### if {$ARGUMENT3 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT3"
### }
### if {$ARGUMENT4 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT4"
### }
### if {$ARGUMENT5 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT5"
### }
### if {$ARGUMENT6 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT6"
### }
### if {$ARGUMENT7 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT7"
### }
### puts $fd "`define $BOARD_NAME"
### close $fd
### puts "BOARD_NAME $BOARD_NAME"
BOARD_NAME sdrpi
### puts "NUM_CLK_PER_US $NUM_CLK_PER_US"
NUM_CLK_PER_US 100
### puts "ultra_scale_flag $ultra_scale_flag"
ultra_scale_flag 0
### puts "part_string $part_string"
part_string xc7z020clg400-1
### puts "fpga_size_flag $fpga_size_flag"
fpga_size_flag 0
### puts "ARGUMENT3 $MODULE_NAME\_$ARGUMENT3"
ARGUMENT3 XPU_
### puts "ARGUMENT4 $MODULE_NAME\_$ARGUMENT4"
ARGUMENT4 XPU_
### puts "ARGUMENT5 $MODULE_NAME\_$ARGUMENT5"
ARGUMENT5 XPU_
### puts "ARGUMENT6 $MODULE_NAME\_$ARGUMENT6"
ARGUMENT6 XPU_
### puts "ARGUMENT7 $MODULE_NAME\_$ARGUMENT7"
ARGUMENT7 XPU_
### set  fd  [open  "./src/clock_speed.v"  w]
### puts $fd "`define NUM_CLK_PER_US $NUM_CLK_PER_US"
### close $fd
### file copy -force ../board_def.v ./src/board_def.v
### set  fd  [open  "./src/openwifi_hw_git_rev.v"  w]
### set HASHCODE [exec ../../get_git_rev.sh]
### puts $fd "`define OPENWIFI_HW_GIT_REV (32'h$HASHCODE)"
### close $fd
### set grounded_rf_port 0
### set  fd  [open  "./src/spi_command.v"  w]
### if {$grounded_rf_port == 1} {
###   puts $fd "`define SPI_HIGH 24'hC22001"
###   puts $fd "`define SPI_LOW 24'hC02001"
### } else {
###   puts $fd "`define SPI_HIGH 24'h088A01"
###   puts $fd "`define SPI_LOW 24'h008A01"
### }
### close $fd
### set origin_dir "."
### if { [info exists ::origin_dir_loc] } {
###   set origin_dir $::origin_dir_loc
### }
### set project_name "xpu"
### exec rm -rf $project_name
### if { [info exists ::user_project_name] } {
###   set project_name $::user_project_name
### }
### variable script_file
### set script_file "xpu.tcl"
### proc help {} {
###   variable script_file
###   puts "\nDescription:"
###   puts "Recreate a Vivado project from this script. The created project will be"
###   puts "functionally equivalent to the original project for which this script was"
###   puts "generated. The script contains commands for creating a project, filesets,"
###   puts "runs, adding/importing sources and setting properties on various objects.\n"
###   puts "Syntax:"
###   puts "$script_file"
###   puts "$script_file -tclargs \[--origin_dir <path>\]"
###   puts "$script_file -tclargs \[--project_name <name>\]"
###   puts "$script_file -tclargs \[--help\]\n"
###   puts "Usage:"
###   puts "Name                   Description"
###   puts "-------------------------------------------------------------------------"
###   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
###   puts "                       origin_dir path value is \".\", otherwise, the value"
###   puts "                       that was set with the \"-paths_relative_to\" switch"
###   puts "                       when this script was generated.\n"
###   puts "\[--project_name <name>\] Create project with the specified name. Default"
###   puts "                       name is the name of the project from where this"
###   puts "                       script was generated.\n"
###   puts "\[--help\]               Print help information for this script"
###   puts "-------------------------------------------------------------------------\n"
###   exit 0
### }
### if { $::argc > 0 } {
###   for {set i 0} {$i < [llength $::argc]} {incr i} {
###     set option [string trim [lindex $::argv $i]]
###     switch -regexp -- $option {
###       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
###       "--project_name" { incr i; set project_name [lindex $::argv $i] }
###       "--help"         { help }
###       default {
###         if { [regexp {^-} $option] } {
###           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
###           return 1
###         }
###       }
###     }
###   }
### }
### set orig_proj_dir "[file normalize "$origin_dir/xpu"]"
### create_project ${project_name} ./${project_name} -part $part_string
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
### set proj_dir [get_property directory [current_project]]
### set obj [current_project]
### set_property -name "board_connections" -value "" -objects $obj
### set_property -name "compxlib.activehdl_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/activehdl" -objects $obj
### set_property -name "compxlib.funcsim" -value "1" -objects $obj
### set_property -name "compxlib.ies_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/ies" -objects $obj
### set_property -name "compxlib.modelsim_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/modelsim" -objects $obj
### set_property -name "compxlib.overwrite_libs" -value "0" -objects $obj
### set_property -name "compxlib.questa_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/questa" -objects $obj
### set_property -name "compxlib.riviera_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/riviera" -objects $obj
### set_property -name "compxlib.timesim" -value "1" -objects $obj
### set_property -name "compxlib.vcs_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/vcs" -objects $obj
### set_property -name "compxlib.xsim_compiled_library_dir" -value "" -objects $obj
### set_property -name "corecontainer.enable" -value "0" -objects $obj
### set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
### set_property -name "dsa.num_compute_units" -value "60" -objects $obj
WARNING: [Common 17-599] Property 'dsa.num_compute_units' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
### set_property -name "dsa.rom.debug_type" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'dsa.rom.debug_type' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
### set_property -name "dsa.rom.prom_type" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'dsa.rom.prom_type' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
### set_property -name "enable_optional_runs_sta" -value "0" -objects $obj
### set_property -name "generate_ip_upgrade_log" -value "1" -objects $obj
### set_property -name "ip_cache_permissions" -value "read write" -objects $obj
### set_property -name "ip_interface_inference_priority" -value "" -objects $obj
### set_property -name "ip_output_repo" -value "$proj_dir/${project_name}.cache/ip" -objects $obj
### set_property -name "project_type" -value "Default" -objects $obj
### set_property -name "pr_flow" -value "0" -objects $obj
### set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
### set_property -name "sim.use_ip_compiled_libs" -value "1" -objects $obj
### set_property -name "simulator_language" -value "Mixed" -objects $obj
### set_property -name "source_mgmt_mode" -value "All" -objects $obj
### set_property -name "target_language" -value "Verilog" -objects $obj
### set_property -name "target_simulator" -value "XSim" -objects $obj
### set_property -name "xpm_libraries" -value "XPM_CDC XPM_MEMORY" -objects $obj
### set_property -name "xsim.array_display_limit" -value "1024" -objects $obj
### set_property -name "xsim.radix" -value "hex" -objects $obj
### set_property -name "xsim.time_unit" -value "ns" -objects $obj
### set_property -name "xsim.trace_limit" -value "65536" -objects $obj
### if {[string equal [get_filesets -quiet sources_1] ""]} {
###   create_fileset -srcset sources_1
### }
### set obj [get_filesets sources_1]
### set files [list \
###  "[file normalize "$origin_dir/src/cca.v"]"\
###  "[file normalize "$origin_dir/src/csma_ca.v"]"\
###  "[file normalize "$origin_dir/src/dc_rm.v"]"\
###  "[file normalize "$origin_dir/src/fifo_sample_delay.v"]"\
###  "[file normalize "$origin_dir/src/iq_abs_avg.v"]"\
###  "[file normalize "$origin_dir/src/iq_rssi_to_db.v"]"\
###  "[file normalize "$origin_dir/src/mv_avg_dual_ch.v"]"\
###  "[file normalize "$origin_dir/src/n_sym_len14_pkt.v"]"\
###  "[file normalize "$origin_dir/src/phy_rx_parse.v"]"\
###  "[file normalize "$origin_dir/src/pkt_filter_ctl.v"]"\
###  "[file normalize "$origin_dir/src/rssi.v"]"\
###  "[file normalize "$origin_dir/src/spi.v"]"\
###  "[file normalize "$origin_dir/src/time_slice_gen.v"]"\
###  "[file normalize "$origin_dir/src/tsf_timer.v"]"\
###  "[file normalize "$origin_dir/src/tx_control.v"]"\
###  "[file normalize "$origin_dir/src/tx_on_detection.v"]"\
###  "[file normalize "$origin_dir/src/xpu_s_axi.v"]"\
###  "[file normalize "$origin_dir/src/xpu.v"]"\
###  "[file normalize "$origin_dir/src/cw_exp.v"]"\
###  "[file normalize "$origin_dir/src/edge_to_flip.v"]"\
### ]
### add_files -norecurse -fileset $obj $files
### set obj [get_filesets sources_1]
### set_property -name "design_mode" -value "RTL" -objects $obj
### set_property -name "edif_extra_search_paths" -value "" -objects $obj
### set_property -name "elab_link_dcps" -value "1" -objects $obj
### set_property -name "elab_load_timing_constraints" -value "1" -objects $obj
### set_property -name "generic" -value "" -objects $obj
### set_property -name "include_dirs" -value "" -objects $obj
### set_property -name "lib_map_file" -value "" -objects $obj
### set_property -name "loop_count" -value "1000" -objects $obj
### set_property -name "name" -value "sources_1" -objects $obj
### set_property -name "top" -value "xpu" -objects $obj
### set_property -name "verilog_define" -value "" -objects $obj
### set_property -name "verilog_uppercase" -value "0" -objects $obj
### if {[string equal [get_filesets -quiet constrs_1] ""]} {
###   create_fileset -constrset constrs_1
### }
### set obj [get_filesets constrs_1]
### set obj [get_filesets constrs_1]
### set_property -name "name" -value "constrs_1" -objects $obj
### set_property -name "target_constrs_file" -value "" -objects $obj
### if {[string equal [get_filesets -quiet sim_1] ""]} {
###   create_fileset -simset sim_1
### }
### set obj [get_filesets sim_1]
### set obj [get_filesets sim_1]
### set_property -name "32bit" -value "0" -objects $obj
### set_property -name "generic" -value "" -objects $obj
### set_property -name "include_dirs" -value "" -objects $obj
### set_property -name "incremental" -value "1" -objects $obj
### set_property -name "name" -value "sim_1" -objects $obj
### set_property -name "nl.cell" -value "" -objects $obj
### set_property -name "nl.incl_unisim_models" -value "0" -objects $obj
### set_property -name "nl.process_corner" -value "slow" -objects $obj
### set_property -name "nl.rename_top" -value "" -objects $obj
### set_property -name "nl.sdf_anno" -value "1" -objects $obj
### set_property -name "nl.write_all_overrides" -value "0" -objects $obj
### set_property -name "source_set" -value "sources_1" -objects $obj
### set_property -name "top" -value "xpu" -objects $obj
### set_property -name "transport_int_delay" -value "0" -objects $obj
### set_property -name "transport_path_delay" -value "0" -objects $obj
### set_property -name "verilog_define" -value "" -objects $obj
### set_property -name "verilog_uppercase" -value "0" -objects $obj
### set_property -name "xelab.dll" -value "0" -objects $obj
### set_property -name "xsim.compile.tcl.pre" -value "" -objects $obj
### set_property -name "xsim.compile.xvhdl.more_options" -value "" -objects $obj
### set_property -name "xsim.compile.xvhdl.nosort" -value "1" -objects $obj
### set_property -name "xsim.compile.xvhdl.relax" -value "1" -objects $obj
### set_property -name "xsim.compile.xvlog.more_options" -value "" -objects $obj
### set_property -name "xsim.compile.xvlog.nosort" -value "1" -objects $obj
### set_property -name "xsim.compile.xvlog.relax" -value "1" -objects $obj
### set_property -name "xsim.elaborate.debug_level" -value "typical" -objects $obj
### set_property -name "xsim.elaborate.load_glbl" -value "1" -objects $obj
### set_property -name "xsim.elaborate.mt_level" -value "auto" -objects $obj
### set_property -name "xsim.elaborate.rangecheck" -value "0" -objects $obj
### set_property -name "xsim.elaborate.relax" -value "1" -objects $obj
### set_property -name "xsim.elaborate.sdf_delay" -value "sdfmax" -objects $obj
### set_property -name "xsim.elaborate.snapshot" -value "" -objects $obj
### set_property -name "xsim.elaborate.xelab.more_options" -value "" -objects $obj
### set_property -name "xsim.simulate.custom_tcl" -value "" -objects $obj
### set_property -name "xsim.simulate.log_all_signals" -value "0" -objects $obj
### set_property -name "xsim.simulate.runtime" -value "1000ns" -objects $obj
### set_property -name "xsim.simulate.saif" -value "" -objects $obj
### set_property -name "xsim.simulate.saif_all_signals" -value "0" -objects $obj
### set_property -name "xsim.simulate.saif_scope" -value "" -objects $obj
### set_property -name "xsim.simulate.tcl.post" -value "" -objects $obj
### set_property -name "xsim.simulate.wdb" -value "" -objects $obj
### set_property -name "xsim.simulate.xsim.more_options" -value "" -objects $obj
### if {[string equal [get_runs -quiet synth_1] ""]} {
###     create_run -name synth_1 -part $part_string -flow {Vivado Synthesis 2022} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
### } else {
###   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
###   set_property flow "Vivado Synthesis 2022" [get_runs synth_1]
### }
### set obj [get_runs synth_1]
### set_property set_report_strategy_name 1 $obj
### set_property report_strategy {Vivado Synthesis Default Reports} $obj
### set_property set_report_strategy_name 0 $obj
### if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
###   create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
### }
### set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.pblocks" -value "" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.slr" -value "0" -objects $obj
### set_property -name "options.packthru" -value "0" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### set obj [get_runs synth_1]
### set_property -name "constrset" -value "constrs_1" -objects $obj
### set_property -name "description" -value "Vivado Synthesis Defaults" -objects $obj
### set_property -name "flow" -value "Vivado Synthesis 2022" -objects $obj
### set_property -name "name" -value "synth_1" -objects $obj
### set_property -name "needs_refresh" -value "0" -objects $obj
### set_property -name "srcset" -value "sources_1" -objects $obj
### set_property -name "include_in_archive" -value "1" -objects $obj
### set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
### set_property -name "steps.synth_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.synth_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.synth_design.args.flatten_hierarchy" -value "rebuilt" -objects $obj
### set_property -name "steps.synth_design.args.gated_clock_conversion" -value "off" -objects $obj
### set_property -name "steps.synth_design.args.bufg" -value "12" -objects $obj
### set_property -name "steps.synth_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.synth_design.args.retiming" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'steps.synth_design.args.retiming' is deprecated for object type 'run'. Please use '-global_retiming' instead.
### set_property -name "steps.synth_design.args.fsm_extraction" -value "auto" -objects $obj
### set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "0" -objects $obj
### set_property -name "steps.synth_design.args.resource_sharing" -value "auto" -objects $obj
### set_property -name "steps.synth_design.args.control_set_opt_threshold" -value "auto" -objects $obj
### set_property -name "steps.synth_design.args.no_lc" -value "0" -objects $obj
### set_property -name "steps.synth_design.args.no_srlextract" -value "0" -objects $obj
### set_property -name "steps.synth_design.args.shreg_min_size" -value "3" -objects $obj
### set_property -name "steps.synth_design.args.max_bram" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.max_uram" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.max_dsp" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.max_bram_cascade_height" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.max_uram_cascade_height" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.cascade_dsp" -value "auto" -objects $obj
### set_property -name "steps.synth_design.args.assert" -value "0" -objects $obj
### set_property -name "steps.synth_design.args.more options" -value "" -objects $obj
### current_run -synthesis [get_runs synth_1]
### if {[string equal [get_runs -quiet impl_1] ""]} {
###     create_run -name impl_1 -part $part_string -flow {Vivado Implementation 2022} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
### } else {
###   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
###   set_property flow "Vivado Implementation 2022" [get_runs impl_1]
### }
### set obj [get_runs impl_1]
### set_property set_report_strategy_name 1 $obj
### set_property report_strategy {Vivado Implementation Default Reports} $obj
### set_property set_report_strategy_name 0 $obj
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
###   create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.upgrade_cw" -value "0" -objects $obj
### set_property -name "options.checks" -value "" -objects $obj
### set_property -name "options.ruledecks" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.pblocks" -value "" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.slr" -value "0" -objects $obj
### set_property -name "options.packthru" -value "0" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.verbose" -value "1" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
###   create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.upgrade_cw" -value "0" -objects $obj
### set_property -name "options.checks" -value "" -objects $obj
### set_property -name "options.ruledecks" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.checks" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.advisory" -value "0" -objects $obj
### set_property -name "options.xpe" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.of_objects" -value "" -objects $obj
### set_property -name "options.route_type" -value "" -objects $obj
### set_property -name "options.list_all_nets" -value "0" -objects $obj
### set_property -name "options.show_all" -value "0" -objects $obj
### set_property -name "options.has_routing" -value "0" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.write_xdc" -value "0" -objects $obj
### set_property -name "options.clock_roots_only" -value "0" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "1" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### set obj [get_runs impl_1]
### set_property -name "constrset" -value "constrs_1" -objects $obj
### set_property -name "description" -value "Default settings for Implementation." -objects $obj
### set_property -name "flow" -value "Vivado Implementation 2022" -objects $obj
### set_property -name "name" -value "impl_1" -objects $obj
### set_property -name "needs_refresh" -value "0" -objects $obj
### set_property -name "pr_configuration" -value "" -objects $obj
### set_property -name "srcset" -value "sources_1" -objects $obj
### set_property -name "include_in_archive" -value "1" -objects $obj
### set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
### set_property -name "steps.opt_design.is_enabled" -value "1" -objects $obj
### set_property -name "steps.opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.opt_design.args.verbose" -value "0" -objects $obj
### set_property -name "steps.opt_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.power_opt_design.is_enabled" -value "0" -objects $obj
### set_property -name "steps.power_opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.power_opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.power_opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.place_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.place_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.place_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.place_design.args.more options" -value "" -objects $obj
### set_property -name "steps.post_place_power_opt_design.is_enabled" -value "0" -objects $obj
### set_property -name "steps.post_place_power_opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.post_place_power_opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.post_place_power_opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.phys_opt_design.is_enabled" -value "0" -objects $obj
### set_property -name "steps.phys_opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.phys_opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.phys_opt_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.phys_opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.route_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.route_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.route_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.route_design.args.more options" -value "" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.is_enabled" -value "0" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.write_bitstream.tcl.pre" -value "" -objects $obj
### set_property -name "steps.write_bitstream.tcl.post" -value "" -objects $obj
### set_property -name "steps.write_bitstream.args.raw_bitfile" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.mask_file" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.no_binary_bitfile" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.bin_file" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.logic_location_file" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.more options" -value "" -objects $obj
### current_run -implementation [get_runs impl_1]
### puts "INFO: Project created:$project_name"
INFO: Project created:xpu
## update_compile_order -fileset sources_1
## update_compile_order -fileset sources_1
## ipx::package_project -root_dir $ip_dir -vendor user.org -library user -taxonomy /UserIP -import_files -set_current false
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/board_def.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/clock_speed.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/xpu_pre_def.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/spi_command.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/openwifi_hw_git_rev.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_backoff' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ps_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
WARNING: [IP_Flow 19-11888] Component Definition 'user.org:user:xpu:1.0 (xpu_v1_0)': IP description "xpu_v1_0" is not meaningful: too short
WARNING: [IP_Flow 19-5661] Bus Interface 'ps_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'ps_clk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 's00_axi_aclk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
## ipx::unload_core $ip_dir/component.xml
## ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory $ip_dir $ip_dir/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/emb-plus-vpr-4616/1.0/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/emb-plus-vpr-4616/1.1/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.1/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.1/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/scu35/1.0/board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/v80/1.0/board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.4/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek385/1.0/board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.2/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.3/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-795] Syncing license key meta-data
## update_compile_order -fileset sources_1
## set_property core_revision 2 [ipx::current_core]
## ipx::update_source_project_archive -component [ipx::current_core]
## ipx::create_xgui_files [ipx::current_core]
## ipx::update_checksums [ipx::current_core]
## ipx::save_core [ipx::current_core]
## ipx::move_temp_component_back -component [ipx::current_core]
## close_project -delete
## close_project -delete
## cd $current_dir/
side_ch is item number 2 in list ip_name_list
## set ip_tcl_filename [lindex $argv 0]
## set src_dir [lindex $argv 1]
## set ip_dir [lindex $argv 2]
## set BOARD_NAME [lindex $argv 3]
## exec rm -rf project_1
## exec rm -rf $ip_dir
## set current_dir [pwd]
## cd $src_dir/
## set argc 1
## set argv [list $BOARD_NAME]
## source ./$ip_tcl_filename
### set ARGUMENT1 [lindex $argv 0]
### set ARGUMENT2 [lindex $argv 1]
### set ARGUMENT3 [lindex $argv 2]
### set ARGUMENT4 [lindex $argv 3]
### set ARGUMENT5 [lindex $argv 4]
### set ARGUMENT6 [lindex $argv 5]
### set ARGUMENT7 [lindex $argv 6]
### if {$ARGUMENT1 eq ""} {
###   set BOARD_NAME zed_fmcs2
### } else {
###   set BOARD_NAME $ARGUMENT1
### }
### if {$ARGUMENT2 eq ""} {
###   set NUM_CLK_PER_US 100
### } else {
###   set NUM_CLK_PER_US $ARGUMENT2
### }
### source ../parse_board_name.tcl
#### if {$BOARD_NAME=="zed_fmcs2"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg484-1"
####    set board_part_string []
####    set board_id_string "zed"
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="zcu102_fmcs2"} {
####    set ultra_scale_flag 1
####    set part_string "xczu9eg-ffvb1156-2-e"
####    set board_part_string "xilinx.com:zcu102:part0:3.4"
####    set board_id_string "zcu102"
####    set fpga_size_flag 1
#### } elseif {$BOARD_NAME=="zc706_fmcs2"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z045ffg900-2"
####    set board_part_string []
####    set board_id_string "zc706"
####    set fpga_size_flag 1
#### } elseif {$BOARD_NAME=="zc702_fmcs2"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg484-1"
####    set board_part_string []
####    set board_id_string "zc702"
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="antsdr"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="antsdr_e200"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="sdrpi"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="adrv9361z7035"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z035ifbg676-2L"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 1
#### } elseif {$BOARD_NAME=="adrv9364z7020"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="neptunesdr"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="e310v2"} {
####    set ultra_scale_flag 0
####    set part_string "xc7z020clg400-1"
####    set board_part_string []
####    set board_id_string []
####    set fpga_size_flag 0
#### } else {
####    set ultra_scale_flag []
####    set part_string []
####    set fpga_size_flag []
####    set board_part_string []
####    set board_id_string []
####    puts "$BOARD_NAME is not valid!"
#### }
### set MODULE_NAME SIDE_CH
### set  fd  [open  "./src/side_ch_pre_def.v"  a]
### if {$ARGUMENT3 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT3"
### }
### if {$ARGUMENT4 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT4"
### }
### if {$ARGUMENT5 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT5"
### }
### if {$ARGUMENT6 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT6"
### }
### if {$ARGUMENT7 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT7"
### }
### puts $fd "`define $BOARD_NAME"
### close $fd
### puts "BOARD_NAME $BOARD_NAME"
BOARD_NAME sdrpi
### puts "NUM_CLK_PER_US $NUM_CLK_PER_US"
NUM_CLK_PER_US 100
### puts "ultra_scale_flag $ultra_scale_flag"
ultra_scale_flag 0
### puts "part_string $part_string"
part_string xc7z020clg400-1
### puts "fpga_size_flag $fpga_size_flag"
fpga_size_flag 0
### puts "ARGUMENT3 $MODULE_NAME\_$ARGUMENT3"
ARGUMENT3 SIDE_CH_
### puts "ARGUMENT4 $MODULE_NAME\_$ARGUMENT4"
ARGUMENT4 SIDE_CH_
### puts "ARGUMENT5 $MODULE_NAME\_$ARGUMENT5"
ARGUMENT5 SIDE_CH_
### puts "ARGUMENT6 $MODULE_NAME\_$ARGUMENT6"
ARGUMENT6 SIDE_CH_
### puts "ARGUMENT7 $MODULE_NAME\_$ARGUMENT7"
ARGUMENT7 SIDE_CH_
### set  fd  [open  "./src/fpga_scale.v"  w]
### if {$fpga_size_flag == 0} {
###   puts $fd "`define SIDE_CH_LESS_BRAM 1"
### } else {
###   puts $fd " "
### }
### close $fd
### set  fd  [open  "./src/has_side_ch_flag.v"  w]
### puts $fd "`define HAS_SIDE_CH 1"
### close $fd
### set origin_dir "."
### if { [info exists ::origin_dir_loc] } {
###   set origin_dir $::origin_dir_loc
### }
### set project_name "side_ch"
### exec rm -rf $project_name
### if { [info exists ::user_project_name] } {
###   set project_name $::user_project_name
### }
### variable script_file
### set script_file "side_ch.tcl"
### proc help {} {
###   variable script_file
###   puts "\nDescription:"
###   puts "Recreate a Vivado project from this script. The created project will be"
###   puts "functionally equivalent to the original project for which this script was"
###   puts "generated. The script contains commands for creating a project, filesets,"
###   puts "runs, adding/importing sources and setting properties on various objects.\n"
###   puts "Syntax:"
###   puts "$script_file"
###   puts "$script_file -tclargs \[--origin_dir <path>\]"
###   puts "$script_file -tclargs \[--project_name <name>\]"
###   puts "$script_file -tclargs \[--help\]\n"
###   puts "Usage:"
###   puts "Name                   Description"
###   puts "-------------------------------------------------------------------------"
###   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
###   puts "                       origin_dir path value is \".\", otherwise, the value"
###   puts "                       that was set with the \"-paths_relative_to\" switch"
###   puts "                       when this script was generated.\n"
###   puts "\[--project_name <name>\] Create project with the specified name. Default"
###   puts "                       name is the name of the project from where this"
###   puts "                       script was generated.\n"
###   puts "\[--help\]               Print help information for this script"
###   puts "-------------------------------------------------------------------------\n"
###   exit 0
### }
### if { $::argc > 0 } {
###   for {set i 0} {$i < [llength $::argc]} {incr i} {
###     set option [string trim [lindex $::argv $i]]
###     switch -regexp -- $option {
###       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
###       "--project_name" { incr i; set project_name [lindex $::argv $i] }
###       "--help"         { help }
###       default {
###         if { [regexp {^-} $option] } {
###           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
###           return 1
###         }
###       }
###     }
###   }
### }
### set orig_proj_dir "[file normalize "$origin_dir/side_ch"]"
### create_project ${project_name} ./${project_name} -part $part_string
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
### set proj_dir [get_property directory [current_project]]
### set obj [current_project]
### set_property -name "board_connections" -value "" -objects $obj
### set_property -name "compxlib.activehdl_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/activehdl" -objects $obj
### set_property -name "compxlib.funcsim" -value "1" -objects $obj
### set_property -name "compxlib.ies_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/ies" -objects $obj
### set_property -name "compxlib.modelsim_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/modelsim" -objects $obj
### set_property -name "compxlib.overwrite_libs" -value "0" -objects $obj
### set_property -name "compxlib.questa_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/questa" -objects $obj
### set_property -name "compxlib.riviera_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/riviera" -objects $obj
### set_property -name "compxlib.timesim" -value "1" -objects $obj
### set_property -name "compxlib.vcs_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/vcs" -objects $obj
### set_property -name "compxlib.xsim_compiled_library_dir" -value "" -objects $obj
### set_property -name "corecontainer.enable" -value "0" -objects $obj
### set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
### set_property -name "dsa.num_compute_units" -value "60" -objects $obj
WARNING: [Common 17-599] Property 'dsa.num_compute_units' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
### set_property -name "dsa.rom.debug_type" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'dsa.rom.debug_type' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
### set_property -name "dsa.rom.prom_type" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'dsa.rom.prom_type' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
### set_property -name "enable_optional_runs_sta" -value "0" -objects $obj
### set_property -name "generate_ip_upgrade_log" -value "1" -objects $obj
### set_property -name "ip_cache_permissions" -value "read write" -objects $obj
### set_property -name "ip_interface_inference_priority" -value "" -objects $obj
### set_property -name "ip_output_repo" -value "$proj_dir/${project_name}.cache/ip" -objects $obj
### set_property -name "project_type" -value "Default" -objects $obj
### set_property -name "pr_flow" -value "0" -objects $obj
### set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
### set_property -name "sim.use_ip_compiled_libs" -value "1" -objects $obj
### set_property -name "simulator_language" -value "Mixed" -objects $obj
### set_property -name "source_mgmt_mode" -value "All" -objects $obj
### set_property -name "target_language" -value "Verilog" -objects $obj
### set_property -name "target_simulator" -value "XSim" -objects $obj
### set_property -name "xpm_libraries" -value "XPM_CDC XPM_MEMORY" -objects $obj
### set_property -name "xsim.array_display_limit" -value "1024" -objects $obj
### set_property -name "xsim.radix" -value "hex" -objects $obj
### set_property -name "xsim.time_unit" -value "ns" -objects $obj
### set_property -name "xsim.trace_limit" -value "65536" -objects $obj
### if {[string equal [get_filesets -quiet sources_1] ""]} {
###   create_fileset -srcset sources_1
### }
### update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
### set obj [get_filesets sources_1]
### set files [list \
###  "[file normalize "$origin_dir/src/dpram.v"]"\
###  "[file normalize "$origin_dir/src/side_ch_counter.v"]"\
###  "[file normalize "$origin_dir/src/side_ch_counter_event_cfg.v"]"\
###  "[file normalize "$origin_dir/src/side_ch_control.v"]"\
###  "[file normalize "$origin_dir/src/side_ch_m_axis.v"]"\
###  "[file normalize "$origin_dir/src/side_ch_s_axi.v"]"\
###  "[file normalize "$origin_dir/src/side_ch.v"]"\
### ]
### add_files -norecurse -fileset $obj $files
### set obj [get_filesets sources_1]
### set_property -name "design_mode" -value "RTL" -objects $obj
### set_property -name "edif_extra_search_paths" -value "" -objects $obj
### set_property -name "elab_link_dcps" -value "1" -objects $obj
### set_property -name "elab_load_timing_constraints" -value "1" -objects $obj
### set_property -name "generic" -value "" -objects $obj
### set_property -name "include_dirs" -value "" -objects $obj
### set_property -name "lib_map_file" -value "" -objects $obj
### set_property -name "loop_count" -value "1000" -objects $obj
### set_property -name "name" -value "sources_1" -objects $obj
### set_property -name "top" -value "side_ch" -objects $obj
### set_property -name "verilog_define" -value "" -objects $obj
### set_property -name "verilog_uppercase" -value "0" -objects $obj
### if {[string equal [get_filesets -quiet constrs_1] ""]} {
###   create_fileset -constrset constrs_1
### }
### set obj [get_filesets constrs_1]
### set obj [get_filesets constrs_1]
### set_property -name "name" -value "constrs_1" -objects $obj
### set_property -name "target_constrs_file" -value "" -objects $obj
### if {[string equal [get_filesets -quiet sim_1] ""]} {
###   create_fileset -simset sim_1
### }
### set obj [get_filesets sim_1]
### set obj [get_filesets sim_1]
### set_property -name "32bit" -value "0" -objects $obj
### set_property -name "generic" -value "" -objects $obj
### set_property -name "include_dirs" -value "" -objects $obj
### set_property -name "incremental" -value "1" -objects $obj
### set_property -name "name" -value "sim_1" -objects $obj
### set_property -name "nl.cell" -value "" -objects $obj
### set_property -name "nl.incl_unisim_models" -value "0" -objects $obj
### set_property -name "nl.process_corner" -value "slow" -objects $obj
### set_property -name "nl.rename_top" -value "" -objects $obj
### set_property -name "nl.sdf_anno" -value "1" -objects $obj
### set_property -name "nl.write_all_overrides" -value "0" -objects $obj
### set_property -name "source_set" -value "sources_1" -objects $obj
### set_property -name "top" -value "side_ch" -objects $obj
### set_property -name "transport_int_delay" -value "0" -objects $obj
### set_property -name "transport_path_delay" -value "0" -objects $obj
### set_property -name "verilog_define" -value "" -objects $obj
### set_property -name "verilog_uppercase" -value "0" -objects $obj
### set_property -name "xelab.dll" -value "0" -objects $obj
### set_property -name "xsim.compile.tcl.pre" -value "" -objects $obj
### set_property -name "xsim.compile.xvhdl.more_options" -value "" -objects $obj
### set_property -name "xsim.compile.xvhdl.nosort" -value "1" -objects $obj
### set_property -name "xsim.compile.xvhdl.relax" -value "1" -objects $obj
### set_property -name "xsim.compile.xvlog.more_options" -value "" -objects $obj
### set_property -name "xsim.compile.xvlog.nosort" -value "1" -objects $obj
### set_property -name "xsim.compile.xvlog.relax" -value "1" -objects $obj
### set_property -name "xsim.elaborate.debug_level" -value "typical" -objects $obj
### set_property -name "xsim.elaborate.load_glbl" -value "1" -objects $obj
### set_property -name "xsim.elaborate.mt_level" -value "auto" -objects $obj
### set_property -name "xsim.elaborate.rangecheck" -value "0" -objects $obj
### set_property -name "xsim.elaborate.relax" -value "1" -objects $obj
### set_property -name "xsim.elaborate.sdf_delay" -value "sdfmax" -objects $obj
### set_property -name "xsim.elaborate.snapshot" -value "" -objects $obj
### set_property -name "xsim.elaborate.xelab.more_options" -value "" -objects $obj
### set_property -name "xsim.simulate.custom_tcl" -value "" -objects $obj
### set_property -name "xsim.simulate.log_all_signals" -value "0" -objects $obj
### set_property -name "xsim.simulate.runtime" -value "1000ns" -objects $obj
### set_property -name "xsim.simulate.saif" -value "" -objects $obj
### set_property -name "xsim.simulate.saif_all_signals" -value "0" -objects $obj
### set_property -name "xsim.simulate.saif_scope" -value "" -objects $obj
### set_property -name "xsim.simulate.tcl.post" -value "" -objects $obj
### set_property -name "xsim.simulate.wdb" -value "" -objects $obj
### set_property -name "xsim.simulate.xsim.more_options" -value "" -objects $obj
### if {[string equal [get_runs -quiet synth_1] ""]} {
###     create_run -name synth_1 -part $part_string -flow {Vivado Synthesis 2022} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
### } else {
###   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
###   set_property flow "Vivado Synthesis 2022" [get_runs synth_1]
### }
### set obj [get_runs synth_1]
### set_property set_report_strategy_name 1 $obj
### set_property report_strategy {Vivado Synthesis Default Reports} $obj
### set_property set_report_strategy_name 0 $obj
### if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
###   create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
### }
### set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.pblocks" -value "" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.slr" -value "0" -objects $obj
### set_property -name "options.packthru" -value "0" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### set obj [get_runs synth_1]
### set_property -name "constrset" -value "constrs_1" -objects $obj
### set_property -name "description" -value "Vivado Synthesis Defaults" -objects $obj
### set_property -name "flow" -value "Vivado Synthesis 2022" -objects $obj
### set_property -name "name" -value "synth_1" -objects $obj
### set_property -name "needs_refresh" -value "0" -objects $obj
### set_property -name "srcset" -value "sources_1" -objects $obj
### set_property -name "include_in_archive" -value "1" -objects $obj
### set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
### set_property -name "steps.synth_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.synth_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.synth_design.args.flatten_hierarchy" -value "rebuilt" -objects $obj
### set_property -name "steps.synth_design.args.gated_clock_conversion" -value "off" -objects $obj
### set_property -name "steps.synth_design.args.bufg" -value "12" -objects $obj
### set_property -name "steps.synth_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.synth_design.args.retiming" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'steps.synth_design.args.retiming' is deprecated for object type 'run'. Please use '-global_retiming' instead.
### set_property -name "steps.synth_design.args.fsm_extraction" -value "auto" -objects $obj
### set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "0" -objects $obj
### set_property -name "steps.synth_design.args.resource_sharing" -value "auto" -objects $obj
### set_property -name "steps.synth_design.args.control_set_opt_threshold" -value "auto" -objects $obj
### set_property -name "steps.synth_design.args.no_lc" -value "0" -objects $obj
### set_property -name "steps.synth_design.args.no_srlextract" -value "0" -objects $obj
### set_property -name "steps.synth_design.args.shreg_min_size" -value "3" -objects $obj
### set_property -name "steps.synth_design.args.max_bram" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.max_uram" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.max_dsp" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.max_bram_cascade_height" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.max_uram_cascade_height" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.cascade_dsp" -value "auto" -objects $obj
### set_property -name "steps.synth_design.args.assert" -value "0" -objects $obj
### set_property -name "steps.synth_design.args.more options" -value "" -objects $obj
### current_run -synthesis [get_runs synth_1]
### if {[string equal [get_runs -quiet impl_1] ""]} {
###     create_run -name impl_1 -part $part_string -flow {Vivado Implementation 2022} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
### } else {
###   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
###   set_property flow "Vivado Implementation 2022" [get_runs impl_1]
### }
### set obj [get_runs impl_1]
### set_property set_report_strategy_name 1 $obj
### set_property report_strategy {Vivado Implementation Default Reports} $obj
### set_property set_report_strategy_name 0 $obj
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
###   create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.upgrade_cw" -value "0" -objects $obj
### set_property -name "options.checks" -value "" -objects $obj
### set_property -name "options.ruledecks" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.pblocks" -value "" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.slr" -value "0" -objects $obj
### set_property -name "options.packthru" -value "0" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.verbose" -value "1" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
###   create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.upgrade_cw" -value "0" -objects $obj
### set_property -name "options.checks" -value "" -objects $obj
### set_property -name "options.ruledecks" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.checks" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.advisory" -value "0" -objects $obj
### set_property -name "options.xpe" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.of_objects" -value "" -objects $obj
### set_property -name "options.route_type" -value "" -objects $obj
### set_property -name "options.list_all_nets" -value "0" -objects $obj
### set_property -name "options.show_all" -value "0" -objects $obj
### set_property -name "options.has_routing" -value "0" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.write_xdc" -value "0" -objects $obj
### set_property -name "options.clock_roots_only" -value "0" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "1" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### set obj [get_runs impl_1]
### set_property -name "constrset" -value "constrs_1" -objects $obj
### set_property -name "description" -value "Default settings for Implementation." -objects $obj
### set_property -name "flow" -value "Vivado Implementation 2022" -objects $obj
### set_property -name "name" -value "impl_1" -objects $obj
### set_property -name "needs_refresh" -value "0" -objects $obj
### set_property -name "pr_configuration" -value "" -objects $obj
### set_property -name "srcset" -value "sources_1" -objects $obj
### set_property -name "include_in_archive" -value "1" -objects $obj
### set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
### set_property -name "steps.opt_design.is_enabled" -value "1" -objects $obj
### set_property -name "steps.opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.opt_design.args.verbose" -value "0" -objects $obj
### set_property -name "steps.opt_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.power_opt_design.is_enabled" -value "0" -objects $obj
### set_property -name "steps.power_opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.power_opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.power_opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.place_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.place_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.place_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.place_design.args.more options" -value "" -objects $obj
### set_property -name "steps.post_place_power_opt_design.is_enabled" -value "0" -objects $obj
### set_property -name "steps.post_place_power_opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.post_place_power_opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.post_place_power_opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.phys_opt_design.is_enabled" -value "0" -objects $obj
### set_property -name "steps.phys_opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.phys_opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.phys_opt_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.phys_opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.route_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.route_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.route_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.route_design.args.more options" -value "" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.is_enabled" -value "0" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.write_bitstream.tcl.pre" -value "" -objects $obj
### set_property -name "steps.write_bitstream.tcl.post" -value "" -objects $obj
### set_property -name "steps.write_bitstream.args.raw_bitfile" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.mask_file" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.no_binary_bitfile" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.bin_file" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.logic_location_file" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.more options" -value "" -objects $obj
### current_run -implementation [get_runs impl_1]
### puts "INFO: Project created:$project_name"
INFO: Project created:side_ch
## update_compile_order -fileset sources_1
## update_compile_order -fileset sources_1
## ipx::package_project -root_dir $ip_dir -vendor user.org -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 's_axis_data_count' has a dependency on the module local parameter or undefined parameter 'MAX_BIT_NUM_DMA_SYMBOL'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'm_axis_data_count' has a dependency on the module local parameter or undefined parameter 'MAX_BIT_NUM_DMA_SYMBOL'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/side_ch_pre_def.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/fpga_scale.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/has_side_ch_flag.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm00_axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axis_aresetn'.
WARNING: [IP_Flow 19-11888] Component Definition 'user.org:user:side_ch:1.0 (side_ch_v1_0)': IP description "side_ch_v1_0" is not meaningful: same as name or display name
WARNING: [IP_Flow 19-11770] Clock interface 'm00_axis_aclk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 's00_axi_aclk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 's00_axis_aclk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
## ipx::unload_core $ip_dir/component.xml
## ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory $ip_dir $ip_dir/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/emb-plus-vpr-4616/1.0/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/emb-plus-vpr-4616/1.1/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.1/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.1/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/scu35/1.0/board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/v80/1.0/board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.4/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek385/1.0/board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.2/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.3/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-795] Syncing license key meta-data
## update_compile_order -fileset sources_1
## set_property core_revision 2 [ipx::current_core]
## ipx::update_source_project_archive -component [ipx::current_core]
## ipx::create_xgui_files [ipx::current_core]
## ipx::update_checksums [ipx::current_core]
## ipx::save_core [ipx::current_core]
## ipx::move_temp_component_back -component [ipx::current_core]
## close_project -delete
## close_project -delete
## cd $current_dir/
# set_param gui.addressMap 0
# source ../openwifi.tcl
## set_param gui.addressMap 0
## set origin_dir "."
## source ./set_files.tcl
### set files [list \
###  [file normalize "${origin_dir}/../../adi-hdl/library/common/ad_iobuf.v"] \
###  [file normalize "${origin_dir}/src/system_wrapper.v"] \
###  [file normalize "${origin_dir}/src/system.bd" ]\
###  [file normalize "${origin_dir}/src/system_top.v" ]\
### ]
### set files_xdc [list \
###  [file normalize "${origin_dir}/src/sdrpi_constr.xdc"]\
###  [file normalize "${origin_dir}/src/sdrpi_constr_lvds.xdc"]\
###  [file normalize "${origin_dir}/src/ccbob_constr.xdc"]\
###  [file normalize "$origin_dir/src/system.xdc"]\
### ]
### set ip_repos [list \
###  [file normalize "$origin_dir/../../adi-hdl/library"]\
###  [file normalize "$origin_dir/ip_repo/"]\
### ]
### set board_part_repos []
## set BOARD_NAME [lindex [split [exec pwd] /] end]
## puts "openwifi.tcl BOARD_NAME $BOARD_NAME"
openwifi.tcl BOARD_NAME sdrpi
## source ../../ip/parse_board_name.tcl
### if {$BOARD_NAME=="zed_fmcs2"} {
###    set ultra_scale_flag 0
###    set part_string "xc7z020clg484-1"
###    set board_part_string []
###    set board_id_string "zed"
###    set fpga_size_flag 0
### } elseif {$BOARD_NAME=="zcu102_fmcs2"} {
###    set ultra_scale_flag 1
###    set part_string "xczu9eg-ffvb1156-2-e"
###    set board_part_string "xilinx.com:zcu102:part0:3.4"
###    set board_id_string "zcu102"
###    set fpga_size_flag 1
### } elseif {$BOARD_NAME=="zc706_fmcs2"} {
###    set ultra_scale_flag 0
###    set part_string "xc7z045ffg900-2"
###    set board_part_string []
###    set board_id_string "zc706"
###    set fpga_size_flag 1
### } elseif {$BOARD_NAME=="zc702_fmcs2"} {
###    set ultra_scale_flag 0
###    set part_string "xc7z020clg484-1"
###    set board_part_string []
###    set board_id_string "zc702"
###    set fpga_size_flag 0
### } elseif {$BOARD_NAME=="antsdr"} {
###    set ultra_scale_flag 0
###    set part_string "xc7z020clg400-1"
###    set board_part_string []
###    set board_id_string []
###    set fpga_size_flag 0
### } elseif {$BOARD_NAME=="antsdr_e200"} {
###    set ultra_scale_flag 0
###    set part_string "xc7z020clg400-1"
###    set board_part_string []
###    set board_id_string []
###    set fpga_size_flag 0
### } elseif {$BOARD_NAME=="sdrpi"} {
###    set ultra_scale_flag 0
###    set part_string "xc7z020clg400-1"
###    set board_part_string []
###    set board_id_string []
###    set fpga_size_flag 0
### } elseif {$BOARD_NAME=="adrv9361z7035"} {
###    set ultra_scale_flag 0
###    set part_string "xc7z035ifbg676-2L"
###    set board_part_string []
###    set board_id_string []
###    set fpga_size_flag 1
### } elseif {$BOARD_NAME=="adrv9364z7020"} {
###    set ultra_scale_flag 0
###    set part_string "xc7z020clg400-1"
###    set board_part_string []
###    set board_id_string []
###    set fpga_size_flag 0
### } elseif {$BOARD_NAME=="neptunesdr"} {
###    set ultra_scale_flag 0
###    set part_string "xc7z020clg400-1"
###    set board_part_string []
###    set board_id_string []
###    set fpga_size_flag 0
### } elseif {$BOARD_NAME=="e310v2"} {
###    set ultra_scale_flag 0
###    set part_string "xc7z020clg400-1"
###    set board_part_string []
###    set board_id_string []
###    set fpga_size_flag 0
### } else {
###    set ultra_scale_flag []
###    set part_string []
###    set fpga_size_flag []
###    set board_part_string []
###    set board_id_string []
###    puts "$BOARD_NAME is not valid!"
### }
## set NUM_CLK_PER_US 100
## set  fd  [open  "./ip_repo/clock_speed.v"  w]
## puts $fd "`define NUM_CLK_PER_US $NUM_CLK_PER_US"
## if {$fpga_size_flag == 0} {
##   puts $fd "`define SMALL_FPGA 1"
## }
## close $fd
## exec cp ./ip_repo/clock_speed.v ./ip_repo/tx_intf/src/ -f
## exec cp ./ip_repo/clock_speed.v ./ip_repo/rx_intf/src/ -f
## exec cp ./ip_repo/clock_speed.v ./ip_repo/xpu/src/ -f
## set  fd  [open  "./ip_repo/xpu/src/openwifi_hw_git_rev.v"  w]
## set HASHCODE [exec ../../get_git_rev.sh]
## puts $fd "`define OPENWIFI_HW_GIT_REV (32'h$HASHCODE)"
## close $fd
## if { [info exists ::origin_dir_loc] } {
##   set origin_dir $::origin_dir_loc
## }
## set _xil_proj_name_ "openwifi_$BOARD_NAME"
## exec rm -rf $_xil_proj_name_
## exec git clean -dxf ./src/
## if { [info exists ::user_project_name] } {
##   set _xil_proj_name_ $::user_project_name
## }
## variable script_file
## set script_file "openwifi.tcl"
## proc print_help {} {
##   variable script_file
##   puts "\nDescription:"
##   puts "Recreate a Vivado project from this script. The created project will be"
##   puts "functionally equivalent to the original project for which this script was"
##   puts "generated. The script contains commands for creating a project, filesets,"
##   puts "runs, adding/importing sources and setting properties on various objects.\n"
##   puts "Syntax:"
##   puts "$script_file"
##   puts "$script_file -tclargs \[--origin_dir <path>\]"
##   puts "$script_file -tclargs \[--project_name <name>\]"
##   puts "$script_file -tclargs \[--help\]\n"
##   puts "Usage:"
##   puts "Name                   Description"
##   puts "-------------------------------------------------------------------------"
##   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
##   puts "                       origin_dir path value is \".\", otherwise, the value"
##   puts "                       that was set with the \"-paths_relative_to\" switch"
##   puts "                       when this script was generated.\n"
##   puts "\[--project_name <name>\] Create project with the specified name. Default"
##   puts "                       name is the name of the project from where this"
##   puts "                       script was generated.\n"
##   puts "\[--help\]               Print help information for this script"
##   puts "-------------------------------------------------------------------------\n"
##   exit 0
## }
## if { $::argc > 0 } {
##   for {set i 0} {$i < $::argc} {incr i} {
##     set option [string trim [lindex $::argv $i]]
##     switch -regexp -- $option {
##       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
##       "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
##       "--help"         { print_help }
##       default {
##         if { [regexp {^-} $option] } {
##           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
##           return 1
##         }
##       }
##     }
##   }
## }
## set orig_proj_dir "[file normalize "$origin_dir/"]"
## create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part $part_string
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
## set proj_dir [get_property directory [current_project]]
## set obj [current_project]
## set_property -name "board_part_repo_paths" -value "$board_part_repos" -objects $obj
WARNING: [Vivado 12-9135] Ignoring repo path () because it contains no board files
## set_property -name "board_part" -value "$board_part_string" -objects $obj
## set_property -name "classic_soc_boot" -value "0" -objects $obj
ERROR: [Common 17-69] Command failed: Classic SoC Boot is a deprecated feature and no longer supported by Vivado 2024.2 and beyond. Please use Segmented Configuration if a multi-stage configuration solution is required. Please refer to UG1144 for information on the Segmented Configuration Flow.

    while executing
"source ../openwifi.tcl"
    (file "../ip_repo_gen.tcl" line 105)
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 13 22:44:14 2025...
