// Seed: 1923357014
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input uwire id_2,
    output tri id_3
    , id_15,
    input supply0 id_4,
    output wor id_5,
    output tri0 id_6,
    output supply1 id_7,
    output tri1 id_8,
    output tri1 id_9,
    input supply1 id_10,
    output wor id_11,
    input uwire id_12,
    input tri1 id_13
    , id_16
);
  timeprecision 1ps;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    output wor id_2,
    input supply0 id_3,
    input wand id_4,
    input wand id_5,
    input supply0 id_6,
    output supply0 id_7,
    input supply1 id_8,
    output supply0 id_9,
    input supply0 id_10,
    output wand id_11,
    input uwire id_12,
    input supply0 id_13,
    output tri id_14,
    input tri id_15,
    input tri id_16,
    input tri0 id_17,
    input tri0 id_18,
    output wor id_19,
    input wand id_20,
    input tri1 id_21
    , id_51,
    input tri1 id_22,
    input wor id_23,
    input wand id_24,
    output supply0 id_25,
    output wor id_26,
    input wor id_27,
    input wire id_28,
    output tri1 id_29
    , id_52,
    output tri1 id_30,
    input tri id_31,
    input tri0 id_32,
    input wor id_33,
    input tri id_34,
    output tri id_35,
    input uwire id_36,
    input tri1 id_37,
    input wor id_38,
    input uwire id_39,
    output wor id_40,
    input uwire id_41,
    output uwire id_42,
    input tri id_43,
    input supply1 id_44,
    input tri id_45
    , id_53,
    input tri1 id_46,
    input tri id_47,
    input wire id_48,
    input tri1 id_49
);
  assign id_52 = 1 == id_51;
  assign id_42 = id_52;
  wire  id_54;
  uwire id_55 = 1;
  wire  id_56;
  always @(posedge (1)) id_42 = 1;
  module_0(
      id_4, id_21, id_8, id_0, id_1, id_11, id_0, id_0, id_30, id_9, id_24, id_53, id_3, id_16
  );
  wire id_57;
  wire id_58;
  tri0 id_59 = 1;
endmodule
