Pritam Das
20EC10059

Kratsuba's Multiplier

This Zip file contains two folders named 'Modules' and 'Testbenches' and one 
screenshot of the simulation result for given testcases. 

'Modules' : This folder contains all the verilog files written to implement 
            The Karatsuba's 163-bit Multiplier. 
            Use the verilog file named 'karatsuba163.v' as top moddule.
            
'TestBench' : This folder contains the testbench file for 'karatsuba163.v'
              named 'km163_test.v' containing the three test Cases given in MS teams.


** Keep all the verilog files in same directory before running the topmodule.