Allocating power ground vias in 3D ICs for simultaneous power and thermal integrity