-- Created by David Clarke
-- Final Year Project
-- Exploiting Parallelism in FPGA design
-- Date : 4_12_2000
Library IEEE;
Use IEEE.STD_LOGIC_1164.ALL;

Entity MUX_SEL3 IS
PORT (D_LATCH : IN STD_LOGIC; EXT_DATA : IN STD_LOGIC_VECTOR (1 downto 0);
      SEL : IN STD_LOGIC_VECTOR (1 downto 0); Q : OUT STD_LOGIC);
End Entity MUX_SEL3;

Architecture Behavioural OF MUX_SEL3 IS
BEGIN
	Sought_It_Out : Process (SEL)
	BEGIN
	    IF SEL = "10" THEN
	    	Q <= EXT_DATA(0);
	    ELSIF SEL = "11" THEN
	    	Q <= EXT_DATA(1);
	    ELSE
	        Q <= D_LATCH;
	    END IF;
	END Process Sought_It_Out;

END Architecture Behavioural;
