220
1|Proceedings of the 43rd Design Automation Conference, DAC 2006, San Francisco, CA, USA, July 24-28, 2006.|Ellen Sentovich|n/a
2|How will the fabless model survive?|Thomas Hartung,Jim Kupec,Ana Hunter,Brad Paulsen,Felicia James,Nick Yu|0|0|0|0
3|The good, the bad, and the ugly of silicon debug.|Doug Josephson|62|43|0|0
4|A reconfigurable design-for-debug infrastructure for SoCs.|Miron Abramovici,Paul Bradley,Kumar N. Dwarakanath,Peter Levin,Gérard Memmi,Dave Miller|249|186|7|1
5|Visibility enhancement for silicon debug.|Yu-Chin Hsu,Fur-Shing Tsai,Wells Jong,Ying-Tsai Chang|105|81|55|3
6|A CPPLL hierarchical optimization methodology considering jitter, power and locking time.|Jun Zou,Daniel Mueller,Helmut E. Graeb,Ulf Schlichtmann|35|13|0|3
7|Hierarchical bottom--up analog optimization methodology validated by a delta-sigma A/D converter design for the 802.11a/b/g standard.|Tom Eeckelaert,Raf Schoofs,Georges G. E. Gielen,Michiel Steyaert,Willy M. C. Sansen|29|5|0|7
8|Generation of yield-aware Pareto surfaces for hierarchical circuit design space exploration.|Saurabh K. Tiwary,Pragati K. Tiwary,Rob A. Rutenbar|83|43|3|1
9|A real time budgeting method for module-level-pipelined bus based system using bus scenarios.|Tadaaki Tanimoto,Seiji Yamaguchi,Akio Nakata,Teruo Higashino|1|1|0|0
10|Exploiting forwarding to improve data bandwidth of instruction-set extensions.|Ramkumar Jayaseelan,Haibin Liu,Tulika Mitra|36|19|0|0
11|Multiprocessor system-on-chip data reuse analysis for exploring customized memory hierarchies.|Ilya Issenin,Erik Brockmeyer,Bart Durinck,Nikil Dutt|53|27|0|9
12|Prototyping a fault-tolerant multiprocessor SoC with run-time fault recovery.|Xinping Zhu,Wei Qin|16|10|0|0
13|Statistical analysis of SRAM cell stability.|Kanak Agarwal,Sani R. Nassif|127|92|1|3
14|Criticality computation in parameterized statistical timing.|Jinjun Xiong,Vladimir Zolotov,Natesan Venkateswaran,Chandu Visweswariah|63|31|3|13
15|Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events.|Rouwaida Kanj,Rajiv V. Joshi,Sani R. Nassif|239|177|6|24
16|An up-stream design auto-fix flow for manufacturability enhancement.|Jie Yang,Ethan Cohen,Cyrus Tabery,Norma Rodriguez,Mark Craig|13|2|1|3
17|"The IC nanometer race -- what will it take to win?".|G. Singer,Philippe Magarshack,Dennis Buss,F.-C. Hsu,H.-K. Kang|0|0|0|0
18|Use of C/C++ models for architecture exploration and verification of DSPs.|David Brier,Raj S. Mitra|5|2|0|0
19|Maintaining consistency between systemC and RTL system designs.|Alistair C. Bruce,M. M. Kamal Hashmi,Andrew Nightingale,Steve Beavis,Nizar Romdhane,Christopher K. Lennard|14|7|0|0
20|SystemC transaction level models and RTL verification.|Stuart Swan|50|25|0|0
21|Towards a C++-based design methodology facilitating sequential equivalence checking.|Philippe Georgelin,Venkat Krishnaswamy|11|4|0|2
22|Charge recycling in MTCMOS circuits: concept and analysis.|Ehsan Pakbaznia,Farzan Fallah,Massoud Pedram|29|9|3|4
23|Projection-based statistical analysis of full-chip leakage power with non-log-normal distributions.|Xin Li,Jiayong Le,Lawrence T. Pileggi|55|33|3|2
24|Physical design methodology of power gating circuits for standard-cell-based design.|Hyung-Ock Kim,Youngsoo Shin,Hyuk Kim,Iksoo Eo|24|12|2|6
25|Challenges in sleep transistor design and implementation in low-power designs.|Kaijian Shi,David Howard|121|81|1|3
26|A fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction.|Lei Cheng,Liang Deng,Deming Chen,Martin D. F. Wong|23|16|1|0
27|Timing driven power gating.|De-Shiuan Chiou,Shih-Hsin Chen,Shih-Chieh Chang,Chingwei Yeh|62|38|0|4
28|A multiprocessor system-on-chip for real-time biomedical monitoring and analysis: architectural design space exploration.|Iyad Al Khatib,Francesco Poletti,Davide Bertozzi,Luca Benini,Mohamed Bechara,Hasan Khalifeh,Axel Jantsch,Rustam Nabiev|31|16|0|2
29|An automated, reconfigurable, low-power RFID tag.|Alex K. Jones,Raymond R. Hoare,Swapna R. Dontharaju,Shen Chih Tung,Ralph Sprang,Joshua Fazekas,James T. Cain,Marlin H. Mickle|25|7|0|6
30|Design space exploration and prototyping for on-chip multimedia applications.|Hyung Gyu Lee,Ümit Y. Ogras,Radu Marculescu,Naehyuck Chang|49|27|0|2
31|Evaluation and design trade-offs between circuit-switched and packet-switched NOCs for application-specific SOCs.|Kuei-Chung Chang,Jih-Sheng Shen,Tien-Fu Chen|61|44|1|7
32|Refined statistical static timing analysis through.|Benjamin N. Lee,Li-C. Wang,Magdy S. Abadir|29|12|1|4
33|Statistical timing analysis with correlated non-gaussian parameters using independent component analysis.|Jaskirat Singh,Sachin S. Sapatnekar|111|54|2|5
34|Statistical timing based on incomplete probabilistic descriptions of parameter uncertainty.|Wei-Shen Wang,Vladik Kreinovich,Michael Orshansky|29|10|2|3
35|Probabilistic interval-valued computation: toward a practical surrogate for statistics inside CAD tools.|Amith Singhee,Claire Fang Fang,James D. Ma,Rob A. Rutenbar|19|7|0|0
36|Decision-making for complex SoCs in consumer electronic products.|Ron Wilson,Yervant Zorian|0|0|0|0
37|Entering the hot zone: can you handle the heat and be cool?|A. Yang,R. Chandra,S. Burke,J. A. DeLaCruz,S. Santhanam,U. Ko|0|0|0|0
38|Reliability challenges for 45nm and beyond.|J. W. McPherson|149|117|4|0
39|Design tools for reliability analysis.|Zhihong Liu,Bruce McGaughy,James Z. Ma|44|32|2|0
40|Design in reliability for communication designs.|Uday Reddy Bandi,Murty Dasaka,Pavan K. Kumar|3|0|0|0
41|Practical aspects of reliability analysis for IC designs.|T. Pompl,C. Schlünder,M. Hommel,H. Nielen,J. Schneider|38|25|10|1
42|Power grid physics and implications for CAD.|Sanjay Pant,Eli Chiprout|125|79|0|6
43|Fast analysis of structured power grid by triangularization based structure preserving model order reduction.|Hao Yu,Yiyu Shi,Lei He|25|11|0|12
44|Stochastic variational analysis of large power grids considering intra-die correlations.|Praveen Ghanta,Sarma B. K. Vrudhula,Sarvesh Bhardwaj,Rajendran Panda|12|6|0|1
45|A fast on-chip decoupling capacitance budgeting algorithm using macromodeling and linear programming.|Min Zhao,Rajendran Panda,Savithri Sundareswaran,Shu Yan,Yuhong Fu|25|10|0|2
46|Distributed dynamic BDD reordering.|Ziv Nevo,Monica Farkash|n/a
47|SAT sweeping with local observability don't-cares.|Qi Zhu,Nathan Kitchen,Andreas Kuehlmann,Alberto L. Sangiovanni-Vincentelli|76|41|5|1
48|Predicate learning and selective theory deduction for a difference logic solver.|Chao Wang,Aarti Gupta,Malay K. Ganai|16|6|0|4
49|Fast illegal state identification for improving SAT-based induction.|Vishnu C. Vimjam,Michael S. Hsiao|7|3|0|0
50|A multi-port current source model for multiple-input switching effects in CMOS library cells.|Chirayu S. Amin,Chandramouli V. Kashyap,Noel Menezes,Kip Killpack,Eli Chiprout|79|47|3|2
51|Statistical logic cell delay analysis using a current-based model.|Hanif Fatemi,Shahin Nazarian,Massoud Pedram|61|41|0|9
52|Multi-shift quadratic alternating direction implicit iteration for high-speed positive-real balanced truncation.|Ngai Wong,Venkataramanan Balakrishnan|6|0|0|4
53|A fast passivity test for descriptor systems via structure-preserving transformations of Skew-Hamiltonian/Hamiltonian matrix pencils.|N. Wong,C. K. Chu|6|2|0|2
54|Model order reduction of linear networks with massive ports via frequency-dependent port packing.|Peng Li,Weiping Shi|31|18|0|3
55|Tradeoffs and choices for emerging SoCs in high-end applications.|Nic Mokhoff,Yervant Zorian|0|0|0|0
56|Overview of the MPSoC design challenge.|Grant Martin|243|138|1|4
57|Programming models and HW-SW interfaces abstraction for multi-processor SoC.|Ahmed Amine Jerraya,Aimen Bouchhima,Frédéric Pétrot|93|40|0|9
58|System-level exploration tools for MPSoC designs.|Peter Flake,Simon J. Davidmann,Frank Schirrmeister|6|3|0|0
59|Design of a 125muW, fully-scalable MPEG-2 and H.264/AVC video decoder for mobile applications.|Tsu-Ming Liu,Ching-Che Chung,Chen-Yi Lee,Ting-An Lin,Sheng-Zen Wang|10|4|0|0
60|A CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications.|Jyh-Shin Pan,Hao-Cheng Chen,Bing-Yu Hsieh,Hong-Ching Chen,Roger Lee,Ching-Ho Chu,Yuan-Chin Liu,Chuan Liu,Lily Huang,Chang-Long Wu,Meng-Hsueh Lin,Chun-Yiu Lin,Shang-Nien Tsai,Jenn-Ning Yang,Chang-Po Ma,Yung Cheng,Shu-Hung Chou,Hsiu-Chen Peng,Peng-Chuan Huang,Benjamin Chiu,Alex Ho|0|0|0|0
61|Hierarchical power distribution and power management scheme for a single chip mobile processor.|Toshihiro Hattori,Takahiro Irita,Masayuki Ito,Eiji Yamamoto,Hisashi Kato,Go Sado,Tetsuhiro Yamada,Kunihiko Nishiyama,Hiroshi Yagi,Takao Koike,Yoshihiko Tsuchihashi,Motoki Higashida,Hiroyuki Asano,Izumi Hayashibara,Ken Tatezawa,Yasuhisa Shimazaki,Naozumi Morino,Yoshihiko Yasu,Tadashi Hoshi,Yujiro Miyairi,Kazumasa Yanagisawa,Kenji Hirose,Saneaki Tamaki,Shinichi Yoshioka,Toshifumi Ishii,Yusuke Kanno,Hiroyuki Mizuno,Tetsuya Yamada,Naohiko Irie,Reiko Tsuchihashi,Nobuto Arai,Tomohiro Akiyama,Koji Ohno|22|15|1|0
62|Buffer insertion in large circuits with constructive solution search techniques.|Mandar Waghmode,Zhuo Li,Weiping Shi|12|4|0|2
63|Low-power repeater insertion with both delay and slew rate constraints.|Yuantao Peng,Xun Liu|16|7|2|0
64|Fast algorithms for slew constrained minimum cost buffering.|Shiyan Hu,Charles J. Alpert,Jiang Hu,Shrirang K. Karandikar,Zhuo Li,Weiping Shi,Cliff C. N. Sze|72|45|0|16
65|A flexible and scalable methodology for GHz-speed structural test.|Vikram Iyengar,Gary Grise,Mark Taylor|5|3|0|0
66|Timing-based delay test for screening small delay defects.|Nisar Ahmed,Mohammad Tehranipoor,Vinay Jayaram|80|54|1|21
67|Hold time validation on silicon and the relevance of hazards in timing analysis.|Amitava Majumdar,Wei-Yu Chen,Jun Guo|11|6|1|0
68|Practical methods in coverage-oriented verification of the merom microprocessor.|Alon Gluska|12|8|1|0
69|Verification of the cell broadband engineTM processor.|Kanna Shimizu,Sanjay Gupta,Tatsuya Koyama,Takashi Omizo,Jamee Abdulhafiz,Larry McConville,Todd Swanson|18|8|0|0
70|Shielding against design flaws with field repairable control logic.|Ilya Wagner,Valeria Bertacco,Todd M. Austin|51|28|0|14
71|Scheduling-based test-case generation for verification of multimedia SoCs.|Amir Nahir,Avi Ziv,Roy Emek,Tal Keidar,Nir Ronen|6|2|0|1
72|Rapid and low-cost context-switch through embedded processor customization for real-time and control applications.|Xiangrong Zhou,Peter Petrov|27|19|0|1
73|Efficient detection and exploitation of infeasible paths for software timing analysis.|Vivy Suhendra,Tulika Mitra,Abhik Roychoudhury,Ting Chen|51|37|0|8
74|Leakage-aware intraprogram voltage scaling for embedded processors.|Po-Kuan Huang,Soheil Ghiasi|12|3|0|2
75|Building a standard ESL design and verification methodology: is it just a dream?|Anoosh Hosseini,Ashish Parikh,H. T. Chin,Pascal Urard,Emil F. Girczyc,S. Bloch|5|2|0|0
76|CAD challenges for leading-edge multimedia designs.|Andrew B. Kahng|0|0|0|0
77|BoxRouter: a new global router based on box expansion and progressive ILP.|Minsik Cho,David Z. Pan|96|50|0|9
78|Steiner network construction for timing critical nets.|Shiyan Hu,Qiuyang Li,Jiang Hu,Peng Li|2|0|0|2
79|Circuit simulation based obstacle-aware Steiner routing.|Yiyu Shi,Paul Mesa,Hao Yu,Lei He|22|9|0|1
80|Timing-driven Steiner trees are (practically) free.|Charles J. Alpert,Andrew B. Kahng,Cliff C. N. Sze,Qinke Wang|24|7|1|3
81|Systematic software-based self-test for pipelined processors.|Mihalis Psarakis,Dimitris Gizopoulos,Miltiadis Hatzimihail,Antonis M. Paschalis,Anand Raghunathan,Srivaths Ravi|62|59|0|8
82|A test pattern ordering algorithm for diagnosis with truncated fail data.|Gang Chen,Sudhakar M. Reddy,Irith Pomeranz,Janusz Rajski|4|3|0|0
83|DFT for controlled-impedance I/O buffers.|Ahmad A. Al-Yamani|0|0|0|0
84|Variation-aware analysis: savior of the nanometer era?|Sani R. Nassif,Vijay Pitchumani,N. Rodriguez,Dennis Sylvester,Clive Bittlestone,Riko Radojcic|5|2|0|0
85|A fully physical model for leakage distribution under process variations in Nanoscale double-gate CMOS.|Hari Ananthan,Kaushik Roy|19|13|0|0
86|A PLA based asynchronous micropipelining approach for subthreshold circuit design.|Nikhil Jayakumar,Rajesh Garg,Bruce Gamache,Sunil P. Khatri|19|12|0|4
87|Subthreshold logical effort: a systematic framework for optimal subthreshold device sizing.|John Keane,Hanyong Eom,Tony Tae-Hyoung Kim,Sachin S. Sapatnekar,Chris H. Kim|57|40|0|2
88|Timing-constrained and voltage-island-aware voltage assignment.|Huaizhi Wu,Martin D. F. Wong,I-Min Liu|59|36|1|4
89|An efficient and versatile scheduling algorithm based on SDC formulation.|Jason Cong,Zhiru Zhang|60|49|1|21
90|Register binding for clock period minimization.|Shih-Hsu Huang,Chun-Hua Cheng,Yow-Tyng Nieh,Wei-Chieh Yu|30|12|0|6
91|Towards the automatic exploration of arithmetic-circuit architectures.|Ajay K. Verma,Paolo Ienne|18|8|0|4
92|Design space exploration using time and resource duality with the ant colony optimization.|Gang Wang,Wenrui Gong,Brian DeRenzi,Ryan Kastner|18|6|0|2
93|Rapid estimation of control delay from high-level specifications.|Gagan Raj Gupta,Madhur Gupta,Preeti Ranjan Panda|14|5|0|2
94|Design challenges for next-generation multimedia, game and entertainment platforms.|John M. Cohn,Jeong-Taek Kong,Chris Malachowsky,Rich Tobias,B. Traw|2|0|0|0
95|Architecture-aware FPGA placement using metric embedding.|Padmini Gopalakrishnan,Xin Li,Lawrence T. Pileggi|26|20|0|0
96|Efficient SAT-based Boolean matching for FPGA technology mapping.|Sean Safarpour,Andreas G. Veneris,Gregg Baeckler,Richard Yuan|40|16|0|1
97|Optimal simultaneous mapping and clustering for FPGA delay optimization.|Joey Y. Lin,Deming Chen,Jason Cong|36|19|1|1
98|Simultaneous time slack budgeting and retiming for dual-Vdd FPGA power reduction.|Yu Hu,Yan Lin,Lei He,Tim Tuan|16|8|0|4
99|VIRTUS: a new processor virtualization architecture for security-oriented next-generation mobile terminals.|Hiroaki Inoue,Akihisa Ikeno,Masaki Kondo,Junji Sakai,Masato Edahiro|20|11|1|3
100|A network security processor design based on an integrated SOC design and test platform.|Chen-Hsing Wang,Chih-Yen Lo,Min-Sheng Lee,Jen-Chieh Yeh,Chih-Tsun Huang,Cheng-Wen Wu,Shi-Yu Huang|20|15|0|1
101|Software architecture exploration for high-performance security processing on a multiprocessor mobile SoC.|Divya Arora,Anand Raghunathan,Srivaths Ravi,Murugan Sankaradass,Niraj K. Jha,Srimat T. Chakradhar|22|7|3|0
102|IMPRES: integrated monitoring for processor reliability and security.|Roshan G. Ragel,Sri Parameswaran|53|36|0|13
103|A parallelized way to provide data encryption and integrity checking on a processor-memory bus.|Reouven Elbaz,Lionel Torres,Gilles Sassatelli,Pierre Guillemin,Michel Bardouillet,Albert Martinez|43|23|2|10
104|Symmetry detection for large Boolean functions using circuit representation, simulation, and satisfiability.|Jin S. Zhang,Alan Mishchenko,Robert K. Brayton,Malgorzata Chrzanowska-Jeske|24|11|5|2
105|Exploiting K-Distance Signature for Boolean Matching and G-Symmetry Detection.|Kuo-Hua Wang|2|1|0|1
106|Gain-based technology mapping for minimum runtime leakage under input vector uncertainty.|Ashish Kumar Singh,Murari Mani,Ruchir Puri,Michael Orshansky|5|0|0|1
107|Gate sizing: finFETs vs 32nm bulk MOSFETs.|Brian Swahn,Soha Hassoun|67|54|0|0
108|DAG-aware AIG rewriting a fresh look at combinational logic synthesis.|Alan Mishchenko,Satrajit Chatterjee,Robert K. Brayton|257|165|1|38
109|Energy-scalable OFDM transmitter design and control.|Björn Debaillie,Bruno Bougard,Gregory Lenoir,Gerd Vandersteen,Francky Catthoor|47|28|0|5
110|Systematic temperature sensor allocation and placement for microprocessors.|Rajarshi Mukherjee,Seda Ogrenci Memik|71|53|1|2
111|HybDTM: a coordinated hardware-software approach for dynamic thermal management.|Amit Kumar,Li Shang,Li-Shiuan Peh,Niraj K. Jha|127|83|0|2
112|A systematic method for functional unit power estimation in microprocessors.|Wei Wu,Lingling Jin,Jun Yang,Pu Liu,Sheldon X.-D. Tan|64|41|0|12
113|Low-power architectural trade-offs in a VLSI implementation of an adaptive hearing aid algorithm.|Felix Bürgin,Flavio Carbognani,Martin Hediger,Hektor Meier,Robert Meyer-Piening,Rafael Santschi,Hubert Kaeslin,Norbert Felber,Wolfgang Fichtner|3|2|0|0
114|Extending the lifetime of fuel cell based hybrid systems.|Jianli Zhuo,Chaitali Chakrabarti,Naehyuck Chang,Sarma B. K. Vrudhula|13|4|0|5
115|High-level power management of embedded systems with application-specific energy cost functions.|Youngjin Cho,Naehyuck Chang,Chaitali Chakrabarti,Sarma B. K. Vrudhula|21|11|0|3
116|Communication latency aware low power NoC synthesis.|Yuanfang Hu,Yi Zhu,Hongyu Chen,Ronald L. Graham,Chung-Kuan Cheng|40|24|1|4
117|Optimality study of resource binding with multi-Vdds.|Deming Chen,Jason Cong,Yiping Fan,Junjuan Xu|23|18|0|2
118|SMERT: energy-efficient design of a multimedia messaging system for mobile devices.|Lin Zhong,Bin Wei,Michael J. Sinclair|8|3|0|3
119|Signature-based workload estimation for mobile 3D graphics.|Bren Mochocki,Kanishka Lahiri,Srihari Cadambi,Xiaobo Sharon Hu|50|32|0|0
120|Games are up for DVFS.|Yan Gu,Samarjit Chakraborty,Wei Tsang Ooi|41|24|0|10
121|Backlight dimming in power-aware mobile displays.|Ali Iranli,Wonbok Lee,Massoud Pedram|18|11|1|0
122|Minimization for LED-backlit TFT-LCDs.|Wei-Chung Cheng,Chain-Fu Chao|17|10|0|2
123|Leakage power reduction of embedded memories on FPGAs through location assignment.|Yan Meng,Timothy Sherwood,Ryan Kastner|14|10|0|1
124|A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip.|David Atienza,Pablo Garcia Del Valle,Giacomo Paci,Francesco Poletti,Luca Benini,Giovanni De Micheli,Jose Manuel Mendias|56|37|0|9
125|An adaptive FPGA architecture with process variation compensation and reduced leakage.|Georges Nabaa,Navid Azizi,Farid N. Najm|43|28|0|0
126|FLAW: FPGA lifetime awareness.|Suresh Srinivasan,Prasanth Mangalagiri,Yuan Xie,Narayanan Vijaykrishnan,Karthik Sarpatwari|45|38|0|2
127|Solution-processed infrared photovoltaic devices.|Dean D. MacNeil,Edward H. Sargent|2|1|0|0
128|Circuits for energy harvesting sensor signal processing.|Rajeevan Amirtharajah,Justin Wenck,Jamie Collier,Jeff Siebert,Bicky Zhou|43|23|1|7
129|Systems for human-powered mobile computing.|Joseph A. Paradiso|65|47|2|0
130|Harvesting aware power management for sensor networks.|Aman Kansal,Jason Hsu,Mani B. Srivastava,Vijay Raghunathan|159|120|1|0
131|Synthesis of synchronous elastic architectures.|Jordi Cortadella,Michael Kishinevsky,Bill Grundmann|129|78|2|22
132|Statistical on-chip communication bus synthesis and voltage scaling under timing yield constraint.|Sujan Pandey,Manfred Glesner|10|1|0|7
133|Optimization of area under a delay constraint in digital filter synthesis using SAT-based integer linear programming.|Levent Aksoy,Eduardo A. C. da Costa,Paulo F. Flores,José Monteiro|10|3|0|5
134|Behavior and communication co-optimization for systems with sequential communication media.|Jason Cong,Yiping Fan,Guoling Han,Wei Jiang,Zhiru Zhang|15|7|0|2
135|Synthesis of high-performance packet processing pipelines.|Cristian Soviani,Ilija Hadzic,Stephen A. Edwards|7|5|4|0
136|Buffer memory optimization for video codec application modeled in Simulink.|Sang-Il Han,Xavier Guerin,Soo-Ik Chae,Ahmed Amine Jerraya|37|16|0|10
137|Configurable cache subsetting for fast cache tuning.|Pablo Viana,Ann Gordon-Ross,Eamonn J. Keogh,Edna Barros,Frank Vahid|24|13|1|5
138|High-performance operating system controlled memory compression.|Lei Yang,Haris Lekatsas,Robert P. Dick|30|21|0|7
139|A cost-effective implementation of an ECC-protected instruction queue for out-of-order microprocessors.|Vladimir Stojanovic,R. Iris Bahar,Jennifer Dworak,Richard Weiss|9|5|0|0
140|Optimizing code parallelization through a constraint network based approach.|Ozcan Ozturk,Guilin Chen,Mahmut T. Kandemir|0|0|0|0
141|Tomorrow's analog: just dead or just different?|Shekhar Y. Borkar,Robert W. Brodersen,Jue-Hsien Chern,Eric Naviasky,D. Saias,Charles Sodini|6|4|0|0
142|NATURE: a hybrid nanotube/CMOS dynamically reconfigurable architecture.|Wei Zhang,Niraj K. Jha,Li Shang|38|16|0|6
143|Modeling and analysis of circuit performance of ballistic CNFET.|Bipul C. Paul,Shinobu Fujita,Masaki Okajima,Thomas Lee|55|29|2|6
144|Topology aware mapping of logic functions onto nanowire-based crossbar architectures.|Wenjing Rao,Alex Orailoglu,Ramesh Karri|30|12|0|13
145|A new hybrid FPGA with nanoscale clusters and CMOS routing.|Reza M. Rad,Mohammad Tehranipoor|25|8|2|5
146|Directed-simulation assisted formal verification of serial protocol and bridge.|Saurav Gorai,Saptarshi Biswas,Lovleen Bhatia,Praveen Tiwari,Raj S. Mitra|20|7|1|0
147|Guiding simulation with increasingly refined abstract traces.|Kuntal Nanshi,Fabio Somenzi|37|21|2|3
148|Mining global constraints for improving bounded sequential equivalence checking.|Weixin Wu,Michael S. Hsiao|21|9|0|7
149|An IC manufacturing yield model considering intra-die variations.|Jianfeng Luo,Subarna Sinha,Qing Su,Jamil Kawa,Charles Chiang|32|13|0|3
150|Novel full-chip gridless routing considering double-via insertion.|Huang-Yu Chen,Mei-Fang Chiang,Yao-Wen Chang,Lumdo Chen,Brian Han|42|10|0|8
151|Optimal jumper insertion for antenna avoidance under ratio upper-bound.|Jia Wang,Hai Zhou|6|3|0|2
152|MARS-C: modeling and reduction of soft errors in combinational circuits.|Natasa Miskov-Zivanov,Diana Marculescu|131|85|0|12
153|A design approach for radiation-hard digital electronics.|Rajesh Garg,Nikhil Jayakumar,Sunil P. Khatri,Gwan Choi|55|29|1|11
154|A family of cells to reduce the soft-error-rate in ternary-CAM.|Navid Azizi,Farid N. Najm|14|9|0|1
155|Process variation aware OPC with variational lithography modeling.|Peng Yu,Sean X. Shi,David Z. Pan|65|36|5|17
156|Modeling of intra-die process variations for accurate analysis and optimization of nano-scale circuits.|Sarvesh Bhardwaj,Sarma B. K. Vrudhula,Praveen Ghanta,Yu Cao|50|23|1|6
157|Computation of accurate interconnect process parameter values for performance corners under process variations.|Frank Huebbers,Ali Dasdan,Yehea I. Ismail|22|5|1|1
158|Standard cell characterization considering lithography induced variations.|Ke Cao,Sorin Dobre,Jiang Hu|78|34|6|1
159|Building a verification test plan: trading brute force for finesse.|J. Bergeron,H. Foster,A. Piziali,R. S. Mitra,Catherine Ahlschlager,D. Stein|1|0|0|0
160|Electronics beyond nano-scale CMOS.|Shekhar Borkar|95|71|0|0
161|Are carbon nanotubes the future of VLSI interconnections?|Kaustav Banerjee,Navin Srivastava|98|65|3|4
162|The zen of nonvolatile memories.|Erwin J. Prinz|n/a
163|Formal analysis of hardware requirements.|Ingo Pill,Simone Semprini,Roberto Cavada,Marco Roveri,Roderick Bloem,Alessandro Cimatti|52|31|0|8
164|Test generation games from formal specifications.|Ansuman Banerjee,Bhaskar Pal,Sayantan Das,Abhijeet Kumar,Pallab Dasgupta|11|7|0|4
165|Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.|Lap-Fai Leung,Chi-Ying Tsui|24|17|0|0
166|Prediction-based flow control for network-on-chip traffic.|Ümit Y. Ogras,Radu Marculescu|101|62|0|2
167|A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.|Srinivasan Murali,David Atienza,Luca Benini,Giovanni De Micheli|78|52|0|3
168|DyXY: a proximity congestion-aware deadlock-free dynamic routing method for network on chip.|Ming Li,Qing-An Zeng,Wen-Ben Jone|240|188|0|0
169|The importance of adopting a package-aware chip design flow.|Kaushik Sheth,Egino Sarto,Joel McGrath|14|8|0|0
170|Silicon carrier for computer systems.|Chirag S. Patel|16|13|1|0
171|4.25 Gb/s laser driver: design challenges and EDA tool limitations.|Benjamin Sheahan,John W. Fattaruso,Jennifer Wong,Karlheinz Muth,Boris Murmann|0|0|0|0
172|Power-centric design of high-speed I/Os.|Hamid Hatamkhani,Frank Lambrecht,Vladimir Stojanovic,Chih-Kong Ken Yang|18|12|0|1
173|A 10.6mW/0.8pJ power-scalable 1GS/s 4b ADC in 0.18mum CMOS with 5.8GHz ERBW.|Pierluigi Nuzzo,Geert Van der Plas,Fernando De Bernardinis,Liesbet Van der Perre,Bert Gyselinckx,Pierangelo Terreni|36|20|0|9
174|SOC-NLNA: synthesis and optimization for fully integrated narrow-band CMOS low noise amplifiers.|Arthur Nieuwoudt,Tamer Ragheb,Yehia Massoud|52|30|0|40
175|Chameleon ART: a non-optimization based analog design migration framework.|Sherif Hammouda,Hazem Said,Mohamed Dessouky,Mohamed Tawfik,Quang Nguyen,Wael M. Badawy,Hazem M. Abbas,Hussein I. Shahein|19|15|0|4
176|Ensuring consistency during front-end design using an object-oriented interfacing tool called NETLISP.|Michaël Goffioul,Gerd Vandersteen,Joris Van Driessche,Björn Debaillie,Boris Come|3|1|0|1
177|Efficient simulation of critical synchronous dataflow graphs.|Chia-Jui Hsu,Suren Ramasubbu,Ming-Yung Ko,José Luis Pino,Shuvra S. Bhattacharyya|25|18|0|11
178|Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs.|Sander Stuijk,Marc Geilen,Twan Basten|152|95|0|13
179|GreenBus: a generic interconnect fabric for transaction level modelling.|Wolfgang Klingauf,Robert Günzel,Oliver Bringmann,Pavel Parfuntseu,Mark Burton|35|10|0|5
180|A framework for embedded system specification under different models of computation in SystemC.|Fernando Herrera,Eugenio Villar|52|26|0|10
181|A model-driven design environment for embedded systems.|Elvinia Riccobene,Patrizia Scandurra,Alberto Rosti,Sara Bocchio|51|27|0|12
182|Design automation for DNA self-assembled nanostructures.|Constantin Pistol,Alvin R. Lebeck,Chris Dwyer|21|7|0|6
183|Automated design of pin-constrained digital microfluidic arrays for lab-on-a-chip applications*.|William L. Hwang,Fei Su,Krishnendu Chakrabarty|34|19|1|11
184|Placement of digital microfluidic biochips using the t-tree formulation.|Ping-Hung Yuh,Chia-Lin Yang,Yao-Wen Chang|37|19|1|3
185|A high density, carbon nanotube capacitor for decoupling applications.|Mark M. Budnik,Arijit Raychowdhury,Aditya Bansal,Kaushik Roy|25|15|2|0
186|State encoding of large asynchronous controllers.|Josep Carmona,Jordi Cortadella|21|5|0|1
187|An efficient retiming algorithm under setup and hold constraints.|Chuan Lin,Hai Zhou|12|8|0|4
188|ExtensiveSlackBalance: an approach to make front-end tools aware of clock skew scheduling.|Kui Wang,Lian Duan,Xu Cheng|12|5|0|2
189|Budgeting-free hierarchical design method for large scale and high-performance LSIs.|Yuichi Nakamura,Mitsuru Tagata,Takumi Okamoto,Shigeyoshi Tawada,Ko Yoshikawa|0|0|0|0
190|Variability driven gate sizing for binning yield optimization.|Azadeh Davoodi,Ankur Srivastava|71|43|1|5
191|Elmore model for energy estimation in RC trees.|Quming Zhou,Kartik Mohanram|6|5|0|0
192|Self-calibration technique for reduction of hold failures in low-power nano-scaled SRAM.|Swaroop Ghosh,Saibal Mukhopadhyay,Keejong Kim,Kaushik Roy|13|6|0|3
193|A novel variation-aware low-power keeper architecture for wide fan-in dynamic gates.|Hamed F. Dadgour,Rajiv V. Joshi,Kaustav Banerjee|17|12|3|4
194|Standard cell library optimization for leakage reduction.|Saumil Shah,Puneet Gupta,Andrew B. Kahng|9|6|3|2
195|Low-power bus encoding using an adaptive hybrid algorithm.|Avnish R. Brahmbhatt,Jingyi Zhang,Qing Wu,Qinru Qiu|13|6|0|1
196|A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy.|Gian Luca Loi,Banit Agrawal,Navin Srivastava,Sheng-Chih Lin,Timothy Sherwood,Kaustav Banerjee|185|129|2|3
197|Exploring compromises among timing, power and temperature in three-dimensional integrated circuits.|Hao Hua,Christopher Mineo,Kory Schoenfliess,Ambarish M. Sule,Samson Melamed,Ravi Jenkal,W. Rhett Davis|54|34|0|1
198|Efficient escape routing for hexagonal array of high density I/Os.|Rui Shi,Chung-Kuan Cheng|24|15|1|1
199|System level signal and power integrity analysis methodology for system-in-package applications.|Rohan Mandrekar,Krishna Bharath,Krishna Srinivasan,Ege Engin,Madhavan Swaminathan|16|6|0|5
200|PELE: pre-emphasis & equalization link estimator to address the effects of signal integrity limitations.|William Bereza,Yuming Tao,Shoujun Wang,Tad A. Kwasniewski,Rakesh H. Patel|3|2|2|0
201|A multilevel technique for robust and efficient extraction of phase macromodels of digitally controlled oscillators.|Xiaolue Lai,Jaijeet S. Roychowdhury|2|1|0|1
202|Systematic development of nonlinear analog circuit macromodels through successive operator composition and nonlinear model decoupling.|Ying Wei,Alex Doboli|4|1|0|3
203|A robust envelope following method applicable to both non-autonomous and oscillatory circuits.|Ting Mei,Jaijeet S. Roychowdhury|7|1|0|2
204|Lookup table based simulation and statistical modeling of Sigma-Delta ADCs.|Guo Yu,Peng Li|11|4|0|3
205|Clock buffer and wire sizing using sequential programming.|Matthew R. Guthaus,Dennis Sylvester,Richard B. Brown|27|18|0|4
206|Modeling and minimization of PMOS NBTI effect for robust nanometer design.|Rakesh Vattikonda,Wenping Wang,Yu Cao|346|257|2|28
207|A parallel low-rank multilevel matrix compression algorithm for parasitic extraction of electrically large structures.|Chuanyi Yang,Swagato Chakraborty,Dipanjan Gope,Vikram Jandhyala|6|1|0|0
208|Reliability modeling and management in dynamic microprocessor-based systems.|Eric Karl,David Blaauw,Dennis Sylvester,Trevor N. Mudge|55|37|0|11
209|DFM: where's the proof of value?|Shishpal Rawat,Raul Camposano,A. Kahng,Joseph Sawicki,Mike Gianfagna,Naeem Zafar,A. Sharan|1|0|0|0
210|Early cutpoint insertion for high-level software vs. RTL formal combinational equivalence verification.|Xiushan Feng,Alan J. Hu|20|11|2|2
211|Transistor abstraction for the functional verification of FPGAs.|Guy Dupenloup,Thierry Lemeunier,Roland Mayr|4|0|0|0
212|Automatic invariant strengthening to prove properties in bounded model checking.|Mohammad Awedh,Fabio Somenzi|11|6|0|0
213|Fast falsification based on symbolic bounded property checking.|Prakash Mohan Peranandam,Pradeep Kumar Nalla,Jürgen Ruf,Roland J. Weiss,Thomas Kropf,Wolfgang Rosenstiel|4|0|0|4
214|Unknown-tolerance analysis and test-quality control for test response compaction using space compactors.|Mango Chia-Tso Chao,Kwang-Ting Cheng,Seongmoon Wang,Srimat T. Chakradhar,Wenlong Wei|5|2|0|1
215|Test response compactor with programmable selector.|Grzegorz Mrugalski,Janusz Rajski,Jerzy Tyszer|8|3|0|2
216|Fault detection and diagnosis with parity trees for space compaction of test responses.|Harald P. E. Vranken,Sandeep Kumar Goel,Andreas Glowatz,Jürgen Schlöffel,Friedrich Hapke|16|12|1|0
217|Multiple-detect ATPG based on physical neighborhoods.|Jeffrey E. Nelson,Jason G. Brown,Rao Desineni,R. D. (Shawn) Blanton|30|19|0|0
218|Constraint-driven floorplan repair.|Michael D. Moffitt,Aaron N. Ng,Igor L. Markov,Martha E. Pollack|34|18|1|8
219|Optimal cell flipping in placement and floorplanning.|Chiu-Wing Sham,Evangeline F. Y. Young,Chris C. N. Chu|8|3|2|1
220|A new LP based incremental timing driven placement for high performance designs.|Tao Luo,David Newmark,David Z. Pan|29|19|0|4
