library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Full_Adder is
    Port (
        a : in STD_LOGIC;
        b : in STD_LOGIC;
        cin : in STD_LOGIC;
        sum : out STD_LOGIC;
        cout : out STD_LOGIC
    );
end Full_Adder;

architecture Behavioral of full_adder is
    component half_adder
        Port (
            a : in STD_LOGIC;
            b : in STD_LOGIC;
            sum : out STD_LOGIC;
            carry : out STD_LOGIC
        );
    end component;

    signal sum1, carry1, carry2 : STD_LOGIC;

begin
    -- First half adder
    HA1: half_adder Port Map (
        a => a,
        b => b,
        sum => sum1,
        carry => carry1
    );

    -- Second half adder
    HA2: half_adder Port Map (
        a => sum1,
        b => cin,
        sum => sum,
        carry => carry2
    );

    -- Carry-out calculation
    cout <= carry1 OR carry2;

end Behavioral;
