{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623140935116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623140935117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 08 10:28:55 2021 " "Processing started: Tue Jun 08 10:28:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623140935117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623140935117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rotary_Encoder -c Rotary_Encoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Rotary_Encoder -c Rotary_Encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623140935117 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623140935596 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623140935596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotary_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rotary_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rotary_Encoder-rtl " "Found design unit 1: Rotary_Encoder-rtl" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623140942665 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rotary_Encoder " "Found entity 1: Rotary_Encoder" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623140942665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623140942664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kaiser1803/github/vhdl-de0-cv/entities/bcdcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kaiser1803/github/vhdl-de0-cv/entities/bcdcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDCOUNTER-rtl " "Found design unit 1: BCDCOUNTER-rtl" {  } { { "../../Entities/BCDCOUNTER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/BCDCOUNTER.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623140942666 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDCOUNTER " "Found entity 1: BCDCOUNTER" {  } { { "../../Entities/BCDCOUNTER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/BCDCOUNTER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623140942666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623140942666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kaiser1803/github/vhdl-de0-cv/entities/sevensegdec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kaiser1803/github/vhdl-de0-cv/entities/sevensegdec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEVENSEGDEC-rtl " "Found design unit 1: SEVENSEGDEC-rtl" {  } { { "../../Entities/SEVENSEGDEC.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/SEVENSEGDEC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623140942669 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEVENSEGDEC " "Found entity 1: SEVENSEGDEC" {  } { { "../../Entities/SEVENSEGDEC.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/SEVENSEGDEC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623140942669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623140942669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kaiser1803/github/vhdl-de0-cv/entities/debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kaiser1803/github/vhdl-de0-cv/entities/debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEBOUNCER-logic " "Found design unit 1: DEBOUNCER-logic" {  } { { "../../Entities/DEBOUNCER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/DEBOUNCER.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623140942671 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEBOUNCER " "Found entity 1: DEBOUNCER" {  } { { "../../Entities/DEBOUNCER.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Entities/DEBOUNCER.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623140942671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623140942671 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Rotary_Encoder " "Elaborating entity \"Rotary_Encoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623140942701 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR Rotary_Encoder.vhd(13) " "VHDL Signal Declaration warning at Rotary_Encoder.vhd(13): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623140942702 "|Rotary_Encoder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h Rotary_Encoder.vhd(23) " "Verilog HDL or VHDL warning at Rotary_Encoder.vhd(23): object \"h\" assigned a value but never read" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623140942702 "|Rotary_Encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Input_Delay Rotary_Encoder.vhd(47) " "VHDL Process Statement warning at Rotary_Encoder.vhd(47): signal \"Input_Delay\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623140942703 "|Rotary_Encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Input_Delay Rotary_Encoder.vhd(49) " "VHDL Process Statement warning at Rotary_Encoder.vhd(49): signal \"Input_Delay\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623140942703 "|Rotary_Encoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk1 Rotary_Encoder.vhd(39) " "VHDL Process Statement warning at Rotary_Encoder.vhd(39): inferring latch(es) for signal or variable \"clk1\", which holds its previous value in one or more paths through the process" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623140942703 "|Rotary_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk1 Rotary_Encoder.vhd(39) " "Inferred latch for \"clk1\" at Rotary_Encoder.vhd(39)" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623140942704 "|Rotary_Encoder"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO_0\[32\] GPIO_0\[2\] Rotary_Encoder.vhd(12) " "Bidirectional port \"GPIO_0\[2\]\" at Rotary_Encoder.vhd(12) has a one-way connection to bidirectional port \"GPIO_0\[32\]\"" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623140942706 "|Rotary_Encoder"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO_0\[35\] GPIO_0\[1\] Rotary_Encoder.vhd(12) " "Bidirectional port \"GPIO_0\[1\]\" at Rotary_Encoder.vhd(12) has a one-way connection to bidirectional port \"GPIO_0\[35\]\"" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623140942706 "|Rotary_Encoder"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO_0\[34\] GPIO_0\[0\] Rotary_Encoder.vhd(12) " "Bidirectional port \"GPIO_0\[0\]\" at Rotary_Encoder.vhd(12) has a one-way connection to bidirectional port \"GPIO_0\[34\]\"" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623140942706 "|Rotary_Encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEBOUNCER DEBOUNCER:debouncer2 " "Elaborating entity \"DEBOUNCER\" for hierarchy \"DEBOUNCER:debouncer2\"" {  } { { "Rotary_Encoder.vhd" "debouncer2" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623140942717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDCOUNTER BCDCOUNTER:COUNTER " "Elaborating entity \"BCDCOUNTER\" for hierarchy \"BCDCOUNTER:COUNTER\"" {  } { { "Rotary_Encoder.vhd" "COUNTER" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623140942718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEVENSEGDEC SEVENSEGDEC:Anzeige_1 " "Elaborating entity \"SEVENSEGDEC\" for hierarchy \"SEVENSEGDEC:Anzeige_1\"" {  } { { "Rotary_Encoder.vhd" "Anzeige_1" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623140942719 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk " "Found clock multiplexer clk" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 24 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1623140942861 "|Rotary_Encoder|clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1623140942861 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623140943098 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1623140943098 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[32\]~synth " "Node \"GPIO_0\[32\]~synth\"" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623140943152 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[34\]~synth " "Node \"GPIO_0\[34\]~synth\"" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623140943152 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[35\]~synth " "Node \"GPIO_0\[35\]~synth\"" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623140943152 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1623140943152 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623140943152 "|Rotary_Encoder|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623140943152 "|Rotary_Encoder|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623140943152 "|Rotary_Encoder|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623140943152 "|Rotary_Encoder|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623140943152 "|Rotary_Encoder|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623140943152 "|Rotary_Encoder|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623140943152 "|Rotary_Encoder|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623140943152 "|Rotary_Encoder|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623140943152 "|Rotary_Encoder|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623140943152 "|Rotary_Encoder|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1623140943152 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623140943211 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV 231 " "Ignored 231 assignments for entity \"DE0_CV\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MINIMUM CURRENT\" -to VGA_* -entity DE0_CV " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MINIMUM CURRENT\" -to VGA_* -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_RESET_N -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_RESET_N -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140943381 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1623140943381 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623140943494 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623140943494 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623140943538 "|Rotary_Encoder|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623140943538 "|Rotary_Encoder|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623140943538 "|Rotary_Encoder|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623140943538 "|Rotary_Encoder|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623140943538 "|Rotary_Encoder|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623140943538 "|Rotary_Encoder|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623140943538 "|Rotary_Encoder|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1623140943538 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "298 " "Implemented 298 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623140943538 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623140943538 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1623140943538 ""} { "Info" "ICUT_CUT_TM_LCELLS" "229 " "Implemented 229 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623140943538 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623140943538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 300 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 300 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623140943559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 08 10:29:03 2021 " "Processing ended: Tue Jun 08 10:29:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623140943559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623140943559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623140943559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623140943559 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1623140944742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623140944743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 08 10:29:04 2021 " "Processing started: Tue Jun 08 10:29:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623140944743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1623140944743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Rotary_Encoder -c Rotary_Encoder " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Rotary_Encoder -c Rotary_Encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1623140944743 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1623140944862 ""}
{ "Info" "0" "" "Project  = Rotary_Encoder" {  } {  } 0 0 "Project  = Rotary_Encoder" 0 0 "Fitter" 0 0 1623140944862 ""}
{ "Info" "0" "" "Revision = Rotary_Encoder" {  } {  } 0 0 "Revision = Rotary_Encoder" 0 0 "Fitter" 0 0 1623140944862 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1623140944977 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1623140944978 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Rotary_Encoder 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Rotary_Encoder\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1623140944985 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1623140945022 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1623140945022 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1623140945242 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1623140945267 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1623140945405 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1623140949136 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock_50~inputCLKENA0 151 global CLKCTRL_G6 " "clock_50~inputCLKENA0 with 151 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1623140949239 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1623140949239 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623140949239 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1623140949243 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1623140949243 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1623140949244 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1623140949245 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1623140949245 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1623140949246 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1623140949816 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Rotary_Encoder.sdc " "Synopsys Design Constraints File file not found: 'Rotary_Encoder.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1623140949816 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1623140949816 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk  from: datac  to: combout " "Cell: clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623140949818 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1623140949818 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1623140949819 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1623140949819 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1623140949820 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1623140949837 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1623140949838 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1623140949838 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_RESET_N " "Node \"FPGA_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[0\] " "Node \"SD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[1\] " "Node \"SD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[2\] " "Node \"SD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[3\] " "Node \"SD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1623140949901 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1623140949901 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623140949906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1623140951853 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1623140952103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623140955949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1623140958659 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1623140959535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623140959535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1623140960597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X44_Y0 X54_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y0 to location X54_Y10" {  } { { "loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y0 to location X54_Y10"} { { 12 { 0 ""} 44 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1623140962421 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1623140962421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1623140963191 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1623140963191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623140963195 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.56 " "Total time spent on timing analysis during the Fitter is 0.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1623140964525 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1623140964539 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1623140964958 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1623140964958 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1623140965371 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623140967603 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1623140967765 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently enabled " "Pin GPIO_0\[32\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently enabled " "Pin GPIO_0\[34\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently enabled " "Pin GPIO_0\[35\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "Rotary_Encoder.vhd" "" { Text "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/Rotary_Encoder.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623140967775 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1623140967775 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/output_files/Rotary_Encoder.fit.smsg " "Generated suppressed messages file C:/Users/Kaiser1803/GitHub/VHDL-DE0-CV/Board/Rotary_Encoder/output_files/Rotary_Encoder.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1623140967843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 145 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 145 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6477 " "Peak virtual memory: 6477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623140968300 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 08 10:29:28 2021 " "Processing ended: Tue Jun 08 10:29:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623140968300 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623140968300 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623140968300 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1623140968300 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1623140969328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623140969328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 08 10:29:29 2021 " "Processing started: Tue Jun 08 10:29:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623140969328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1623140969328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Rotary_Encoder -c Rotary_Encoder " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Rotary_Encoder -c Rotary_Encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1623140969328 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1623140970038 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1623140972157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623140972354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 08 10:29:32 2021 " "Processing ended: Tue Jun 08 10:29:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623140972354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623140972354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623140972354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1623140972354 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1623140972970 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1623140973526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623140973527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 08 10:29:33 2021 " "Processing started: Tue Jun 08 10:29:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623140973527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1623140973527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Rotary_Encoder -c Rotary_Encoder " "Command: quartus_sta Rotary_Encoder -c Rotary_Encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1623140973527 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1623140973650 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV 231 " "Ignored 231 assignments for entity \"DE0_CV\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MINIMUM CURRENT\" -to VGA_* -entity DE0_CV " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MINIMUM CURRENT\" -to VGA_* -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_RESET_N -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_RESET_N -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1623140974077 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1623140974077 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1623140974260 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1623140974260 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1623140974295 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1623140974295 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1623140974571 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Rotary_Encoder.sdc " "Synopsys Design Constraints File file not found: 'Rotary_Encoder.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1623140974595 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1623140974595 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_50 clock_50 " "create_clock -period 1.000 -name clock_50 clock_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1623140974596 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[0\] SW\[0\] " "create_clock -period 1.000 -name SW\[0\] SW\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1623140974596 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623140974596 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk  from: datad  to: combout " "Cell: clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623140974597 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1623140974597 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1623140974598 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623140974598 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1623140974599 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1623140974608 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1623140974625 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1623140974625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.228 " "Worst-case setup slack is -2.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140974628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140974628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.228             -53.875 clock_50  " "   -2.228             -53.875 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140974628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.054             -13.815 SW\[0\]  " "   -2.054             -13.815 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140974628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623140974628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.279 " "Worst-case hold slack is 0.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140974632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140974632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 clock_50  " "    0.279               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140974632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.961               0.000 SW\[0\]  " "    0.961               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140974632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623140974632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.626 " "Worst-case recovery slack is -0.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140974635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140974635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.626             -14.089 clock_50  " "   -0.626             -14.089 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140974635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623140974635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.986 " "Worst-case removal slack is 0.986" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140974639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140974639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.986               0.000 clock_50  " "    0.986               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140974639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623140974639 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140974641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140974641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -129.973 clock_50  " "   -0.538            -129.973 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140974641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.856 SW\[0\]  " "   -0.538              -6.856 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140974641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623140974641 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1623140974651 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1623140974679 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1623140975539 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk  from: datad  to: combout " "Cell: clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623140975597 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1623140975597 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623140975598 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1623140975604 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1623140975604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.366 " "Worst-case setup slack is -2.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140975607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140975607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.366             -58.592 clock_50  " "   -2.366             -58.592 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140975607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.018             -13.722 SW\[0\]  " "   -2.018             -13.722 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140975607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623140975607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.259 " "Worst-case hold slack is 0.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140975612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140975612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 clock_50  " "    0.259               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140975612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.930               0.000 SW\[0\]  " "    0.930               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140975612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623140975612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.545 " "Worst-case recovery slack is -0.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140975615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140975615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.545             -12.364 clock_50  " "   -0.545             -12.364 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140975615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623140975615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.924 " "Worst-case removal slack is 0.924" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140975619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140975619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.924               0.000 clock_50  " "    0.924               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140975619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623140975619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140975622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140975622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -133.518 clock_50  " "   -0.538            -133.518 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140975622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.648 SW\[0\]  " "   -0.538              -6.648 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140975622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623140975622 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1623140975632 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1623140975773 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1623140976477 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk  from: datad  to: combout " "Cell: clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623140976533 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1623140976533 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623140976533 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1623140976534 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1623140976534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.759 " "Worst-case setup slack is -0.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.759              -4.107 SW\[0\]  " "   -0.759              -4.107 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.474              -2.701 clock_50  " "   -0.474              -2.701 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623140976537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.145 " "Worst-case hold slack is 0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 clock_50  " "    0.145               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 SW\[0\]  " "    0.421               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623140976541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.246 " "Worst-case recovery slack is 0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 clock_50  " "    0.246               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623140976545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.476 " "Worst-case removal slack is 0.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476               0.000 clock_50  " "    0.476               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623140976548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.292 " "Worst-case minimum pulse width slack is -0.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.292              -2.318 SW\[0\]  " "   -0.292              -2.318 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096             -15.701 clock_50  " "   -0.096             -15.701 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623140976550 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1623140976560 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk  from: datad  to: combout " "Cell: clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623140976709 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1623140976709 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623140976710 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1623140976711 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1623140976711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.629 " "Worst-case setup slack is -0.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.629              -3.382 SW\[0\]  " "   -0.629              -3.382 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.421              -2.162 clock_50  " "   -0.421              -2.162 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623140976714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.133 " "Worst-case hold slack is 0.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 clock_50  " "    0.133               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 SW\[0\]  " "    0.388               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623140976718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.308 " "Worst-case recovery slack is 0.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 clock_50  " "    0.308               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623140976721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.432 " "Worst-case removal slack is 0.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 clock_50  " "    0.432               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623140976724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.300 " "Worst-case minimum pulse width slack is -0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.300              -2.386 SW\[0\]  " "   -0.300              -2.386 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.097             -15.925 clock_50  " "   -0.097             -15.925 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623140976727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623140976727 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1623140978339 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1623140978339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 239 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 239 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5100 " "Peak virtual memory: 5100 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623140978395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 08 10:29:38 2021 " "Processing ended: Tue Jun 08 10:29:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623140978395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623140978395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623140978395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1623140978395 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 685 s " "Quartus Prime Full Compilation was successful. 0 errors, 685 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1623140979071 ""}
