
---------- Begin Simulation Statistics ----------
final_tick                               625680100000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101077                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702520                       # Number of bytes of host memory used
host_op_rate                                   101413                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6060.04                       # Real time elapsed on the host
host_tick_rate                              103246782                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612532107                       # Number of instructions simulated
sim_ops                                     614569689                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.625680                       # Number of seconds simulated
sim_ticks                                625680100000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.812111                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77936977                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89776618                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7263659                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        121654453                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10697650                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10887803                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          190153                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155948487                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1064954                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018188                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5059279                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143205627                       # Number of branches committed
system.cpu0.commit.bw_lim_events             19347868                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058447                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       37197503                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580270109                       # Number of instructions committed
system.cpu0.commit.committedOps             581289586                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1089410137                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.533582                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.348696                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    821386562     75.40%     75.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    154308293     14.16%     89.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     40656544      3.73%     93.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     37638315      3.45%     96.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8945077      0.82%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2801378      0.26%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2099582      0.19%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2226518      0.20%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     19347868      1.78%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1089410137                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887187                       # Number of function calls committed.
system.cpu0.commit.int_insts                561264482                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179948781                       # Number of loads committed
system.cpu0.commit.membars                    2037570                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037576      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322223790     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180966961     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70907614     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581289586                       # Class of committed instruction
system.cpu0.commit.refs                     251874603                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580270109                       # Number of Instructions Simulated
system.cpu0.committedOps                    581289586                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.133296                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.133296                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            203420344                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2213810                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77378260                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             631808258                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               456040968                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                428901091                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5066890                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7311938                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3412304                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  155948487                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                112093006                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    643896640                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1646999                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     643915602                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  83                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          443                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14542672                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.125979                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         445673017                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88634627                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.520173                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1096841597                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.587993                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.895312                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               645823003     58.88%     58.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               334433778     30.49%     89.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                60102609      5.48%     94.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                44070277      4.02%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8128559      0.74%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2180003      0.20%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   56681      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2042275      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4412      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1096841597                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      141046548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5129028                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147342275                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.491140                       # Inst execution rate
system.cpu0.iew.exec_refs                   266795812                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  75307430                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              157953782                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            193489690                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021076                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2844692                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76208203                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          618467941                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            191488382                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5074876                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            607976367                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1009192                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6488751                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5066890                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8656776                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        89298                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        10875755                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        30643                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7971                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2444806                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     13540909                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4282381                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7971                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       864738                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4264290                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                264959787                       # num instructions consuming a value
system.cpu0.iew.wb_count                    602768556                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.859326                       # average fanout of values written-back
system.cpu0.iew.wb_producers                227686841                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.486933                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     602832650                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               742469368                       # number of integer regfile reads
system.cpu0.int_regfile_writes              384785456                       # number of integer regfile writes
system.cpu0.ipc                              0.468758                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.468758                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038494      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            336788670     54.94%     55.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4141796      0.68%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018341      0.17%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           194574694     31.74%     87.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           74489199     12.15%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             613051244                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1850515                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003019                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 274603     14.84%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     14.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1425364     77.03%     91.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               150546      8.14%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             612863213                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2324895916                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    602768506                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        655653447                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 615409099                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                613051244                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058842                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       37178351                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           101419                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           395                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16646585                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1096841597                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.558924                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.825781                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          657224664     59.92%     59.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          309228385     28.19%     88.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          101065032      9.21%     97.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20516962      1.87%     99.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6391805      0.58%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             819180      0.07%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             940962      0.09%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             403839      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             250768      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1096841597                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.495240                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14625083                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2584833                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           193489690                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76208203                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    878                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1237888145                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13474352                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              174657429                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370560806                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6876929                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               462390534                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              13303651                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                19691                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            764287270                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             625657873                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          401270255                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                425384845                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9039549                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5066890                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             29260497                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                30709444                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       764287226                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         81402                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2804                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14823642                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2755                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1688538425                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1244421796                       # The number of ROB writes
system.cpu0.timesIdled                       15138911                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  845                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.027808                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4592569                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6203843                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           824408                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7869940                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            260697                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         408279                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          147582                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8863457                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3214                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017927                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           489754                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095302                       # Number of branches committed
system.cpu1.commit.bw_lim_events               846146                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054446                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        5004250                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32261998                       # Number of instructions committed
system.cpu1.commit.committedOps              33280103                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    206259877                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.161350                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.802644                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    192564333     93.36%     93.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6854674      3.32%     96.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2319711      1.12%     97.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1978073      0.96%     98.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       502325      0.24%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       171935      0.08%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       945115      0.46%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        77565      0.04%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       846146      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    206259877                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320780                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31046790                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248372                       # Number of loads committed
system.cpu1.commit.membars                    2035983                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035983      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19081984     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266299     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895699      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33280103                       # Class of committed instruction
system.cpu1.commit.refs                      12162010                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32261998                       # Number of Instructions Simulated
system.cpu1.committedOps                     33280103                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.428357                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.428357                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            185767007                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               338214                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4409368                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              40060008                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5992384                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12559303                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                489953                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               637174                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2349686                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8863457                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5225775                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    200656272                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                60265                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      41080478                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1649214                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.042738                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5677453                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4853266                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.198082                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         207158333                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.203221                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.644353                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               182331064     88.02%     88.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14214870      6.86%     94.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5791089      2.80%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3443504      1.66%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  921457      0.44%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  452989      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    3077      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     142      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     141      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           207158333                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         233307                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              521965                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7722322                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.175960                       # Inst execution rate
system.cpu1.iew.exec_refs                    13035226                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2948094                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              160481498                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10331576                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018549                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           247963                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2984803                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           38276282                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10087132                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           651848                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36492683                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1002021                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2342629                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                489953                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4444780                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        22242                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          173900                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4766                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          154                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          550                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1083204                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        71165                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           154                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        93340                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        428625                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21194547                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36206585                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.870731                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18454739                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.174581                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36217394                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44860827                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24726553                       # number of integer regfile writes
system.cpu1.ipc                              0.155561                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.155561                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036081      5.48%      5.48% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21983821     59.18%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11186534     30.12%     94.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1937952      5.22%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              37144531                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1117306                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030080                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 209928     18.79%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                810126     72.51%     91.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                97250      8.70%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              36225742                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         282642123                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36206573                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         43272557                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  35221655                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 37144531                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054627                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4996178                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            77448                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           181                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2049738                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    207158333                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.179305                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.632104                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          184501595     89.06%     89.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14799736      7.14%     96.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4361291      2.11%     98.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1487319      0.72%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1442001      0.70%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             170469      0.08%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             270001      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              87467      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              38454      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      207158333                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.179103                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6172331                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          527914                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10331576                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2984803                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     98                       # number of misc regfile reads
system.cpu1.numCycles                       207391640                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1043961159                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              172334871                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412200                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6636464                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7234425                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1926230                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                12024                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             48151704                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39051502                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26921995                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13200502                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5137143                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                489953                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13868989                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4509795                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        48151692                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29593                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               593                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13105742                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           590                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   243697902                       # The number of ROB reads
system.cpu1.rob.rob_writes                   77469676                       # The number of ROB writes
system.cpu1.timesIdled                           2600                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6950341                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4081095                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11685136                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              75419                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1166029                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8657575                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17286746                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        75069                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        35347                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33131507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3394506                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66237779                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3429853                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 625680100000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7274193                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1606651                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7022405                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              343                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            258                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1382321                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1382319                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7274194                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           573                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25943257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25943257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    656842432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               656842432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              522                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8657689                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8657689    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8657689                       # Request fanout histogram
system.membus.respLayer1.occupancy        44605854727                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         25506620764                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   625680100000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 625680100000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 625680100000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 625680100000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 625680100000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   625680100000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 625680100000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 625680100000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 625680100000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 625680100000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1347435700                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1424417422.222573                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      7207000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3607082000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   618942921500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6737178500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 625680100000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     94377776                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        94377776                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     94377776                       # number of overall hits
system.cpu0.icache.overall_hits::total       94377776                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17715230                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17715230                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17715230                       # number of overall misses
system.cpu0.icache.overall_misses::total     17715230                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 263993456498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 263993456498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 263993456498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 263993456498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    112093006                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    112093006                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    112093006                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    112093006                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.158040                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.158040                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.158040                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.158040                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14902.062039                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14902.062039                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14902.062039                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14902.062039                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1948                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               46                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.347826                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16704669                       # number of writebacks
system.cpu0.icache.writebacks::total         16704669                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1010526                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1010526                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1010526                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1010526                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16704704                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16704704                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16704704                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16704704                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 237769898498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 237769898498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 237769898498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 237769898498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.149025                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.149025                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.149025                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.149025                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 14233.709169                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14233.709169                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 14233.709169                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14233.709169                       # average overall mshr miss latency
system.cpu0.icache.replacements              16704669                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     94377776                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       94377776                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17715230                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17715230                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 263993456498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 263993456498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    112093006                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    112093006                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.158040                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.158040                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14902.062039                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14902.062039                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1010526                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1010526                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16704704                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16704704                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 237769898498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 237769898498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.149025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.149025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 14233.709169                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14233.709169                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 625680100000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999917                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          111082195                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16704669                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.649769                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999917                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        240890713                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       240890713                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 625680100000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    224103395                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       224103395                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    224103395                       # number of overall hits
system.cpu0.dcache.overall_hits::total      224103395                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     24582144                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      24582144                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     24582144                       # number of overall misses
system.cpu0.dcache.overall_misses::total     24582144                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 734684628668                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 734684628668                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 734684628668                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 734684628668                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    248685539                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    248685539                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    248685539                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    248685539                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.098848                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.098848                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.098848                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.098848                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29886.922340                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29886.922340                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29886.922340                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29886.922340                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5484362                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       294901                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           100522                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3048                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.558823                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    96.752297                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15327640                       # number of writebacks
system.cpu0.dcache.writebacks::total         15327640                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9648422                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9648422                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9648422                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9648422                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14933722                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14933722                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14933722                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14933722                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 321263255475                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 321263255475                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 321263255475                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 321263255475                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.060051                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.060051                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.060051                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.060051                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21512.604525                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21512.604525                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21512.604525                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21512.604525                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15327640                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    157413588                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      157413588                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     20366155                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     20366155                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 511782022500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 511782022500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    177779743                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    177779743                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.114558                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.114558                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25129.044854                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25129.044854                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7121686                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7121686                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13244469                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13244469                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 252084691500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 252084691500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074499                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074499                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 19033.204842                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19033.204842                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66689807                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66689807                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      4215989                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4215989                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 222902606168                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 222902606168                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70905796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70905796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.059459                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.059459                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 52870.775082                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52870.775082                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2526736                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2526736                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1689253                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1689253                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  69178563975                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  69178563975                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023824                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023824                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40952.162864                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40952.162864                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1315                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1315                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          587                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          587                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7149500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7149500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.308623                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.308623                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 12179.727428                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 12179.727428                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          568                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          568                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1486000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1486000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009989                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009989                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 78210.526316                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78210.526316                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1686                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1686                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          152                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          152                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       725500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       725500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1838                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1838                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.082699                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.082699                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4773.026316                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4773.026316                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          152                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          152                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       573500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       573500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.082699                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.082699                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3773.026316                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3773.026316                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611547                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611547                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406641                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406641                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  30900423500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  30900423500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018188                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018188                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399377                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399377                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 75989.444006                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 75989.444006                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406641                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406641                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30493782500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30493782500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399377                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399377                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 74989.444006                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 74989.444006                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 625680100000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.963640                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          240057361                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15340125                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.648983                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.963640                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998864                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998864                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        514755091                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       514755091                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 625680100000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16198188                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13499850                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1196                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              189312                       # number of demand (read+write) hits
system.l2.demand_hits::total                 29888546                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16198188                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13499850                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1196                       # number of overall hits
system.l2.overall_hits::.cpu1.data             189312                       # number of overall hits
system.l2.overall_hits::total                29888546                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            506515                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1825996                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1932                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            878810                       # number of demand (read+write) misses
system.l2.demand_misses::total                3213253                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           506515                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1825996                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1932                       # number of overall misses
system.l2.overall_misses::.cpu1.data           878810                       # number of overall misses
system.l2.overall_misses::total               3213253                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  40687924993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 175218311459                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    192333993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  96177553204                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     312276123649                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  40687924993                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 175218311459                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    192333993                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  96177553204                       # number of overall miss cycles
system.l2.overall_miss_latency::total    312276123649                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16704703                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15325846                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3128                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1068122                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33101799                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16704703                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15325846                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3128                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1068122                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33101799                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.030322                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.119145                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.617647                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.822762                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.097072                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.030322                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.119145                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.617647                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.822762                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.097072                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80329.161018                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95957.664452                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99551.756211                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 109440.667726                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97183.795876                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80329.161018                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95957.664452                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99551.756211                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 109440.667726                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97183.795876                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             446954                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     14264                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.334408                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5364251                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1606651                       # number of writebacks
system.l2.writebacks::total                   1606651                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             76                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         110858                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          43779                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              154759                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            76                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        110858                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         43779                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             154759                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       506439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1715138                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1886                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       835031                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3058494                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       506439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1715138                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1886                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       835031                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5672242                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8730736                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  35618853994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 149424488785                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    171017494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  83644181401                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 268858541674                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  35618853994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 149424488785                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    171017494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  83644181401                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 525595506204                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 794454047878                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.030317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.111911                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.602941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.781775                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.092397                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.030317                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.111911                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.602941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.781775                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.263754                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70331.972842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87120.971482                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90677.356310                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100168.953489                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87905.531832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70331.972842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87120.971482                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90677.356310                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100168.953489                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92660.980650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90995.083104                       # average overall mshr miss latency
system.l2.replacements                       11975002                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3859516                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3859516                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3859516                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3859516                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29169853                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29169853                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29169853                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29169853                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5672242                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5672242                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 525595506204                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 525595506204                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92660.980650                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92660.980650                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            42                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 72                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       119500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        91500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       211000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               77                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.893617                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.935065                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2845.238095                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         3050                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2930.555556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           42                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            72                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       842500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       594000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1436500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.893617                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.935065                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20059.523810                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19800                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19951.388889                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        79000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       137500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19642.857143                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1285288                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            90968                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1376256                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         798717                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         653801                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1452518                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  81881066736                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  68198668724                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  150079735460                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2084005                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       744769                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2828774                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.383261                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.877857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.513480                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102515.743043                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104311.049882                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103323.838644                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        51544                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        19966                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            71510                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       747173                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       633835                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1381008                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  69954853847                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  59712008780                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 129666862627                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.358527                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.851049                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.488200                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93626.046240                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94207.496872                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93892.912008                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16198188                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1196                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16199384                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       506515                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1932                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           508447                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  40687924993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    192333993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  40880258986                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16704703                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3128                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16707831                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.030322                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.617647                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.030432                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80329.161018                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99551.756211                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80402.203152                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           76                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           122                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       506439                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1886                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       508325                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  35618853994                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    171017494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  35789871488                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.030317                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.602941                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.030424                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70331.972842                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90677.356310                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70407.458787                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12214562                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        98344                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12312906                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1027279                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       225009                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1252288                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  93337244723                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  27978884480                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 121316129203                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13241841                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       323353                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13565194                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.077578                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.695862                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.092316                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90858.709974                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 124345.623864                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96875.582297                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        59314                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        23813                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        83127                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       967965                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       201196                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1169161                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  79469634938                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  23932172621                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 103401807559                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.073099                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.622218                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.086188                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 82099.698789                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 118949.544827                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88441.033835                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           70                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                80                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          686                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           66                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             752                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     13564988                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       857495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     14422483                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          756                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           76                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           832                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.907407                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.868421                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.903846                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19774.034985                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 12992.348485                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19178.833777                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          164                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          179                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          522                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           51                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          573                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     10366478                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1048995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     11415473                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.690476                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.671053                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.688702                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19859.153257                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20568.529412                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19922.291449                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 625680100000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 625680100000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999876                       # Cycle average of tags in use
system.l2.tags.total_refs                    71570279                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11975261                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.976511                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.700254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.094312                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.597659                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011945                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.324757                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.270949                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.432816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.032724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.149963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.005074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.379234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            35                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.546875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.453125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 541032053                       # Number of tag accesses
system.l2.tags.data_accesses                541032053                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 625680100000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      32412096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     109865280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        120704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      53472576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    358146112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          554016768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     32412096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       120704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      32532800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    102825664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       102825664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         506439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1716645                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1886                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         835509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5596033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8656512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1606651                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1606651                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         51802984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        175593374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           192916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         85463124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    572410905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             885463303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     51802984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       192916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         51995900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      164342232                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            164342232                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      164342232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        51802984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       175593374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          192916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        85463124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    572410905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1049805535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1557422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    506439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1659204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1886.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    818268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5587510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004233862750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95360                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95360                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14719885                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1467363                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8656513                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1606651                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8656513                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1606651                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  83206                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 49229                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            387842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            383734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            387305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            446502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            842817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1030824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            939573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            487457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            541280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            563129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           472741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           450390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           418746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           409151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           400304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           411512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             68151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             68223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             66396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            112434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            135285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            121100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            161313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            144691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           116227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           103971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            88261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            82291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74439                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 330849545439                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                42866535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            491599051689                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38590.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57340.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7152789                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  985758                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8656513                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1606651                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2080491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1155024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  814973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  632599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  457779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  441381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  420883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  391638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  346728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  270938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 266510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 562464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 283432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 129337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 109875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  94183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  71083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  38494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  68341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  82942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  89525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  92671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  94651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  95966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  97863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 100544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 104728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  98753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  97401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  95312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  93780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  93542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  93353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1992155                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    325.458917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   194.871810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   332.940887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       610697     30.66%     30.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       591819     29.71%     60.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       148155      7.44%     67.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       127289      6.39%     74.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       105471      5.29%     79.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        91261      4.58%     84.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        32487      1.63%     85.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        49140      2.47%     88.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       235836     11.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1992155                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      89.904614                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    496.664127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191        95359    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::139264-147455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95360                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.331795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.310407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.876992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            81209     85.16%     85.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2268      2.38%     87.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8222      8.62%     96.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2391      2.51%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              826      0.87%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              292      0.31%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              108      0.11%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               29      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95360                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              548691648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5325184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                99673600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               554016832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            102825664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       876.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       159.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    885.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    164.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  625680088500                       # Total gap between requests
system.mem_ctrls.avgGap                      60963.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     32412096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    106189056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       120704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     52369152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    357600640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     99673600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 51802983.665294773877                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 169717809.468448817730                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 192916.476007467718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 83699564.681695967913                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 571539098.015103936195                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 159304411.311786979437                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       506439                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1716645                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1886                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       835509                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5596034                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1606651                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  14801660309                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  79051446960                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     91887087                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  49070993662                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 348583063671                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15056012976589                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29226.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46049.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48720.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58731.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62291.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9371053.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6893455800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3663954855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         26184186420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4429269180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     49390626480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     126658322880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     133601518080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       350821333695                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        560.703998                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 345865045918                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  20892820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 258922234082                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7330566600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3896273370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         35029225560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3700358820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     49390626480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     240092828730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      38077723680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       377517603240                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        603.371600                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  96460396935                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  20892820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 508326883065                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6210233940.476191                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   29910139642.780899                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     96.43%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 238398095500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   104020449000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 521659651000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 625680100000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5221851                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5221851                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5221851                       # number of overall hits
system.cpu1.icache.overall_hits::total        5221851                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3924                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3924                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3924                       # number of overall misses
system.cpu1.icache.overall_misses::total         3924                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    250879500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    250879500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    250879500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    250879500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5225775                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5225775                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5225775                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5225775                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000751                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000751                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000751                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000751                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 63934.633028                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63934.633028                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 63934.633028                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63934.633028                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3096                       # number of writebacks
system.cpu1.icache.writebacks::total             3096                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          796                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          796                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          796                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          796                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3128                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3128                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3128                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3128                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    210800500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    210800500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    210800500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    210800500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000599                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000599                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000599                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000599                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67391.464194                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67391.464194                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67391.464194                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67391.464194                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3096                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5221851                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5221851                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3924                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3924                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    250879500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    250879500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5225775                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5225775                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000751                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000751                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 63934.633028                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63934.633028                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          796                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          796                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3128                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3128                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    210800500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    210800500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000599                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000599                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67391.464194                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67391.464194                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 625680100000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.204307                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5153556                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3096                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1664.585271                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        324772500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.204307                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975135                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975135                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10454678                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10454678                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 625680100000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9361496                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9361496                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9361496                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9361496                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2356529                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2356529                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2356529                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2356529                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 254011414584                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 254011414584                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 254011414584                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 254011414584                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11718025                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11718025                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11718025                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11718025                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.201103                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.201103                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.201103                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.201103                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 107790.489565                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 107790.489565                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 107790.489565                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 107790.489565                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1374672                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       133655                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            23989                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1098                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.304264                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   121.725865                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1067560                       # number of writebacks
system.cpu1.dcache.writebacks::total          1067560                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1701897                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1701897                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1701897                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1701897                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       654632                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       654632                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       654632                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       654632                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  64887468752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  64887468752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  64887468752                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  64887468752                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055865                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055865                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055865                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055865                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99120.526879                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99120.526879                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99120.526879                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99120.526879                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1067560                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8383696                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8383696                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1439056                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1439056                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 139035304500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 139035304500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9822752                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9822752                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.146502                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.146502                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 96615.631706                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 96615.631706                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1115095                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1115095                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       323961                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       323961                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  29831902500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  29831902500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032981                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032981                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92084.857437                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92084.857437                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       977800                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        977800                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       917473                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       917473                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 114976110084                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 114976110084                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895273                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895273                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.484085                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.484085                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 125318.249239                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 125318.249239                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       586802                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       586802                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       330671                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       330671                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  35055566252                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  35055566252                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.174471                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.174471                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 106013.428005                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 106013.428005                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7640000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7640000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.334038                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.334038                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 48354.430380                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 48354.430380                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          110                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          110                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3849500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3849500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.101480                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.101480                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 80197.916667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 80197.916667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          327                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          327                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          106                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          106                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       510000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       510000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.244804                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.244804                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4811.320755                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4811.320755                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          106                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          106                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       404000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       404000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.244804                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.244804                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3811.320755                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3811.320755                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591358                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591358                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426569                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426569                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36024551500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36024551500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419057                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419057                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84451.874140                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84451.874140                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426569                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426569                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35597982500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35597982500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419057                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419057                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83451.874140                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83451.874140                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 625680100000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.461908                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11032859                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1081102                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.205197                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        324784000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.461908                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.920685                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.920685                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26554845                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26554845                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 625680100000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30274147                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5466167                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29243438                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10368351                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9658147                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             346                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           258                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            604                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2854136                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2854136                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16707831                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13566318                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          832                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          832                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50114073                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45994821                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3217143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              99335389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2138199680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1961822656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       398336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    136683456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4237104128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        21660156                       # Total snoops (count)
system.tol2bus.snoopTraffic                 104520832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         54765487                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.065119                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.249337                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               51234572     93.55%     93.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3495568      6.38%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  35347      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           54765487                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        66224291585                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23018718372                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25070800946                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1622137686                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4713956                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               758126534500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 292459                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714988                       # Number of bytes of host memory used
host_op_rate                                   294158                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2633.60                       # Real time elapsed on the host
host_tick_rate                               50290967                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   770222056                       # Number of instructions simulated
sim_ops                                     774694223                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.132446                       # Number of seconds simulated
sim_ticks                                132446434500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.365055                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15601325                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            17655537                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1115643                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         22171228                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1564466                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1585974                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           21508                       # Number of indirect misses.
system.cpu0.branchPred.lookups               30286546                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8017                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8921                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1050994                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21201288                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3738950                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2652451                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       26216975                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            84622026                       # Number of instructions committed
system.cpu0.commit.committedOps              85939360                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    254244644                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.338018                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.189603                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    220790539     86.84%     86.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15264022      6.00%     92.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      7632876      3.00%     95.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4086723      1.61%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1432486      0.56%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       506800      0.20%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       571863      0.22%     98.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       220385      0.09%     98.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3738950      1.47%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    254244644                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2363762                       # Number of function calls committed.
system.cpu0.commit.int_insts                 80716035                       # Number of committed integer instructions.
system.cpu0.commit.loads                     19328908                       # Number of loads committed
system.cpu0.commit.membars                    1977978                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1978637      2.30%      2.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        62334941     72.53%     74.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28631      0.03%     74.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.08%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       19337437     22.50%     97.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2193297      2.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         85939360                       # Class of committed instruction
system.cpu0.commit.refs                      21531192                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   84622026                       # Number of Instructions Simulated
system.cpu0.committedOps                     85939360                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.117491                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.117491                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            185748811                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                67166                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            14414454                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             116137251                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                18212326                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 51222092                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1051794                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               107673                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1976952                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   30286546                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 19107735                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    233005375                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               241327                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     122831481                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                1827                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        11373                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2236534                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.114805                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          24075124                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          17165791                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.465609                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         258211975                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.482173                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.881700                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               178371717     69.08%     69.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                47285912     18.31%     87.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                26059745     10.09%     97.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4239555      1.64%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  488295      0.19%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  963641      0.37%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   22610      0.01%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  772396      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8104      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           258211975                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1810                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1189                       # number of floating regfile writes
system.cpu0.idleCycles                        5596427                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1127948                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                25311014                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.397644                       # Inst execution rate
system.cpu0.iew.exec_refs                    26731889                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2495446                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               11727311                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             25629272                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            785399                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           383007                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2788654                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          112028614                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             24236443                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           985063                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            104901772                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                109472                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             23042780                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1051794                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             23219294                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       157550                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           69386                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          322                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          592                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4139                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6300364                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       586370                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           592                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       603968                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        523980                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 78373571                       # num instructions consuming a value
system.cpu0.iew.wb_count                    103414066                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.755902                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 59242755                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.392004                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     103645511                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               135649178                       # number of integer regfile reads
system.cpu0.int_regfile_writes               76125909                       # number of integer regfile writes
system.cpu0.ipc                              0.320771                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.320771                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1980871      1.87%      1.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             76723301     72.46%     74.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29919      0.03%     74.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67448      0.06%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 64      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                724      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                56      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              3      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               275      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            24584146     23.22%     97.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2499220      2.36%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            466      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             105886834                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1966                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3895                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1908                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2159                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     318570                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003009                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 227749     71.49%     71.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    48      0.02%     71.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    113      0.04%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 81940     25.72%     97.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 8683      2.73%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               21      0.01%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             104222567                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         470354009                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    103412158                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        138116247                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 109085326                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                105886834                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2943288                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       26089257                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            53690                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        290837                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11095468                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    258211975                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.410077                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.924249                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          197267882     76.40%     76.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           34280236     13.28%     89.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           17813916      6.90%     96.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3524413      1.36%     97.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2971900      1.15%     99.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1032804      0.40%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1013703      0.39%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             185279      0.07%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             121842      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      258211975                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.401378                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1133305                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          214982                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            25629272                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2788654                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2607                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       263808402                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1084577                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               38562833                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             62417394                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                568349                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                19401639                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              15797574                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               105405                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            149149689                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             114238128                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           84023467                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 51641311                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1164931                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1051794                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             18594871                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                21606078                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1917                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       149147772                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     128959527                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            777425                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5388018                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        777435                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   362657778                       # The number of ROB reads
system.cpu0.rob.rob_writes                  228363260                       # The number of ROB writes
system.cpu0.timesIdled                         199877                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  363                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.668772                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15111580                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16307090                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           988649                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20636715                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1027820                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1035775                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7955                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27492761                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2227                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1071                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           988046                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18620803                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3025734                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2236406                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       25841574                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73067923                       # Number of instructions committed
system.cpu1.commit.committedOps              74185174                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    197909626                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.374844                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.221937                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    167823153     84.80%     84.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14229572      7.19%     91.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6718624      3.39%     95.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3956386      2.00%     97.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1158242      0.59%     97.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       399923      0.20%     98.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       375203      0.19%     98.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       222789      0.11%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3025734      1.53%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    197909626                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1468738                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69376291                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16302277                       # Number of loads committed
system.cpu1.commit.membars                    1676025                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1676025      2.26%      2.26% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        54820695     73.90%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16303348     21.98%     98.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1384930      1.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74185174                       # Class of committed instruction
system.cpu1.commit.refs                      17688278                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73067923                       # Number of Instructions Simulated
system.cpu1.committedOps                     74185174                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.767364                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.767364                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            138494890                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  614                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13932552                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             103857888                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12782971                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 47844428                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                988339                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1287                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1626424                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   27492761                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 16733392                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    183551576                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               173983                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     110251258                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1977884                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.135964                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17196534                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16139400                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.545244                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         201737052                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.553817                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.926820                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               130337641     64.61%     64.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                41879829     20.76%     85.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23922449     11.86%     97.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3554938      1.76%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  348891      0.17%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  956486      0.47%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     366      0.00%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  735864      0.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     588      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           201737052                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         468459                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1066691                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                22522619                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.456048                       # Inst execution rate
system.cpu1.iew.exec_refs                    22366789                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1472176                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               11047160                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22544769                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            703217                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           334213                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1738036                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           99937843                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             20894613                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           891664                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             92215366                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                172691                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             11221064                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                988339                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11459010                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        26750                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             661                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6242492                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       352035                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            20                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       564874                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        501817                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 70271744                       # num instructions consuming a value
system.cpu1.iew.wb_count                     91207412                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.748339                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 52587097                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.451063                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      91441932                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               120210110                       # number of integer regfile reads
system.cpu1.int_regfile_writes               67372193                       # number of integer regfile writes
system.cpu1.ipc                              0.361355                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.361355                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1676306      1.80%      1.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             68763491     73.85%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  99      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21192279     22.76%     98.42% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1474759      1.58%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              93107030                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     373094                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004007                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 349129     93.58%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     93.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 23911      6.41%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   54      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              91803818                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         388398911                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     91207412                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        125690527                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  97272846                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 93107030                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2664997                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       25752669                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            74705                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        428591                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     11344388                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    201737052                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.461527                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.982635                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          149610978     74.16%     74.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27711073     13.74%     87.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           16502150      8.18%     96.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3292698      1.63%     97.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2225869      1.10%     98.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1113327      0.55%     99.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1021791      0.51%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             160622      0.08%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              98544      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      201737052                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.460457                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1020977                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          170528                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22544769                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1738036                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    281                       # number of misc regfile reads
system.cpu1.numCycles                       202205511                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    62563265                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               28675907                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             53797102                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                544284                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13661461                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               7338478                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                42688                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            134447972                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             102068405                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           75085706                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 48231310                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1146390                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                988339                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9929639                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21288604                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       134447972                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     100250396                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            710236                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3647855                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        710327                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   294909704                       # The number of ROB reads
system.cpu1.rob.rob_writes                  203976748                       # The number of ROB writes
system.cpu1.timesIdled                           4465                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          8127190                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3181055                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11748268                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               6021                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                763547                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9628146                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      19211263                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       112280                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        56415                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3096228                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2298418                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6194951                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2354833                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 132446434500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9598401                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       355970                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9227513                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1065                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            813                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27447                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27447                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9598400                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            53                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     28837111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               28837111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    638836480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               638836480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1467                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9627778                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9627778    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9627778                       # Request fanout histogram
system.membus.respLayer1.occupancy        49185809131                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             37.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22035521939                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   132446434500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 132446434500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 132446434500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 132446434500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 132446434500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   132446434500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 132446434500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 132446434500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 132446434500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 132446434500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 70                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           35                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    15494457.142857                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16851890.001513                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           35    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       152000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     44159500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             35                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   131904128500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    542306000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 132446434500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     18862657                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        18862657                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     18862657                       # number of overall hits
system.cpu0.icache.overall_hits::total       18862657                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       245078                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        245078                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       245078                       # number of overall misses
system.cpu0.icache.overall_misses::total       245078                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6345831500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6345831500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6345831500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6345831500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     19107735                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     19107735                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     19107735                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     19107735                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.012826                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012826                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.012826                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012826                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25893.109541                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25893.109541                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25893.109541                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25893.109541                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2705                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    69.358974                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       221518                       # number of writebacks
system.cpu0.icache.writebacks::total           221518                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        23543                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        23543                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        23543                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        23543                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       221535                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       221535                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       221535                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       221535                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5624642000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5624642000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5624642000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5624642000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.011594                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011594                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.011594                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011594                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25389.405737                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25389.405737                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25389.405737                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25389.405737                       # average overall mshr miss latency
system.cpu0.icache.replacements                221518                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     18862657                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       18862657                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       245078                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       245078                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6345831500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6345831500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     19107735                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     19107735                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.012826                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012826                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25893.109541                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25893.109541                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        23543                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        23543                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       221535                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       221535                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5624642000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5624642000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.011594                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011594                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25389.405737                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25389.405737                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 132446434500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999894                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           19084476                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           221569                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            86.133331                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999894                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38437007                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38437007                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 132446434500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     20332479                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        20332479                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     20332479                       # number of overall hits
system.cpu0.dcache.overall_hits::total       20332479                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4178282                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4178282                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4178282                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4178282                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 326802600872                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 326802600872                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 326802600872                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 326802600872                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     24510761                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24510761                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     24510761                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24510761                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.170467                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.170467                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.170467                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.170467                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 78214.586969                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78214.586969                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 78214.586969                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78214.586969                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12930885                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        22784                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           183247                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            331                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    70.565330                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    68.833837                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1781693                       # number of writebacks
system.cpu0.dcache.writebacks::total          1781693                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2402830                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2402830                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2402830                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2402830                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1775452                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1775452                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1775452                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1775452                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 159431590423                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 159431590423                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 159431590423                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 159431590423                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.072436                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072436                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.072436                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072436                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 89797.747516                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89797.747516                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 89797.747516                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89797.747516                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1781693                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     19263543                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19263543                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3718385                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3718385                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 298894582500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 298894582500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     22981928                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     22981928                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.161796                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.161796                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 80382.903465                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 80382.903465                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2005384                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2005384                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1713001                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1713001                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 156200246000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 156200246000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074537                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074537                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 91185.145835                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91185.145835                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1068936                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1068936                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       459897                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       459897                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  27908018372                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  27908018372                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1528833                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1528833                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.300816                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.300816                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 60683.192915                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 60683.192915                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       397446                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       397446                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        62451                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        62451                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3231344423                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3231344423                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040849                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040849                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 51742.076556                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 51742.076556                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       671503                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       671503                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         7486                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         7486                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    206868500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    206868500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       678989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       678989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.011025                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.011025                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 27634.050227                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 27634.050227                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          589                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          589                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         6897                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6897                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    186228500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    186228500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010158                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010158                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 27001.377410                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27001.377410                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       664022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       664022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          508                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          508                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      5500500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      5500500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       664530                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       664530                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000764                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000764                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10827.755906                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10827.755906                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          494                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          494                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5006500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5006500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000743                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000743                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10134.615385                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10134.615385                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7987                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7987                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          934                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          934                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     21141000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     21141000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8921                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8921                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.104697                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.104697                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 22634.903640                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 22634.903640                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          934                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          934                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     20207000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     20207000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.104697                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.104697                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 21634.903640                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 21634.903640                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 132446434500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994750                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           23461716                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1782615                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.161404                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994750                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999836                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999836                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         53508985                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        53508985                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 132446434500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              187758                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              405302                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 861                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              224096                       # number of demand (read+write) hits
system.l2.demand_hits::total                   818017                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             187758                       # number of overall hits
system.l2.overall_hits::.cpu0.data             405302                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                861                       # number of overall hits
system.l2.overall_hits::.cpu1.data             224096                       # number of overall hits
system.l2.overall_hits::total                  818017                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             33770                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1375680                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3791                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            857985                       # number of demand (read+write) misses
system.l2.demand_misses::total                2271226                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            33770                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1375680                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3791                       # number of overall misses
system.l2.overall_misses::.cpu1.data           857985                       # number of overall misses
system.l2.overall_misses::total               2271226                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2871950000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 151574944037                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    339629500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  99009029254                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     253795552791                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2871950000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 151574944037                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    339629500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  99009029254                       # number of overall miss cycles
system.l2.overall_miss_latency::total    253795552791                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          221528                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1780982                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4652                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1082081                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3089243                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         221528                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1780982                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4652                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1082081                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3089243                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.152441                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.772428                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.814918                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.792903                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.735205                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.152441                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.772428                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.814918                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.792903                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.735205                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85044.418123                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110181.833011                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89588.367185                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115397.156423                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111743.856750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85044.418123                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110181.833011                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89588.367185                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115397.156423                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111743.856750                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             830736                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     39168                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      21.209559                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   7161191                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              355970                       # number of writebacks
system.l2.writebacks::total                    355970                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            201                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          71739                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             77                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          29664                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              101681                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           201                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         71739                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            77                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         29664                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             101681                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        33569                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1303941                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3714                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       828321                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2169545                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        33569                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1303941                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3714                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       828321                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      7502064                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9671609                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2524406500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 133903235255                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    299642002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  88826265864                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 225553549621                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2524406500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 133903235255                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    299642002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  88826265864                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 679072928228                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 904626477849                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.151534                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.732147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.798366                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.765489                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.702290                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.151534                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.732147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.798366                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.765489                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      3.130738                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75200.527272                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102691.176407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80679.052773                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107236.525289                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103963.526740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75200.527272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102691.176407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80679.052773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107236.525289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90518.146503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93534.227640                       # average overall mshr miss latency
system.l2.replacements                       11882439                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       418758                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           418758                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       418758                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       418758                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2565656                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2565656                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2565658                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2565658                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      7502064                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7502064                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 679072928228                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 679072928228                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90518.146503                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90518.146503                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   71                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           159                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            76                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                235                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       517500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       266500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       784000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          198                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          108                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              306                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.803030                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.703704                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.767974                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3254.716981                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3506.578947                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3336.170213                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          157                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           76                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           233                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      3219500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1514500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      4734000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.792929                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.703704                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.761438                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20506.369427                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19927.631579                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20317.596567                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          118                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           35                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              153                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       334000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       334000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          121                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           42                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            163                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.975207                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.938650                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2830.508475                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2183.006536                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          116                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           35                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          151                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2337500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       696500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3034000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.958678                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.926380                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20150.862069                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20092.715232                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            30056                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            15981                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 46037                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          32440                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          23123                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               55563                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2791577500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2168044999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4959622499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        62496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            101600                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.519073                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.591321                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.546880                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86053.560419                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 93761.406349                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89261.243975                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        15151                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        12992                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            28143                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        17289                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        10131                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27420                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1606151000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1150272999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2756423999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.276642                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.259078                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.269882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92900.167737                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 113539.926858                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100526.039351                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        187758                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           861                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             188619                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        33770                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3791                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            37561                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2871950000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    339629500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3211579500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       221528                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4652                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         226180                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.152441                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.814918                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.166067                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85044.418123                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89588.367185                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85503.035063                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          201                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           77                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           278                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        33569                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3714                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        37283                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2524406500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    299642002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2824048502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.151534                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.798366                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.164838                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75200.527272                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80679.052773                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75746.278518                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       375246                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       208115                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            583361                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1343240                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       834862                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2178102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 148783366537                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  96840984255                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 245624350792                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1718486                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1042977                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2761463                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.781642                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.800461                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.788749                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110764.544338                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 115996.397315                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112769.902783                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        56588                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        16672                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        73260                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1286652                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       818190                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2104842                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 132297084255                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  87675992865                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 219973077120                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.748713                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.784476                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.762220                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102822.740147                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 107158.475250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104508.118481                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           70                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                70                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           72                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              72                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       848500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       848500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          142                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           142                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.507042                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.507042                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11784.722222                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 11784.722222                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           19                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           19                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           53                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           53                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1023000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1023000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.373239                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.373239                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19301.886792                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19301.886792                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 132446434500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 132446434500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999960                       # Cycle average of tags in use
system.l2.tags.total_refs                    13432728                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11882592                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.130454                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.387494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.283048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.428266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.010652                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.206802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    42.683699                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.271680                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.037942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018856                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.666933                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  60476720                       # Number of tag accesses
system.l2.tags.data_accesses                 60476720                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 132446434500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2148416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      83529728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        237696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      53034624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    477103808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          616054272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2148416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       237696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2386112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22782080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22782080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          33569                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1305152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         828666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      7454747                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9625848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       355970                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             355970                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         16221018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        630668000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1794658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        400423191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3602239727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4651346594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     16221018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1794658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18015676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      172009764                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            172009764                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      172009764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        16221018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       630668000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1794658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       400423191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3602239727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4823356358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    347314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     33568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1288181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    823870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7443650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000501780750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20936                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20936                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13880348                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             328384                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9625847                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     355972                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9625847                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   355972                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  32864                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8658                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            523465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            536624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            547595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            533109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            531614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            775242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            845638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            786772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            644603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            656012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           576346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           596977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           515787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           478543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           528056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           516600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17776                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 399409388005                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                47964915000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            579277819255                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41635.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60385.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8444311                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  313030                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9625847                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               355972                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  822784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  879622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  714984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  692524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  665063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  654034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  635810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  604089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  499835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  454276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 478496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 985217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 675806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 266920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 215425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 170736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 111620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  59283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1182944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    537.791057                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   373.677568                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   379.430707                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        95409      8.07%      8.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       296625     25.08%     33.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        96475      8.16%     41.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        89445      7.56%     48.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       136994     11.58%     60.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        47177      3.99%     64.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        28665      2.42%     66.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        28792      2.43%     69.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       363362     30.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1182944                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20936                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     458.199035                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    196.906626                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    574.095127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          9693     46.30%     46.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         3832     18.30%     64.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         4160     19.87%     84.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023         1643      7.85%     92.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          320      1.53%     93.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          103      0.49%     94.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791          150      0.72%     95.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047          188      0.90%     95.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303          272      1.30%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559          197      0.94%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815          143      0.68%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           83      0.40%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           75      0.36%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           48      0.23%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839           15      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            8      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20936                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20936                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.588938                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.554116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.126115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15463     73.86%     73.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              696      3.32%     77.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3542     16.92%     94.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              815      3.89%     97.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              241      1.15%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               74      0.35%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               40      0.19%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               28      0.13%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               15      0.07%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               13      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20936                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              613950912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2103296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22227584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               616054208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22782208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4635.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       167.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4651.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    172.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        37.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    36.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  132446314000                       # Total gap between requests
system.mem_ctrls.avgGap                      13268.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2148352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     82443584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       237696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     52727680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    476393600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22227584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 16220534.800429075956                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 622467371.894409179688                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1794657.597974070115                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 398105696.080478549004                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3596877498.427487373352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 167823196.478724390268                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        33569                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1305152                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       828666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      7454746                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       355972                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1136466745                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  79892509360                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    144794793                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  54455627623                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 443648420734                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3229178358693                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33854.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61213.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38986.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     65714.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59512.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9071439.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3855992700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2049501135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         32222277360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          821565360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      10455026400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      58793012520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1349525760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       109546901235                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        827.103437                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2976538518                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4422600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 125047295982                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4590256020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2439771345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         36271621260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          991371960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      10455026400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      59177768220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1025520960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       114951336165                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        867.908121                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2145623797                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4422600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 125878210703                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                418                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          210                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    149256114.285714                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   256982756.746405                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          210    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        34000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    802290000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            210                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   101102650500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  31343784000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 132446434500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     16728551                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16728551                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     16728551                       # number of overall hits
system.cpu1.icache.overall_hits::total       16728551                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4841                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4841                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4841                       # number of overall misses
system.cpu1.icache.overall_misses::total         4841                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    371870500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    371870500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    371870500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    371870500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     16733392                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16733392                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     16733392                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16733392                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000289                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000289                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000289                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000289                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 76816.876678                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 76816.876678                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 76816.876678                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 76816.876678                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4652                       # number of writebacks
system.cpu1.icache.writebacks::total             4652                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          189                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          189                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          189                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          189                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4652                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4652                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4652                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4652                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    356399000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    356399000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    356399000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    356399000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000278                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000278                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000278                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000278                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 76611.994841                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76611.994841                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 76611.994841                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76611.994841                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4652                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     16728551                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16728551                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4841                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4841                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    371870500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    371870500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     16733392                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16733392                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000289                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000289                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 76816.876678                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 76816.876678                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          189                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          189                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4652                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4652                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    356399000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    356399000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000278                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000278                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 76611.994841                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76611.994841                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 132446434500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16804626                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4684                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3587.665670                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         33471436                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        33471436                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 132446434500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     17608831                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17608831                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     17608831                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17608831                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3460544                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3460544                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3460544                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3460544                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 282655784493                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 282655784493                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 282655784493                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 282655784493                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21069375                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21069375                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21069375                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21069375                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.164245                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.164245                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.164245                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.164245                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81679.581156                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81679.581156                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81679.581156                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81679.581156                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2681183                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        40157                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            30890                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            504                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    86.797766                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.676587                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1081745                       # number of writebacks
system.cpu1.dcache.writebacks::total          1081745                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2383540                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2383540                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2383540                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2383540                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1077004                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1077004                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1077004                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1077004                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 103659316495                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 103659316495                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 103659316495                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 103659316495                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051117                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051117                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051117                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051117                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96247.847264                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96247.847264                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96247.847264                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96247.847264                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1081744                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     17164605                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17164605                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3078869                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3078869                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 257189726500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 257189726500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     20243474                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20243474                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.152092                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.152092                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 83533.832229                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83533.832229                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2040871                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2040871                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1037998                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1037998                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 101268205500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 101268205500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.051276                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.051276                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97561.079597                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97561.079597                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       444226                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        444226                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       381675                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       381675                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  25466057993                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  25466057993                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       825901                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       825901                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.462132                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.462132                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 66721.839243                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66721.839243                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       342669                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       342669                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39006                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39006                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2391110995                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2391110995                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047228                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047228                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 61301.107394                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 61301.107394                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       552963                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       552963                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         6293                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         6293                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    174982500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    174982500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       559256                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       559256                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011252                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011252                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27805.895439                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27805.895439                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6168                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6168                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    158288500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    158288500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.011029                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.011029                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 25662.856680                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25662.856680                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       558694                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       558694                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          331                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          331                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2390000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2390000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       559025                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       559025                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000592                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000592                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7220.543807                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7220.543807                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          331                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          331                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2059000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2059000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000592                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000592                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6220.543807                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6220.543807                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          522                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            522                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          549                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          549                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      9760000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      9760000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1071                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1071                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.512605                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.512605                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 17777.777778                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 17777.777778                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          549                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          549                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      9211000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      9211000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.512605                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.512605                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 16777.777778                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 16777.777778                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 132446434500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.698112                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19807272                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1083345                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.283439                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.698112                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.990566                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.990566                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45460772                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45460772                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 132446434500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2989983                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       774728                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2670849                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11526469                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13136913                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1111                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           825                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1936                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           101966                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          101966                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        226188                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2763794                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          142                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          142                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       664583                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5346913                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        13956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3248036                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9273488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     28355008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    228011200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       595456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    138484800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              395446464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        25023524                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22955200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         28120433                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.089809                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.292841                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               25651381     91.22%     91.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2412637      8.58%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  56415      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           28120433                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6192471700                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2675288079                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         332398812                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1625987721                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7016423                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
