<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Paparazzi UAS: sw/airborne/arch/lpc21/include/lpcTMR.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  <td id="projectlogo"><img alt="Logo" src="penguin_icon.png"/></td>
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Paparazzi UAS
   &#160;<span id="projectnumber">v4.9_devel-171-g2b05015</span>
   </div>
   <div id="projectbrief">Paparazzi is a free software Unmanned Aircraft System.</div>
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="dynsections.js"></script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('lpcTMR_8h.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">lpcTMR.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="lpcTMR_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/******************************************************************************</span>
<a name="l00002"></a>00002 <span class="comment"> *</span>
<a name="l00003"></a>00003 <span class="comment"> * $RCSfile$</span>
<a name="l00004"></a>00004 <span class="comment"> * $Revision$</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Header file for Philips LPC ARM Processors.</span>
<a name="l00007"></a>00007 <span class="comment"> * Copyright 2004 R O SoftWare</span>
<a name="l00008"></a>00008 <span class="comment"> *</span>
<a name="l00009"></a>00009 <span class="comment"> * No guarantees, warrantees, or promises, implied or otherwise.</span>
<a name="l00010"></a>00010 <span class="comment"> * May be used for hobby or commercial purposes provided copyright</span>
<a name="l00011"></a>00011 <span class="comment"> * notice remains intact.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *****************************************************************************/</span>
<a name="l00014"></a>00014 <span class="preprocessor">#ifndef INC_LPC_TMR_H</span>
<a name="l00015"></a>00015 <span class="preprocessor"></span><span class="preprocessor">#define INC_LPC_TMR_H</span>
<a name="l00016"></a>00016 <span class="preprocessor"></span>
<a name="l00017"></a>00017 <span class="comment">// Timer &amp; PWM Registers</span>
<a name="l00018"></a><a class="code" href="structpwmTmrRegs__t.html">00018</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00019"></a>00019 {
<a name="l00020"></a><a class="code" href="structpwmTmrRegs__t.html#ab4aa8fa12fbcb938b1849d1b3cf2708f">00020</a>   <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> <a class="code" href="structpwmTmrRegs__t.html#ab4aa8fa12fbcb938b1849d1b3cf2708f">ir</a>;                             <span class="comment">// Interrupt Register</span>
<a name="l00021"></a><a class="code" href="structpwmTmrRegs__t.html#ac9b2ae8c3baca3057cc1e697c839ed78">00021</a>   <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> <a class="code" href="structpwmTmrRegs__t.html#ac9b2ae8c3baca3057cc1e697c839ed78">tcr</a>;                            <span class="comment">// Timer Control Register</span>
<a name="l00022"></a><a class="code" href="structpwmTmrRegs__t.html#a5fc0600afb67c36e4357dfc04a2c3659">00022</a>   <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> <a class="code" href="structpwmTmrRegs__t.html#a5fc0600afb67c36e4357dfc04a2c3659">tc</a>;                             <span class="comment">// Timer Counter</span>
<a name="l00023"></a><a class="code" href="structpwmTmrRegs__t.html#a8b57106d14e8cc93d55a5cfd60969d54">00023</a>   <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> <a class="code" href="structpwmTmrRegs__t.html#a8b57106d14e8cc93d55a5cfd60969d54">pr</a>;                             <span class="comment">// Prescale Register</span>
<a name="l00024"></a><a class="code" href="structpwmTmrRegs__t.html#a15f695ddb1b596d89d146eb3206e5f40">00024</a>   <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> <a class="code" href="structpwmTmrRegs__t.html#a15f695ddb1b596d89d146eb3206e5f40">pc</a>;                             <span class="comment">// Prescale Counter Register</span>
<a name="l00025"></a><a class="code" href="structpwmTmrRegs__t.html#a966302486f9d84b26b730c4a0233c4fe">00025</a>   <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> <a class="code" href="structpwmTmrRegs__t.html#a966302486f9d84b26b730c4a0233c4fe">mcr</a>;                            <span class="comment">// Match Control Register</span>
<a name="l00026"></a><a class="code" href="structpwmTmrRegs__t.html#a7743f58da3312eede5236a7b376063a9">00026</a>   <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> <a class="code" href="structpwmTmrRegs__t.html#a7743f58da3312eede5236a7b376063a9">mr0</a>;                            <span class="comment">// Match Register 0</span>
<a name="l00027"></a><a class="code" href="structpwmTmrRegs__t.html#a9ff97f6daa00cb8eef7378a856d63728">00027</a>   <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> <a class="code" href="structpwmTmrRegs__t.html#a9ff97f6daa00cb8eef7378a856d63728">mr1</a>;                            <span class="comment">// Match Register 1</span>
<a name="l00028"></a><a class="code" href="structpwmTmrRegs__t.html#a3e9f7b004d0a3faf83c216a193baa97f">00028</a>   <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> <a class="code" href="structpwmTmrRegs__t.html#a3e9f7b004d0a3faf83c216a193baa97f">mr2</a>;                            <span class="comment">// Match Register 2</span>
<a name="l00029"></a><a class="code" href="structpwmTmrRegs__t.html#a237605e192d9ce7eabb1506989b71b9f">00029</a>   <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> <a class="code" href="structpwmTmrRegs__t.html#a237605e192d9ce7eabb1506989b71b9f">mr3</a>;                            <span class="comment">// Match Register 3</span>
<a name="l00030"></a><a class="code" href="structpwmTmrRegs__t.html#aad5ecd629bbc416be39cd453ae2e3e0d">00030</a>   <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> <a class="code" href="structpwmTmrRegs__t.html#aad5ecd629bbc416be39cd453ae2e3e0d">ccr</a>;                            <span class="comment">// Capture Control Register</span>
<a name="l00031"></a><a class="code" href="structpwmTmrRegs__t.html#ab10c5987d0a9a7f1343d0c15e8fb4d47">00031</a>   <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> <a class="code" href="structpwmTmrRegs__t.html#ab10c5987d0a9a7f1343d0c15e8fb4d47">cr0</a>;                            <span class="comment">// Capture Register 0</span>
<a name="l00032"></a><a class="code" href="structpwmTmrRegs__t.html#a59d292ce8fc7822d8f4f13317d6d5586">00032</a>   <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> <a class="code" href="structpwmTmrRegs__t.html#a59d292ce8fc7822d8f4f13317d6d5586">cr1</a>;                            <span class="comment">// Capture Register 1</span>
<a name="l00033"></a><a class="code" href="structpwmTmrRegs__t.html#a34b1fa21faede603d71731426ff11673">00033</a>   <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> <a class="code" href="structpwmTmrRegs__t.html#a34b1fa21faede603d71731426ff11673">cr2</a>;                            <span class="comment">// Capture Register 2</span>
<a name="l00034"></a><a class="code" href="structpwmTmrRegs__t.html#a66d79b772bede2f6a348dee7e805fe57">00034</a>   <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> <a class="code" href="structpwmTmrRegs__t.html#a66d79b772bede2f6a348dee7e805fe57">cr3</a>;                            <span class="comment">// Capture Register 3</span>
<a name="l00035"></a><a class="code" href="structpwmTmrRegs__t.html#aecb455d317e88728454727caa448c876">00035</a>   <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> <a class="code" href="structpwmTmrRegs__t.html#aecb455d317e88728454727caa448c876">emr</a>;                            <span class="comment">// External Match Register</span>
<a name="l00036"></a><a class="code" href="structpwmTmrRegs__t.html#a65225bb546bac95c9f49b4c4c7915086">00036</a>   <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> <a class="code" href="structpwmTmrRegs__t.html#a65225bb546bac95c9f49b4c4c7915086">mr4</a>;                            <span class="comment">// Match Register 4</span>
<a name="l00037"></a><a class="code" href="structpwmTmrRegs__t.html#af63fbd823b8b1cb307c9937a75563eb8">00037</a>   <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> <a class="code" href="structpwmTmrRegs__t.html#af63fbd823b8b1cb307c9937a75563eb8">mr5</a>;                            <span class="comment">// Match Register 5</span>
<a name="l00038"></a><a class="code" href="structpwmTmrRegs__t.html#aff2013d751349a6399aecdd42933a7e8">00038</a>   <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> <a class="code" href="structpwmTmrRegs__t.html#aff2013d751349a6399aecdd42933a7e8">mr6</a>;                            <span class="comment">// Match Register 6</span>
<a name="l00039"></a><a class="code" href="structpwmTmrRegs__t.html#ab83bcf84d1daac8c7ab135ce47c3cf20">00039</a>   <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> <a class="code" href="structpwmTmrRegs__t.html#ab83bcf84d1daac8c7ab135ce47c3cf20">pcr</a>;                            <span class="comment">// Control Register</span>
<a name="l00040"></a><a class="code" href="structpwmTmrRegs__t.html#ae780cffbca7d4c26752b03828caf25e6">00040</a>   <a class="code" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a> <a class="code" href="structpwmTmrRegs__t.html#ae780cffbca7d4c26752b03828caf25e6">ler</a>;                            <span class="comment">// Latch Enable Register</span>
<a name="l00041"></a>00041 } <a class="code" href="structpwmTmrRegs__t.html">pwmTmrRegs_t</a>;
<a name="l00042"></a>00042 
<a name="l00043"></a>00043 <span class="comment">// Timer Interrupt Register Bit Definitions</span>
<a name="l00044"></a><a class="code" href="lpcTMR_8h.html#a527e3af30170c74b75ba90f8bc07c975">00044</a> <span class="preprocessor">#define TIR_MR0I    (1 &lt;&lt; 0)            // Interrupt flag for match channel 0</span>
<a name="l00045"></a><a class="code" href="lpcTMR_8h.html#a1e60922e00ed457f9e9a218be8e3bf32">00045</a> <span class="preprocessor"></span><span class="preprocessor">#define TIR_MR1I    (1 &lt;&lt; 1)            // Interrupt flag for match channel 1</span>
<a name="l00046"></a><a class="code" href="lpcTMR_8h.html#a1c47fd842492d0d8738212eae1ecfb24">00046</a> <span class="preprocessor"></span><span class="preprocessor">#define TIR_MR2I    (1 &lt;&lt; 2)            // Interrupt flag for match channel 2</span>
<a name="l00047"></a><a class="code" href="lpcTMR_8h.html#add927f992883175661c6bd43fec82604">00047</a> <span class="preprocessor"></span><span class="preprocessor">#define TIR_MR3I    (1 &lt;&lt; 3)            // Interrupt flag for match channel 3</span>
<a name="l00048"></a><a class="code" href="lpcTMR_8h.html#aa5736fe7bdb6ec8ff3d35af3c38da343">00048</a> <span class="preprocessor"></span><span class="preprocessor">#define TIR_CR0I    (1 &lt;&lt; 4)            // Interrupt flag for capture channel 0 event</span>
<a name="l00049"></a><a class="code" href="lpcTMR_8h.html#a3b30749ed3cf857ce272175f6b69ac56">00049</a> <span class="preprocessor"></span><span class="preprocessor">#define TIR_CR1I    (1 &lt;&lt; 5)            // Interrupt flag for capture channel 1 event</span>
<a name="l00050"></a><a class="code" href="lpcTMR_8h.html#ae08446522a633dcb59d52c15f368280b">00050</a> <span class="preprocessor"></span><span class="preprocessor">#define TIR_CR2I    (1 &lt;&lt; 6)            // Interrupt flag for capture channel 2 event</span>
<a name="l00051"></a><a class="code" href="lpcTMR_8h.html#ac3082a2fc8712d4a40e9a1304f45e556">00051</a> <span class="preprocessor"></span><span class="preprocessor">#define TIR_CR3I    (1 &lt;&lt; 7)            // Interrupt flag for capture channel 3 event</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span>
<a name="l00053"></a>00053 <span class="comment">// Timer Control Register Bit Definitions</span>
<a name="l00054"></a><a class="code" href="lpcTMR_8h.html#ae188eab13f42d29b5acd3d1b8c89ab2c">00054</a> <span class="preprocessor">#define TCR_ENABLE  (1 &lt;&lt; 0)</span>
<a name="l00055"></a><a class="code" href="lpcTMR_8h.html#a1c9704536555d56c6208f4a81cba481a">00055</a> <span class="preprocessor"></span><span class="preprocessor">#define TCR_RESET   (1 &lt;&lt; 1)</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span>
<a name="l00057"></a>00057 
<a name="l00058"></a>00058 <span class="comment">// Timer Match Control Register Bit Definitions</span>
<a name="l00059"></a><a class="code" href="lpcTMR_8h.html#a225d2f2a139843cf373ef6b6aebe540f">00059</a> <span class="preprocessor">#define TMCR_MR0_I  (1 &lt;&lt; 0)            // Enable Interrupt when MR0 matches TC</span>
<a name="l00060"></a><a class="code" href="lpcTMR_8h.html#a3ee96dd14e54e974712e155abad4f1e8">00060</a> <span class="preprocessor"></span><span class="preprocessor">#define TMCR_MR0_R  (1 &lt;&lt; 1)            // Enable Reset of TC upon MR0 match</span>
<a name="l00061"></a><a class="code" href="lpcTMR_8h.html#aba9b0378ade0f7d48bbe81c6d7b7c287">00061</a> <span class="preprocessor"></span><span class="preprocessor">#define TMCR_MR0_S  (1 &lt;&lt; 2)            // Enable Stop of TC upon MR0 match</span>
<a name="l00062"></a><a class="code" href="lpcTMR_8h.html#a280da1b0c25c135962d7e1e5afdfa676">00062</a> <span class="preprocessor"></span><span class="preprocessor">#define TMCR_MR1_I  (1 &lt;&lt; 3)            // Enable Interrupt when MR1 matches TC</span>
<a name="l00063"></a><a class="code" href="lpcTMR_8h.html#ad7e4ec6f2666a18fd73e9f015d85a5ba">00063</a> <span class="preprocessor"></span><span class="preprocessor">#define TMCR_MR1_R  (1 &lt;&lt; 4)            // Enable Reset of TC upon MR1 match</span>
<a name="l00064"></a><a class="code" href="lpcTMR_8h.html#a6d4f3f0d2a15366ee483dea534539195">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define TMCR_MR1_S  (1 &lt;&lt; 5)            // Enable Stop of TC upon MR1 match</span>
<a name="l00065"></a><a class="code" href="lpcTMR_8h.html#aede3a2a994c47b1f5433f515c6aad40d">00065</a> <span class="preprocessor"></span><span class="preprocessor">#define TMCR_MR2_I  (1 &lt;&lt; 6)            // Enable Interrupt when MR2 matches TC</span>
<a name="l00066"></a><a class="code" href="lpcTMR_8h.html#ad5bcefde8e0ff8ca4db6aea5236661c7">00066</a> <span class="preprocessor"></span><span class="preprocessor">#define TMCR_MR2_R  (1 &lt;&lt; 7)            // Enable Reset of TC upon MR2 match</span>
<a name="l00067"></a><a class="code" href="lpcTMR_8h.html#a15b909057db1e5b16742f7aaadf69aea">00067</a> <span class="preprocessor"></span><span class="preprocessor">#define TMCR_MR2_S  (1 &lt;&lt; 8)            // Enable Stop of TC upon MR2 match</span>
<a name="l00068"></a><a class="code" href="lpcTMR_8h.html#afd476f4574d551bc67814df3e5277a33">00068</a> <span class="preprocessor"></span><span class="preprocessor">#define TMCR_MR3_I  (1 &lt;&lt; 9)            // Enable Interrupt when MR3 matches TC</span>
<a name="l00069"></a><a class="code" href="lpcTMR_8h.html#a5d9fec315c74a633b6966ad526a53e21">00069</a> <span class="preprocessor"></span><span class="preprocessor">#define TMCR_MR3_R  (1 &lt;&lt; 10)           // Enable Reset of TC upon MR3 match</span>
<a name="l00070"></a><a class="code" href="lpcTMR_8h.html#aea1cfd08d8980a7fec13249b6f5e58d7">00070</a> <span class="preprocessor"></span><span class="preprocessor">#define TMCR_MR3_S  (1 &lt;&lt; 11)           // Enable Stop of TC upon MR3 match</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span>
<a name="l00072"></a>00072 <span class="comment">/* PWMIR ( Interrupt Register ) bits definitions      */</span>
<a name="l00073"></a><a class="code" href="lpcTMR_8h.html#a1619a385ef8bd12867b7ef4f99cd3c6d">00073</a> <span class="preprocessor">#define PWMIR_MR0I  _BV(0)            </span><span class="comment">/* Interrupt flag for match channel 0 */</span>
<a name="l00074"></a><a class="code" href="lpcTMR_8h.html#abbf99f7de9a23b941f3942c18eca096c">00074</a> <span class="preprocessor">#define PWMIR_MR1I  _BV(1)            </span><span class="comment">/* Interrupt flag for match channel 1 */</span>
<a name="l00075"></a><a class="code" href="lpcTMR_8h.html#ac5452c36ad00ae581e913caeb71eca15">00075</a> <span class="preprocessor">#define PWMIR_MR2I  _BV(2)            </span><span class="comment">/* Interrupt flag for match channel 2 */</span>
<a name="l00076"></a><a class="code" href="lpcTMR_8h.html#abb9336cf908e8d3ca20ef01c2ad89dba">00076</a> <span class="preprocessor">#define PWMIR_MR3I  _BV(3)            </span><span class="comment">/* Interrupt flag for match channel 3 */</span>
<a name="l00077"></a><a class="code" href="lpcTMR_8h.html#ac68c6fe50521bdf03addb631d3b6b578">00077</a> <span class="preprocessor">#define PWMIR_MR4I  _BV(8)            </span><span class="comment">/* Interrupt flag for match channel 4 */</span>
<a name="l00078"></a><a class="code" href="lpcTMR_8h.html#acc43f56abe9b6268285a5ae26cdc31e0">00078</a> <span class="preprocessor">#define PWMIR_MR5I  _BV(9)            </span><span class="comment">/* Interrupt flag for match channel 5 */</span>
<a name="l00079"></a><a class="code" href="lpcTMR_8h.html#ab526a40c3408bc9c0a8241738180d5a2">00079</a> <span class="preprocessor">#define PWMIR_MR6I  _BV(10)           </span><span class="comment">/* Interrupt flag for match channel 6 */</span>
<a name="l00080"></a><a class="code" href="lpcTMR_8h.html#a1d2dc87805a649d0aff1cb9b2aec07fb">00080</a> <span class="preprocessor">#define PWMIR_MASK  (0x070F)</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span>
<a name="l00082"></a>00082 <span class="comment">/* PWMTCR ( Timer Control Register ) bits definitions */</span>
<a name="l00083"></a><a class="code" href="lpcTMR_8h.html#af8c43413734c320b4f46cab1ebbf2c7e">00083</a> <span class="preprocessor">#define PWMTCR_COUNTER_ENABLE _BV(0) </span><span class="comment">/* enable PWM timer counter */</span>
<a name="l00084"></a><a class="code" href="lpcTMR_8h.html#a8e01f233e96db0313117572e7241d2e1">00084</a> <span class="preprocessor">#define PWMTCR_COUNTER_RESET  _BV(1) </span><span class="comment">/* reset PWM timer counter  */</span>
<a name="l00085"></a><a class="code" href="lpcTMR_8h.html#aede58916fb7ea391f0c399099fd19c34">00085</a> <span class="preprocessor">#define PWMTCR_PWM_ENABLE     _BV(3) </span><span class="comment">/* enable PWM mode          */</span>
<a name="l00086"></a>00086 
<a name="l00087"></a>00087 <span class="comment">/* PWMMCR ( Match Control Register ) bits definitions */</span>
<a name="l00088"></a><a class="code" href="lpcTMR_8h.html#ab9ef214628ac6cae912474e9269bb6be">00088</a> <span class="preprocessor">#define PWMMCR_MR0I (1 &lt;&lt; 0)   </span><span class="comment">/* enable interrupt on match channel 0 */</span>
<a name="l00089"></a><a class="code" href="lpcTMR_8h.html#a7cfc38eef54efdfeda7964b9059e63e6">00089</a> <span class="preprocessor">#define PWMMCR_MR0R (1 &lt;&lt; 1)   </span><span class="comment">/* enable reset on match channel 0     */</span>
<a name="l00090"></a><a class="code" href="lpcTMR_8h.html#af2b0e4b4772ec92c1cd8efc78f566a8c">00090</a> <span class="preprocessor">#define PWMMCR_MR0S (1 &lt;&lt; 2)   </span><span class="comment">/* enable stop on match channel 0      */</span>
<a name="l00091"></a><a class="code" href="lpcTMR_8h.html#abfc0dc35ffd59add7e3ae95547da43e6">00091</a> <span class="preprocessor">#define PWMMCR_MR1I (1 &lt;&lt; 3)   </span><span class="comment">/* enable interrupt on match channel 1 */</span>
<a name="l00092"></a><a class="code" href="lpcTMR_8h.html#ae3cd0add92c6d5a27544f997a894c0c4">00092</a> <span class="preprocessor">#define PWMMCR_MR1R (1 &lt;&lt; 4)   </span><span class="comment">/* enable reset on match channel 1     */</span>
<a name="l00093"></a><a class="code" href="lpcTMR_8h.html#a22e2f602386d7cc39e83183767d68b88">00093</a> <span class="preprocessor">#define PWMMCR_MR1S (1 &lt;&lt; 5)   </span><span class="comment">/* enable stop on match channel 1      */</span>
<a name="l00094"></a><a class="code" href="lpcTMR_8h.html#aa662a3d0e43c433727a362e5e551ab63">00094</a> <span class="preprocessor">#define PWMMCR_MR2I (1 &lt;&lt; 6)   </span><span class="comment">/* enable interrupt on match channel 2 */</span>
<a name="l00095"></a><a class="code" href="lpcTMR_8h.html#aee73194e1602efcff7c5259fe6c3771f">00095</a> <span class="preprocessor">#define PWMMCR_MR2R (1 &lt;&lt; 7)   </span><span class="comment">/* enable reset on match channel 2     */</span>
<a name="l00096"></a><a class="code" href="lpcTMR_8h.html#a820a0cbb8297242c933850950cf739f4">00096</a> <span class="preprocessor">#define PWMMCR_MR2S (1 &lt;&lt; 8)   </span><span class="comment">/* enable stop on match channel 2      */</span>
<a name="l00097"></a><a class="code" href="lpcTMR_8h.html#af527823dc3522b0fd9f56f7022a9e206">00097</a> <span class="preprocessor">#define PWMMCR_MR3I (1 &lt;&lt; 9)   </span><span class="comment">/* enable interrupt on match channel 3 */</span>
<a name="l00098"></a><a class="code" href="lpcTMR_8h.html#a19a5a5e9ace632485acc8843e707e77a">00098</a> <span class="preprocessor">#define PWMMCR_MR3R (1 &lt;&lt; 10)  </span><span class="comment">/* enable reset on match channel 3     */</span>
<a name="l00099"></a><a class="code" href="lpcTMR_8h.html#a0015ae6f3c1e5d4a7b0f991083871219">00099</a> <span class="preprocessor">#define PWMMCR_MR3S (1 &lt;&lt; 11)  </span><span class="comment">/* enable stop on match channel 3      */</span>
<a name="l00100"></a><a class="code" href="lpcTMR_8h.html#a71b423b3cfd4d20b5035977dc4d6807f">00100</a> <span class="preprocessor">#define PWMMCR_MR4I (1 &lt;&lt; 12)  </span><span class="comment">/* enable interrupt on match channel 4 */</span>
<a name="l00101"></a><a class="code" href="lpcTMR_8h.html#ac9fd0831fc9aec04aab1230ea79c46e1">00101</a> <span class="preprocessor">#define PWMMCR_MR4R (1 &lt;&lt; 13)  </span><span class="comment">/* enable reset on match channel 4     */</span>
<a name="l00102"></a><a class="code" href="lpcTMR_8h.html#ac55e9bc922b0beccebcf629b968d68a3">00102</a> <span class="preprocessor">#define PWMMCR_MR4S (1 &lt;&lt; 14)  </span><span class="comment">/* enable stop on match channel 4      */</span>
<a name="l00103"></a><a class="code" href="lpcTMR_8h.html#ac9e569567f418419bc7ad2da2cb41894">00103</a> <span class="preprocessor">#define PWMMCR_MR5I (1 &lt;&lt; 15)  </span><span class="comment">/* enable interrupt on match channel 5 */</span>
<a name="l00104"></a><a class="code" href="lpcTMR_8h.html#ada9a6caeb24712fce71206fd4c8dae01">00104</a> <span class="preprocessor">#define PWMMCR_MR5R (1 &lt;&lt; 16)  </span><span class="comment">/* enable reset on match channel 5     */</span>
<a name="l00105"></a><a class="code" href="lpcTMR_8h.html#a6d0d0c11b215d086af80f8797cb5eac0">00105</a> <span class="preprocessor">#define PWMMCR_MR5S (1 &lt;&lt; 17)  </span><span class="comment">/* enable stop on match channel 5      */</span>
<a name="l00106"></a><a class="code" href="lpcTMR_8h.html#a5cdb52240812a6f12252a113f0394195">00106</a> <span class="preprocessor">#define PWMMCR_MR6I (1 &lt;&lt; 18)  </span><span class="comment">/* enable interrupt on match channel 6 */</span>
<a name="l00107"></a><a class="code" href="lpcTMR_8h.html#a25c9fc160d28c4a8d0fc3a2584ffb43f">00107</a> <span class="preprocessor">#define PWMMCR_MR6R (1 &lt;&lt; 19)  </span><span class="comment">/* enable reset on match channel 6     */</span>
<a name="l00108"></a><a class="code" href="lpcTMR_8h.html#a72dc18a8a23a184f15cd6c9019b306da">00108</a> <span class="preprocessor">#define PWMMCR_MR6S (1 &lt;&lt; 20)  </span><span class="comment">/* enable stop on match channel 6      */</span>
<a name="l00109"></a>00109 
<a name="l00110"></a>00110 <span class="comment">/* PWMPCR ( Control Register ) bit definitions */</span>
<a name="l00111"></a><a class="code" href="lpcTMR_8h.html#a88aa3e89496a3b826beaa56a192b7910">00111</a> <span class="preprocessor">#define PWMPCR_SEL2 _BV(2)     </span><span class="comment">/* select double edge for PWM2 output  */</span>
<a name="l00112"></a><a class="code" href="lpcTMR_8h.html#aa8c3fc3f28813f2034208b10309bf7cc">00112</a> <span class="preprocessor">#define PWMPCR_SEL3 _BV(3)     </span><span class="comment">/* select double edge for PWM3 output  */</span>
<a name="l00113"></a><a class="code" href="lpcTMR_8h.html#af6f711634e29b86935b53b1144da6d47">00113</a> <span class="preprocessor">#define PWMPCR_SEL4 _BV(4)     </span><span class="comment">/* select double edge for PWM4 output  */</span>
<a name="l00114"></a><a class="code" href="lpcTMR_8h.html#a9045ae13eeee6ece1aecb81a5a6d1b6a">00114</a> <span class="preprocessor">#define PWMPCR_SEL5 _BV(5)     </span><span class="comment">/* select double edge for PWM5 output  */</span>
<a name="l00115"></a><a class="code" href="lpcTMR_8h.html#adb67538608f0e79954f2861eb5bc2bdb">00115</a> <span class="preprocessor">#define PWMPCR_SEL6 _BV(6)     </span><span class="comment">/* select double edge for PWM6 output  */</span>
<a name="l00116"></a><a class="code" href="lpcTMR_8h.html#ab3a8718f89e4233879d6d939c0b1c9b3">00116</a> <span class="preprocessor">#define PWMPCR_ENA1 _BV(9)     </span><span class="comment">/* PWM1 output enabled                 */</span>
<a name="l00117"></a><a class="code" href="lpcTMR_8h.html#a303de67f066363717c89076405f9e59a">00117</a> <span class="preprocessor">#define PWMPCR_ENA2 _BV(10)    </span><span class="comment">/* PWM2 output enabled                 */</span>
<a name="l00118"></a><a class="code" href="lpcTMR_8h.html#a88ea3ba18b96e4594f311da398a6b414">00118</a> <span class="preprocessor">#define PWMPCR_ENA3 _BV(11)    </span><span class="comment">/* PWM3 output enabled                 */</span>
<a name="l00119"></a><a class="code" href="lpcTMR_8h.html#a1caf052ee0bb9476ef833b6435230cb7">00119</a> <span class="preprocessor">#define PWMPCR_ENA4 _BV(12)    </span><span class="comment">/* PWM4 output enabled                 */</span>
<a name="l00120"></a><a class="code" href="lpcTMR_8h.html#a1b54298146855560828a13c110d2b630">00120</a> <span class="preprocessor">#define PWMPCR_ENA5 _BV(13)    </span><span class="comment">/* PWM5 output enabled                 */</span>
<a name="l00121"></a><a class="code" href="lpcTMR_8h.html#a997df02366ba2208783419ffdaee6066">00121</a> <span class="preprocessor">#define PWMPCR_ENA6 _BV(14)    </span><span class="comment">/* PWM6 output enabled                 */</span>
<a name="l00122"></a>00122 
<a name="l00123"></a>00123 <span class="comment">/* PWMLER ( Latch Enable Register ) bit definitions */</span>
<a name="l00124"></a><a class="code" href="lpcTMR_8h.html#affae87152eb7bf40ab68a0e7f81b786f">00124</a> <span class="preprocessor">#define PWMLER_LATCH0 _BV(0)   </span><span class="comment">/* latch last MATCH0 register value    */</span>
<a name="l00125"></a><a class="code" href="lpcTMR_8h.html#aca95f90a02df9308c9e1d41a9f77e309">00125</a> <span class="preprocessor">#define PWMLER_LATCH1 _BV(1)   </span><span class="comment">/* latch last MATCH1 register value    */</span>
<a name="l00126"></a><a class="code" href="lpcTMR_8h.html#a0d7b8ab90af9b13a87c2296c6f03e107">00126</a> <span class="preprocessor">#define PWMLER_LATCH2 _BV(2)   </span><span class="comment">/* latch last MATCH2 register value    */</span>
<a name="l00127"></a><a class="code" href="lpcTMR_8h.html#acd514f7f2c8bdee925d4e4755d4838fc">00127</a> <span class="preprocessor">#define PWMLER_LATCH3 _BV(3)   </span><span class="comment">/* latch last MATCH3 register value    */</span>
<a name="l00128"></a><a class="code" href="lpcTMR_8h.html#ab126e26886e310e2744d702665c634f8">00128</a> <span class="preprocessor">#define PWMLER_LATCH4 _BV(4)   </span><span class="comment">/* latch last MATCH4 register value    */</span>
<a name="l00129"></a><a class="code" href="lpcTMR_8h.html#a83a88d5129a701f5153f5cfd89ffe774">00129</a> <span class="preprocessor">#define PWMLER_LATCH5 _BV(5)   </span><span class="comment">/* latch last MATCH5 register value    */</span>
<a name="l00130"></a><a class="code" href="lpcTMR_8h.html#af86180ea46594634fae14939297925a4">00130</a> <span class="preprocessor">#define PWMLER_LATCH6 _BV(6)   </span><span class="comment">/* latch last MATCH6 register value    */</span>
<a name="l00131"></a>00131 
<a name="l00132"></a>00132 
<a name="l00133"></a>00133 <span class="comment">// Timer Capture Control Register Bit Definitions</span>
<a name="l00134"></a><a class="code" href="lpcTMR_8h.html#ab0b6e43bcf0fd055fb66e6f4de05b909">00134</a> <span class="preprocessor">#define TCCR_CR0_R (1 &lt;&lt; 0)            // Enable Rising edge on CAPn.0 will load TC to CR0</span>
<a name="l00135"></a><a class="code" href="lpcTMR_8h.html#a019a468830c379351f41c9798f13cf5b">00135</a> <span class="preprocessor"></span><span class="preprocessor">#define TCCR_CR0_F (1 &lt;&lt; 1)            // Enable Falling edge on CAPn.0 will load TC to CR0</span>
<a name="l00136"></a><a class="code" href="lpcTMR_8h.html#a1be88b3018fde65be6c681dacff94b49">00136</a> <span class="preprocessor"></span><span class="preprocessor">#define TCCR_CR0_I (1 &lt;&lt; 2)            // Enable Interrupt on load of CR0</span>
<a name="l00137"></a><a class="code" href="lpcTMR_8h.html#a036f44c2c1ae368d88498202f27a62ee">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define TCCR_CR1_R (1 &lt;&lt; 3)            // Enable Rising edge on CAPn.1 will load TC to CR1</span>
<a name="l00138"></a><a class="code" href="lpcTMR_8h.html#a4686110a7661375703de624fc23a81c5">00138</a> <span class="preprocessor"></span><span class="preprocessor">#define TCCR_CR1_F (1 &lt;&lt; 4)            // Enable Falling edge on CAPn.1 will load TC to CR1</span>
<a name="l00139"></a><a class="code" href="lpcTMR_8h.html#af2013e8881181561143e26a2218a6eac">00139</a> <span class="preprocessor"></span><span class="preprocessor">#define TCCR_CR1_I (1 &lt;&lt; 5)            // Enable Interrupt on load of CR1</span>
<a name="l00140"></a><a class="code" href="lpcTMR_8h.html#a5eec1c942db3f69ded0ba0fd3046d51a">00140</a> <span class="preprocessor"></span><span class="preprocessor">#define TCCR_CR2_R (1 &lt;&lt; 6)            // Enable Rising edge on CAPn.2 will load TC to CR2</span>
<a name="l00141"></a><a class="code" href="lpcTMR_8h.html#abf1ba8d724e3c6b96029cade01c37b78">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define TCCR_CR2_F (1 &lt;&lt; 7)            // Enable Falling edge on CAPn.2 will load TC to CR2</span>
<a name="l00142"></a><a class="code" href="lpcTMR_8h.html#ac8de305aad560d5668b182aef40a978e">00142</a> <span class="preprocessor"></span><span class="preprocessor">#define TCCR_CR2_I (1 &lt;&lt; 8)            // Enable Interrupt on load of CR2</span>
<a name="l00143"></a><a class="code" href="lpcTMR_8h.html#ac33637defb0de7c842c8a4adbfcc7036">00143</a> <span class="preprocessor"></span><span class="preprocessor">#define TCCR_CR3_R (1 &lt;&lt; 9)            // Enable Rising edge on CAPn.3 will load TC to CR3</span>
<a name="l00144"></a><a class="code" href="lpcTMR_8h.html#a4c1ec4abf441dae8f4cd7f083f240049">00144</a> <span class="preprocessor"></span><span class="preprocessor">#define TCCR_CR3_F (1 &lt;&lt; 10)           // Enable Falling edge on CAPn.3 will load TC to CR3</span>
<a name="l00145"></a><a class="code" href="lpcTMR_8h.html#a7440b9eb671232aedf8d91718bd0324b">00145</a> <span class="preprocessor"></span><span class="preprocessor">#define TCCR_CR3_I (1 &lt;&lt; 11)           // Enable Interrupt on load of CR3</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span>
<a name="l00147"></a>00147 
<a name="l00148"></a>00148 <span class="comment">// Timer External Match Register</span>
<a name="l00149"></a><a class="code" href="lpcTMR_8h.html#acbcd7082ade4a1f232fa2b85b20ae155">00149</a> <span class="preprocessor">#define TEMR_EM0    (1 &lt;&lt; 0)             // reflects state of output match 0</span>
<a name="l00150"></a><a class="code" href="lpcTMR_8h.html#ad6204fd25b98b4e34f9840ef0e1df299">00150</a> <span class="preprocessor"></span><span class="preprocessor">#define TEMR_EM1    (1 &lt;&lt; 1)             // reflects state of output match 1</span>
<a name="l00151"></a><a class="code" href="lpcTMR_8h.html#a9752f3c1395d00a25511ffcc6e8039cb">00151</a> <span class="preprocessor"></span><span class="preprocessor">#define TEMR_EM2    (1 &lt;&lt; 2)             // reflects state of output match 2</span>
<a name="l00152"></a><a class="code" href="lpcTMR_8h.html#af1526109946661bb39bd01649a4d87fa">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define TEMR_EM3    (1 &lt;&lt; 3)             // reflects state of output match 3</span>
<a name="l00153"></a><a class="code" href="lpcTMR_8h.html#a4f7226ec9235f35639bd18fd5fe3293f">00153</a> <span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC0_0 (0 &lt;&lt; 4)             // configure match 0 pin behaviour</span>
<a name="l00154"></a><a class="code" href="lpcTMR_8h.html#aba8d13e975790b417f9a2d1efdfac4c8">00154</a> <span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC0_1 (1 &lt;&lt; 4)             // configure match 0 pin behaviour</span>
<a name="l00155"></a><a class="code" href="lpcTMR_8h.html#a862bc9eb489da67bd5435e375565b591">00155</a> <span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC0_2 (2 &lt;&lt; 4)             // configure match 0 pin behaviour</span>
<a name="l00156"></a><a class="code" href="lpcTMR_8h.html#acd13ef92b1924f6003c30e19f59a8ec0">00156</a> <span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC0_3 (3 &lt;&lt; 4)             // configure match 0 pin behaviour</span>
<a name="l00157"></a><a class="code" href="lpcTMR_8h.html#aefe5434676d53321ace7da8067a81847">00157</a> <span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC1_0 (0 &lt;&lt; 6)             // configure match 1 pin behaviour</span>
<a name="l00158"></a><a class="code" href="lpcTMR_8h.html#a1ff752b739cadff4ccbb3cc736f4ce4e">00158</a> <span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC1_1 (1 &lt;&lt; 6)             // configure match 1 pin behaviour</span>
<a name="l00159"></a><a class="code" href="lpcTMR_8h.html#a92ae3ae73a7e3e0c1487fbf27cce0108">00159</a> <span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC1_2 (2 &lt;&lt; 6)             // configure match 1 pin behaviour</span>
<a name="l00160"></a><a class="code" href="lpcTMR_8h.html#a3aa3d0adc382019fc378c3aee1d6d60c">00160</a> <span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC1_3 (3 &lt;&lt; 6)             // configure match 0 pin behaviour</span>
<a name="l00161"></a><a class="code" href="lpcTMR_8h.html#a31d1839939448a902444057c748063fa">00161</a> <span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC2_0 (0 &lt;&lt; 8)             // configure match 1 pin behaviour</span>
<a name="l00162"></a><a class="code" href="lpcTMR_8h.html#a6a968e1b387623b0994fc167ef2f8998">00162</a> <span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC2_1 (1 &lt;&lt; 8)             // configure match 1 pin behaviour</span>
<a name="l00163"></a><a class="code" href="lpcTMR_8h.html#af98cb912f976b7f6a305be8d7cd12f15">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC2_2 (2 &lt;&lt; 8)             // configure match 1 pin behaviour</span>
<a name="l00164"></a><a class="code" href="lpcTMR_8h.html#a702180f4ad9a29ef2a76aa6cc88816e4">00164</a> <span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC2_3 (3 &lt;&lt; 8)             // configure match 0 pin behaviour</span>
<a name="l00165"></a><a class="code" href="lpcTMR_8h.html#ae304de452acc35e6e5c812f2b993af49">00165</a> <span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC3_0 (0 &lt;&lt; 10)            // configure match 1 pin behaviour</span>
<a name="l00166"></a><a class="code" href="lpcTMR_8h.html#a09f97c0fcbbbee0ebc41004db81e8a40">00166</a> <span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC3_1 (1 &lt;&lt; 10)            // configure match 1 pin behaviour</span>
<a name="l00167"></a><a class="code" href="lpcTMR_8h.html#aba8db5e8224f9ababef7ece9598a8107">00167</a> <span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC3_2 (2 &lt;&lt; 10)            // configure match 1 pin behaviour</span>
<a name="l00168"></a><a class="code" href="lpcTMR_8h.html#a98f05ecb4f557c2d24b257052b9e739f">00168</a> <span class="preprocessor"></span><span class="preprocessor">#define TEMR_EMC3_3 (3 &lt;&lt; 10)            // configure match 0 pin behaviour</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span>
<a name="l00170"></a>00170 
<a name="l00171"></a>00171 <span class="preprocessor">#endif</span>
</pre></div></div><!-- contents -->
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="lpcTMR_8h.html">lpcTMR.h</a>      </li>

    <li class="footer">Generated on Fri Oct 26 2012 04:00:08 for Paparazzi UAS by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.6.1 </li>
   </ul>
 </div>


</body>
</html>
