|ofdm_transmitter
VGA_CLK <= OSC:inst2.oVGA_CLK
CLOCK_50 => OSC:inst2.CLOCK_50
CLOCK_50 => qpsk:inst.CLOCK_50
KEY[0] => ifft_8p:inst1.reset_n
KEY[1] => ifft_8p:inst1.inverse[0]
KEY[2] => ifft_8p:inst1.source_ready
KEY[3] => ifft_8p:inst1.sink_valid
VGA_VS <= OSC:inst2.oVS
VGA_HS <= OSC:inst2.oHS
VGA_BLANK_N <= OSC:inst2.oBLANK_N
VGA_B[0] <= OSC:inst2.b_data[0]
VGA_B[1] <= OSC:inst2.b_data[1]
VGA_B[2] <= OSC:inst2.b_data[2]
VGA_B[3] <= OSC:inst2.b_data[3]
VGA_B[4] <= OSC:inst2.b_data[4]
VGA_B[5] <= OSC:inst2.b_data[5]
VGA_B[6] <= OSC:inst2.b_data[6]
VGA_B[7] <= OSC:inst2.b_data[7]
VGA_G[0] <= OSC:inst2.g_data[0]
VGA_G[1] <= OSC:inst2.g_data[1]
VGA_G[2] <= OSC:inst2.g_data[2]
VGA_G[3] <= OSC:inst2.g_data[3]
VGA_G[4] <= OSC:inst2.g_data[4]
VGA_G[5] <= OSC:inst2.g_data[5]
VGA_G[6] <= OSC:inst2.g_data[6]
VGA_G[7] <= OSC:inst2.g_data[7]
VGA_R[0] <= OSC:inst2.r_data[0]
VGA_R[1] <= OSC:inst2.r_data[1]
VGA_R[2] <= OSC:inst2.r_data[2]
VGA_R[3] <= OSC:inst2.r_data[3]
VGA_R[4] <= OSC:inst2.r_data[4]
VGA_R[5] <= OSC:inst2.r_data[5]
VGA_R[6] <= OSC:inst2.r_data[6]
VGA_R[7] <= OSC:inst2.r_data[7]


|ofdm_transmitter|OSC:inst2
CLOCK_50 => CLOCK_50.IN1
oVGA_CLK <= iVGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
oVS <= oVS.DB_MAX_OUTPUT_PORT_TYPE
oHS <= VGA_Controller:vga.port3
oBLANK_N <= oBLANK_N.DB_MAX_OUTPUT_PORT_TYPE
b_data[0] <= b_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[1] <= b_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[2] <= b_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[3] <= b_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[4] <= b_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[5] <= b_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[6] <= b_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[7] <= b_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_data[0] <= g_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_data[1] <= g_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_data[2] <= g_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_data[3] <= g_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_data[4] <= g_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_data[5] <= g_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_data[6] <= g_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_data[7] <= g_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_data[0] <= r_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= r_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= r_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= r_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= r_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= r_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= r_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= r_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY => KEY.IN1
ifft_Isignal[0] => ifft_Isignal[0].IN1
ifft_Isignal[1] => ifft_Isignal[1].IN1
ifft_Isignal[2] => ifft_Isignal[2].IN1
ifft_Isignal[3] => ifft_Isignal[3].IN1
ifft_Isignal[4] => ifft_Isignal[4].IN1
ifft_Isignal[5] => ifft_Isignal[5].IN1
ifft_Isignal[6] => ifft_Isignal[6].IN1
ifft_Isignal[7] => ifft_Isignal[7].IN1
ifft_Qsignal[0] => ifft_Qsignal[0].IN1
ifft_Qsignal[1] => ifft_Qsignal[1].IN1
ifft_Qsignal[2] => ifft_Qsignal[2].IN1
ifft_Qsignal[3] => ifft_Qsignal[3].IN1
ifft_Qsignal[4] => ifft_Qsignal[4].IN1
ifft_Qsignal[5] => ifft_Qsignal[5].IN1
ifft_Qsignal[6] => ifft_Qsignal[6].IN1
ifft_Qsignal[7] => ifft_Qsignal[7].IN1


|ofdm_transmitter|OSC:inst2|VGA_Controller:vga
reset => v_cnt[0].ACLR
reset => v_cnt[1].ACLR
reset => v_cnt[2].ACLR
reset => v_cnt[3].ACLR
reset => v_cnt[4].ACLR
reset => v_cnt[5].ACLR
reset => v_cnt[6].ACLR
reset => v_cnt[7].ACLR
reset => v_cnt[8].ACLR
reset => v_cnt[9].ACLR
reset => h_cnt[0].ACLR
reset => h_cnt[1].ACLR
reset => h_cnt[2].ACLR
reset => h_cnt[3].ACLR
reset => h_cnt[4].ACLR
reset => h_cnt[5].ACLR
reset => h_cnt[6].ACLR
reset => h_cnt[7].ACLR
reset => h_cnt[8].ACLR
reset => h_cnt[9].ACLR
reset => h_cnt[10].ACLR
vga_clk => v_cnt[0].CLK
vga_clk => v_cnt[1].CLK
vga_clk => v_cnt[2].CLK
vga_clk => v_cnt[3].CLK
vga_clk => v_cnt[4].CLK
vga_clk => v_cnt[5].CLK
vga_clk => v_cnt[6].CLK
vga_clk => v_cnt[7].CLK
vga_clk => v_cnt[8].CLK
vga_clk => v_cnt[9].CLK
vga_clk => h_cnt[0].CLK
vga_clk => h_cnt[1].CLK
vga_clk => h_cnt[2].CLK
vga_clk => h_cnt[3].CLK
vga_clk => h_cnt[4].CLK
vga_clk => h_cnt[5].CLK
vga_clk => h_cnt[6].CLK
vga_clk => h_cnt[7].CLK
vga_clk => h_cnt[8].CLK
vga_clk => h_cnt[9].CLK
vga_clk => h_cnt[10].CLK
vga_clk => blank_n~reg0.CLK
vga_clk => VS~reg0.CLK
vga_clk => HS~reg0.CLK
blank_n <= blank_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
HS <= HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VS <= VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
CoorX[0] <= CoorX.DB_MAX_OUTPUT_PORT_TYPE
CoorX[1] <= CoorX.DB_MAX_OUTPUT_PORT_TYPE
CoorX[2] <= CoorX.DB_MAX_OUTPUT_PORT_TYPE
CoorX[3] <= CoorX.DB_MAX_OUTPUT_PORT_TYPE
CoorX[4] <= CoorX.DB_MAX_OUTPUT_PORT_TYPE
CoorX[5] <= CoorX.DB_MAX_OUTPUT_PORT_TYPE
CoorX[6] <= CoorX.DB_MAX_OUTPUT_PORT_TYPE
CoorX[7] <= CoorX.DB_MAX_OUTPUT_PORT_TYPE
CoorX[8] <= CoorX.DB_MAX_OUTPUT_PORT_TYPE
CoorX[9] <= CoorX.DB_MAX_OUTPUT_PORT_TYPE
CoorX[10] <= CoorX.DB_MAX_OUTPUT_PORT_TYPE
CoorY[0] <= CoorY.DB_MAX_OUTPUT_PORT_TYPE
CoorY[1] <= CoorY.DB_MAX_OUTPUT_PORT_TYPE
CoorY[2] <= CoorY.DB_MAX_OUTPUT_PORT_TYPE
CoorY[3] <= CoorY.DB_MAX_OUTPUT_PORT_TYPE
CoorY[4] <= CoorY.DB_MAX_OUTPUT_PORT_TYPE
CoorY[5] <= CoorY.DB_MAX_OUTPUT_PORT_TYPE
CoorY[6] <= CoorY.DB_MAX_OUTPUT_PORT_TYPE
CoorY[7] <= CoorY.DB_MAX_OUTPUT_PORT_TYPE
CoorY[8] <= CoorY.DB_MAX_OUTPUT_PORT_TYPE
CoorY[9] <= CoorY.DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|OSC:inst2|Signal_generator:sg
CLOCK_50 => captured_Vals.we_a.CLK
CLOCK_50 => captured_Vals.waddr_a[5].CLK
CLOCK_50 => captured_Vals.waddr_a[4].CLK
CLOCK_50 => captured_Vals.waddr_a[3].CLK
CLOCK_50 => captured_Vals.waddr_a[2].CLK
CLOCK_50 => captured_Vals.waddr_a[1].CLK
CLOCK_50 => captured_Vals.waddr_a[0].CLK
CLOCK_50 => captured_Vals.data_a[15].CLK
CLOCK_50 => captured_Vals.data_a[14].CLK
CLOCK_50 => captured_Vals.data_a[13].CLK
CLOCK_50 => captured_Vals.data_a[12].CLK
CLOCK_50 => captured_Vals.data_a[11].CLK
CLOCK_50 => captured_Vals.data_a[10].CLK
CLOCK_50 => captured_Vals.data_a[9].CLK
CLOCK_50 => captured_Vals.data_a[8].CLK
CLOCK_50 => captured_Vals.data_a[7].CLK
CLOCK_50 => captured_Vals.data_a[6].CLK
CLOCK_50 => captured_Vals.data_a[5].CLK
CLOCK_50 => captured_Vals.data_a[4].CLK
CLOCK_50 => captured_Vals.data_a[3].CLK
CLOCK_50 => captured_Vals.data_a[2].CLK
CLOCK_50 => captured_Vals.data_a[1].CLK
CLOCK_50 => captured_Vals.data_a[0].CLK
CLOCK_50 => i[0].CLK
CLOCK_50 => i[1].CLK
CLOCK_50 => i[2].CLK
CLOCK_50 => i[3].CLK
CLOCK_50 => i[4].CLK
CLOCK_50 => i[5].CLK
CLOCK_50 => i[6].CLK
CLOCK_50 => i[7].CLK
CLOCK_50 => i[8].CLK
CLOCK_50 => i[9].CLK
CLOCK_50 => i[10].CLK
CLOCK_50 => i[11].CLK
CLOCK_50 => i[12].CLK
CLOCK_50 => i[13].CLK
CLOCK_50 => i[14].CLK
CLOCK_50 => i[15].CLK
CLOCK_50 => i[16].CLK
CLOCK_50 => i[17].CLK
CLOCK_50 => i[18].CLK
CLOCK_50 => i[19].CLK
CLOCK_50 => i[20].CLK
CLOCK_50 => i[21].CLK
CLOCK_50 => i[22].CLK
CLOCK_50 => i[23].CLK
CLOCK_50 => i[24].CLK
CLOCK_50 => i[25].CLK
CLOCK_50 => i[26].CLK
CLOCK_50 => i[27].CLK
CLOCK_50 => i[28].CLK
CLOCK_50 => i[29].CLK
CLOCK_50 => i[30].CLK
CLOCK_50 => i[31].CLK
CLOCK_50 => disp[0].CLK
CLOCK_50 => disp[1].CLK
CLOCK_50 => disp[2].CLK
CLOCK_50 => disp[3].CLK
CLOCK_50 => disp[4].CLK
CLOCK_50 => disp[5].CLK
CLOCK_50 => captured_Vals.CLK0
VGA_clk => Val_CY[0]~reg0.CLK
VGA_clk => Val_CY[1]~reg0.CLK
VGA_clk => Val_CY[2]~reg0.CLK
VGA_clk => Val_CY[3]~reg0.CLK
VGA_clk => Val_CY[4]~reg0.CLK
VGA_clk => Val_CY[5]~reg0.CLK
VGA_clk => Val_CY[6]~reg0.CLK
VGA_clk => Val_CY[7]~reg0.CLK
VGA_clk => Val_CY[8]~reg0.CLK
VGA_clk => Val_CY[9]~reg0.CLK
VGA_clk => j[0].CLK
VGA_clk => j[1].CLK
VGA_clk => j[2].CLK
VGA_clk => j[3].CLK
VGA_clk => j[4].CLK
VGA_clk => j[5].CLK
VGA_clk => j[6].CLK
VGA_clk => j[7].CLK
VGA_clk => j[8].CLK
VGA_clk => j[9].CLK
VGA_clk => j[10].CLK
VGA_clk => j[11].CLK
VGA_clk => j[12].CLK
VGA_clk => j[13].CLK
VGA_clk => j[14].CLK
VGA_clk => j[15].CLK
VGA_clk => j[16].CLK
VGA_clk => j[17].CLK
VGA_clk => j[18].CLK
VGA_clk => j[19].CLK
VGA_clk => j[20].CLK
VGA_clk => j[21].CLK
VGA_clk => j[22].CLK
VGA_clk => j[23].CLK
VGA_clk => j[24].CLK
VGA_clk => j[25].CLK
VGA_clk => j[26].CLK
VGA_clk => j[27].CLK
VGA_clk => j[28].CLK
VGA_clk => j[29].CLK
VGA_clk => j[30].CLK
VGA_clk => j[31].CLK
Vsyn => mov[0].CLK
Vsyn => mov[1].CLK
Vsyn => cf_counter[0].CLK
Vsyn => cf_counter[1].CLK
Vsyn => cf_counter[2].CLK
Vsyn => cf_counter[3].CLK
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => j.OUTPUTSELECT
blank_n => Val_CY[9]~reg0.ENA
blank_n => Val_CY[8]~reg0.ENA
blank_n => Val_CY[7]~reg0.ENA
blank_n => Val_CY[6]~reg0.ENA
blank_n => Val_CY[5]~reg0.ENA
blank_n => Val_CY[4]~reg0.ENA
blank_n => Val_CY[3]~reg0.ENA
blank_n => Val_CY[2]~reg0.ENA
blank_n => Val_CY[1]~reg0.ENA
blank_n => Val_CY[0]~reg0.ENA
Val_CY[0] <= Val_CY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_CY[1] <= Val_CY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_CY[2] <= Val_CY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_CY[3] <= Val_CY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_CY[4] <= Val_CY[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_CY[5] <= Val_CY[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_CY[6] <= Val_CY[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_CY[7] <= Val_CY[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_CY[8] <= Val_CY[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_CY[9] <= Val_CY[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY => ~NO_FANOUT~
ifft_Iout[0] => ~NO_FANOUT~
ifft_Iout[1] => ~NO_FANOUT~
ifft_Iout[2] => ~NO_FANOUT~
ifft_Iout[3] => ~NO_FANOUT~
ifft_Iout[4] => ~NO_FANOUT~
ifft_Iout[5] => ~NO_FANOUT~
ifft_Iout[6] => ~NO_FANOUT~
ifft_Iout[7] => ~NO_FANOUT~
ifft_Qout[0] => captured_Vals.data_a[0].DATAIN
ifft_Qout[0] => captured_Vals.DATAIN
ifft_Qout[1] => captured_Vals.data_a[1].DATAIN
ifft_Qout[1] => captured_Vals.DATAIN1
ifft_Qout[2] => captured_Vals.data_a[2].DATAIN
ifft_Qout[2] => captured_Vals.DATAIN2
ifft_Qout[3] => captured_Vals.data_a[3].DATAIN
ifft_Qout[3] => captured_Vals.DATAIN3
ifft_Qout[4] => captured_Vals.data_a[4].DATAIN
ifft_Qout[4] => captured_Vals.DATAIN4
ifft_Qout[5] => captured_Vals.data_a[5].DATAIN
ifft_Qout[5] => captured_Vals.DATAIN5
ifft_Qout[6] => captured_Vals.data_a[6].DATAIN
ifft_Qout[6] => captured_Vals.DATAIN6
ifft_Qout[7] => captured_Vals.data_a[15].DATAIN
ifft_Qout[7] => captured_Vals.data_a[14].DATAIN
ifft_Qout[7] => captured_Vals.data_a[13].DATAIN
ifft_Qout[7] => captured_Vals.data_a[12].DATAIN
ifft_Qout[7] => captured_Vals.data_a[11].DATAIN
ifft_Qout[7] => captured_Vals.data_a[10].DATAIN
ifft_Qout[7] => captured_Vals.data_a[9].DATAIN
ifft_Qout[7] => captured_Vals.data_a[8].DATAIN
ifft_Qout[7] => captured_Vals.data_a[7].DATAIN
ifft_Qout[7] => captured_Vals.DATAIN7
ifft_Qout[7] => captured_Vals.DATAIN8
ifft_Qout[7] => captured_Vals.DATAIN9
ifft_Qout[7] => captured_Vals.DATAIN10
ifft_Qout[7] => captured_Vals.DATAIN11
ifft_Qout[7] => captured_Vals.DATAIN12
ifft_Qout[7] => captured_Vals.DATAIN13
ifft_Qout[7] => captured_Vals.DATAIN14
ifft_Qout[7] => captured_Vals.DATAIN15


|ofdm_transmitter|ifft_8p:inst1
clk => clk.IN1
reset_n => reset_n.IN1
sink_valid => sink_valid.IN1
sink_ready <= ifft_8p_fft_ii_0:fft_ii_0.sink_ready
sink_error[0] => sink_error[0].IN1
sink_error[1] => sink_error[1].IN1
sink_sop => sink_sop.IN1
sink_eop => sink_eop.IN1
sink_real[0] => sink_real[0].IN1
sink_real[1] => sink_real[1].IN1
sink_real[2] => sink_real[2].IN1
sink_real[3] => sink_real[3].IN1
sink_real[4] => sink_real[4].IN1
sink_real[5] => sink_real[5].IN1
sink_real[6] => sink_real[6].IN1
sink_real[7] => sink_real[7].IN1
sink_imag[0] => sink_imag[0].IN1
sink_imag[1] => sink_imag[1].IN1
sink_imag[2] => sink_imag[2].IN1
sink_imag[3] => sink_imag[3].IN1
sink_imag[4] => sink_imag[4].IN1
sink_imag[5] => sink_imag[5].IN1
sink_imag[6] => sink_imag[6].IN1
sink_imag[7] => sink_imag[7].IN1
fftpts_in[0] => fftpts_in[0].IN1
fftpts_in[1] => fftpts_in[1].IN1
fftpts_in[2] => fftpts_in[2].IN1
fftpts_in[3] => fftpts_in[3].IN1
inverse[0] => inverse[0].IN1
source_valid <= ifft_8p_fft_ii_0:fft_ii_0.source_valid
source_ready => source_ready.IN1
source_error[0] <= ifft_8p_fft_ii_0:fft_ii_0.source_error
source_error[1] <= ifft_8p_fft_ii_0:fft_ii_0.source_error
source_sop <= ifft_8p_fft_ii_0:fft_ii_0.source_sop
source_eop <= ifft_8p_fft_ii_0:fft_ii_0.source_eop
source_real[0] <= ifft_8p_fft_ii_0:fft_ii_0.source_real
source_real[1] <= ifft_8p_fft_ii_0:fft_ii_0.source_real
source_real[2] <= ifft_8p_fft_ii_0:fft_ii_0.source_real
source_real[3] <= ifft_8p_fft_ii_0:fft_ii_0.source_real
source_real[4] <= ifft_8p_fft_ii_0:fft_ii_0.source_real
source_real[5] <= ifft_8p_fft_ii_0:fft_ii_0.source_real
source_real[6] <= ifft_8p_fft_ii_0:fft_ii_0.source_real
source_real[7] <= ifft_8p_fft_ii_0:fft_ii_0.source_real
source_imag[0] <= ifft_8p_fft_ii_0:fft_ii_0.source_imag
source_imag[1] <= ifft_8p_fft_ii_0:fft_ii_0.source_imag
source_imag[2] <= ifft_8p_fft_ii_0:fft_ii_0.source_imag
source_imag[3] <= ifft_8p_fft_ii_0:fft_ii_0.source_imag
source_imag[4] <= ifft_8p_fft_ii_0:fft_ii_0.source_imag
source_imag[5] <= ifft_8p_fft_ii_0:fft_ii_0.source_imag
source_imag[6] <= ifft_8p_fft_ii_0:fft_ii_0.source_imag
source_imag[7] <= ifft_8p_fft_ii_0:fft_ii_0.source_imag
fftpts_out[0] <= ifft_8p_fft_ii_0:fft_ii_0.fftpts_out
fftpts_out[1] <= ifft_8p_fft_ii_0:fft_ii_0.fftpts_out
fftpts_out[2] <= ifft_8p_fft_ii_0:fft_ii_0.fftpts_out
fftpts_out[3] <= ifft_8p_fft_ii_0:fft_ii_0.fftpts_out


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0
clk => clk.IN1
reset_n => reset_n.IN1
fftpts_in[0] => fftpts_in[0].IN1
fftpts_in[1] => fftpts_in[1].IN1
fftpts_in[2] => fftpts_in[2].IN1
fftpts_in[3] => fftpts_in[3].IN1
inverse[0] => inverse[0].IN1
sink_valid => sink_valid.IN1
sink_sop => sink_sop.IN1
sink_eop => sink_eop.IN1
sink_real[0] => sink_real[0].IN1
sink_real[1] => sink_real[1].IN1
sink_real[2] => sink_real[2].IN1
sink_real[3] => sink_real[3].IN1
sink_real[4] => sink_real[4].IN1
sink_real[5] => sink_real[5].IN1
sink_real[6] => sink_real[6].IN1
sink_real[7] => sink_real[7].IN1
sink_imag[0] => sink_imag[0].IN1
sink_imag[1] => sink_imag[1].IN1
sink_imag[2] => sink_imag[2].IN1
sink_imag[3] => sink_imag[3].IN1
sink_imag[4] => sink_imag[4].IN1
sink_imag[5] => sink_imag[5].IN1
sink_imag[6] => sink_imag[6].IN1
sink_imag[7] => sink_imag[7].IN1
sink_error[0] => sink_error[0].IN1
sink_error[1] => sink_error[1].IN1
source_ready => source_ready.IN1
fftpts_out[0] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.fftpts_out
fftpts_out[1] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.fftpts_out
fftpts_out[2] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.fftpts_out
fftpts_out[3] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.fftpts_out
sink_ready <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.sink_ready
source_error[0] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_error
source_error[1] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_error
source_sop <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_sop
source_eop <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_eop
source_valid <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_valid
source_real[0] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[1] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[2] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[3] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[4] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[5] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[6] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[7] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_imag[0] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[1] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[2] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[3] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[4] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[5] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[6] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[7] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst
clk => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.clk
clk => processing_to_end.CLK
clk => sent_eop.CLK
clk => auk_dspip_r22sdf_core:r22sdf_core_inst.clk
clk => auk_dspip_bit_reverse_core:generate_bit_reverse_module:bit_reverse_inst.clk
clk => auk_dspip_avalon_streaming_block_source:source_control_inst.clk
reset_n => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.reset
reset_n => auk_dspip_r22sdf_core:r22sdf_core_inst.reset
reset_n => auk_dspip_bit_reverse_core:generate_bit_reverse_module:bit_reverse_inst.reset
reset_n => auk_dspip_avalon_streaming_block_source:source_control_inst.reset
reset_n => sent_eop.ACLR
reset_n => processing_to_end.ACLR
clk_ena => auk_dspip_r22sdf_core:r22sdf_core_inst.clk_ena
clk_ena => source_stall_ena.IN1
fftpts_in[0] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_blk[0]
fftpts_in[1] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_blk[1]
fftpts_in[2] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_blk[2]
fftpts_in[3] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_blk[3]
inverse => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_inverse
sink_ready <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.sink_ready
sink_valid => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.sink_valid
sink_real[0] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[0]
sink_real[1] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[1]
sink_real[2] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[2]
sink_real[3] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[3]
sink_real[4] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[4]
sink_real[5] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[5]
sink_real[6] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[6]
sink_real[7] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[7]
sink_imag[0] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[8]
sink_imag[1] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[9]
sink_imag[2] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[10]
sink_imag[3] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[11]
sink_imag[4] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[12]
sink_imag[5] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[13]
sink_imag[6] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[14]
sink_imag[7] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[15]
sink_sop => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_sop
sink_eop => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_eop
sink_error[0] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_error[0]
sink_error[1] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_error[1]
source_error[0] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.out_error[0]
source_error[1] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.out_error[1]
source_ready => sent_eop_p.IN1
source_ready => sent_eop_p.IN1
source_ready => auk_dspip_avalon_streaming_block_source:source_control_inst.source_ready
source_valid <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_valid
source_real[0] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[0]
source_real[1] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[1]
source_real[2] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[2]
source_real[3] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[3]
source_real[4] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[4]
source_real[5] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[5]
source_real[6] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[6]
source_real[7] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[7]
source_imag[0] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[8]
source_imag[1] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[9]
source_imag[2] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[10]
source_imag[3] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[11]
source_imag[4] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[12]
source_imag[5] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[13]
source_imag[6] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[14]
source_imag[7] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[15]
source_sop <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_sop
source_eop <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_eop
fftpts_out[0] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.curr_blk[0]
fftpts_out[1] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.curr_blk[1]
fftpts_out[2] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.curr_blk[2]
fftpts_out[3] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.curr_blk[3]


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst
clk => start.CLK
clk => curr_pwr_2_s.CLK
clk => curr_input_sel_s[0].CLK
clk => curr_input_sel_s[1].CLK
clk => curr_inverse_s.CLK
clk => curr_blk_s[0].CLK
clk => curr_blk_s[1].CLK
clk => curr_blk_s[2].CLK
clk => curr_blk_s[3].CLK
clk => inverse_shunt.CLK
clk => input_sel_shunt[0].CLK
clk => input_sel_shunt[1].CLK
clk => pwr_2_shunt.CLK
clk => blk_shunt[0].CLK
clk => blk_shunt[1].CLK
clk => blk_shunt[2].CLK
clk => blk_shunt[3].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => in_cnt[0].CLK
clk => in_cnt[1].CLK
clk => in_cnt[2].CLK
clk => unexpected_eop.CLK
clk => missing_eop.CLK
clk => missing_sop.CLK
clk => got_sop.CLK
clk => out_error_s[0].CLK
clk => out_error_s[1].CLK
clk => out_valid_s.CLK
clk => out_data[0]~reg0.CLK
clk => out_data[1]~reg0.CLK
clk => out_data[2]~reg0.CLK
clk => out_data[3]~reg0.CLK
clk => out_data[4]~reg0.CLK
clk => out_data[5]~reg0.CLK
clk => out_data[6]~reg0.CLK
clk => out_data[7]~reg0.CLK
clk => out_data[8]~reg0.CLK
clk => out_data[9]~reg0.CLK
clk => out_data[10]~reg0.CLK
clk => out_data[11]~reg0.CLK
clk => out_data[12]~reg0.CLK
clk => out_data[13]~reg0.CLK
clk => out_data[14]~reg0.CLK
clk => out_data[15]~reg0.CLK
clk => in_data_shunt[0].CLK
clk => in_data_shunt[1].CLK
clk => in_data_shunt[2].CLK
clk => in_data_shunt[3].CLK
clk => in_data_shunt[4].CLK
clk => in_data_shunt[5].CLK
clk => in_data_shunt[6].CLK
clk => in_data_shunt[7].CLK
clk => in_data_shunt[8].CLK
clk => in_data_shunt[9].CLK
clk => in_data_shunt[10].CLK
clk => in_data_shunt[11].CLK
clk => in_data_shunt[12].CLK
clk => in_data_shunt[13].CLK
clk => in_data_shunt[14].CLK
clk => in_data_shunt[15].CLK
clk => state.CLK
reset => start.PRESET
reset => curr_pwr_2_s.ACLR
reset => curr_input_sel_s[0].ACLR
reset => curr_input_sel_s[1].ACLR
reset => curr_inverse_s.ACLR
reset => curr_blk_s[0].ACLR
reset => curr_blk_s[1].ACLR
reset => curr_blk_s[2].ACLR
reset => curr_blk_s[3].ACLR
reset => inverse_shunt.ACLR
reset => input_sel_shunt[0].ACLR
reset => input_sel_shunt[1].ACLR
reset => pwr_2_shunt.ACLR
reset => blk_shunt[0].ACLR
reset => blk_shunt[1].ACLR
reset => blk_shunt[2].ACLR
reset => blk_shunt[3].ACLR
reset => cnt[0].ACLR
reset => cnt[1].ACLR
reset => cnt[2].ACLR
reset => in_cnt[0].ACLR
reset => in_cnt[1].ACLR
reset => in_cnt[2].ACLR
reset => unexpected_eop.ACLR
reset => missing_eop.ACLR
reset => missing_sop.ACLR
reset => got_sop.ACLR
reset => out_error_s[0].ACLR
reset => out_error_s[1].ACLR
reset => out_valid_s.ACLR
reset => out_data[0]~reg0.ACLR
reset => out_data[1]~reg0.ACLR
reset => out_data[2]~reg0.ACLR
reset => out_data[3]~reg0.ACLR
reset => out_data[4]~reg0.ACLR
reset => out_data[5]~reg0.ACLR
reset => out_data[6]~reg0.ACLR
reset => out_data[7]~reg0.ACLR
reset => out_data[8]~reg0.ACLR
reset => out_data[9]~reg0.ACLR
reset => out_data[10]~reg0.ACLR
reset => out_data[11]~reg0.ACLR
reset => out_data[12]~reg0.ACLR
reset => out_data[13]~reg0.ACLR
reset => out_data[14]~reg0.ACLR
reset => out_data[15]~reg0.ACLR
reset => in_data_shunt[0].ACLR
reset => in_data_shunt[1].ACLR
reset => in_data_shunt[2].ACLR
reset => in_data_shunt[3].ACLR
reset => in_data_shunt[4].ACLR
reset => in_data_shunt[5].ACLR
reset => in_data_shunt[6].ACLR
reset => in_data_shunt[7].ACLR
reset => in_data_shunt[8].ACLR
reset => in_data_shunt[9].ACLR
reset => in_data_shunt[10].ACLR
reset => in_data_shunt[11].ACLR
reset => in_data_shunt[12].ACLR
reset => in_data_shunt[13].ACLR
reset => in_data_shunt[14].ACLR
reset => in_data_shunt[15].ACLR
reset => state.ACLR
in_blk[0] => curr_blk_s.DATAB
in_blk[0] => Equal5.IN3
in_blk[0] => blk_shunt[0].DATAIN
in_blk[1] => curr_blk_s.DATAB
in_blk[1] => Equal5.IN2
in_blk[1] => curr_input_sel_s.DATAB
in_blk[1] => in_pwr_2.IN0
in_blk[1] => blk_shunt[1].DATAIN
in_blk[1] => input_sel_shunt[1].DATAIN
in_blk[2] => curr_blk_s.DATAB
in_blk[2] => stg_input_sel[0].OUTPUTSELECT
in_blk[2] => Equal5.IN1
in_blk[2] => blk_shunt[2].DATAIN
in_blk[3] => curr_blk_s.DATAB
in_blk[3] => stg_input_sel[0].DATAA
in_blk[3] => Equal5.IN0
in_blk[3] => in_pwr_2.IN1
in_blk[3] => blk_shunt[3].DATAIN
in_sop => out_valid_s.IN1
in_sop => got_sop_p.IN1
in_sop => stall_s.IN0
in_sop => missing_sop_p.IN0
in_eop => unexpected_eop_p.IN0
in_eop => missing_eop_p.IN0
in_inverse => curr_inverse_s.DATAB
in_inverse => inverse_shunt.DATAIN
sink_valid => fsm_cmb.IN1
sink_valid => entering_s5_state.IN1
sink_valid => out_data_p.IN1
sink_valid => missing_sop_p.IN1
sink_valid => missing_eop_p.IN1
sink_valid => unexpected_eop_p.IN1
sink_valid => stall_s.IN1
sink_ready <= sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
source_stall => fsm_cmb.IN1
source_stall => fsm_cmb.IN0
source_stall => entering_s5_state.IN1
source_stall => leaving_s5_state.IN1
source_stall => sink_ready_s.IN1
in_data[0] => out_data.DATAB
in_data[0] => in_data_shunt[0].DATAIN
in_data[1] => out_data.DATAB
in_data[1] => in_data_shunt[1].DATAIN
in_data[2] => out_data.DATAB
in_data[2] => in_data_shunt[2].DATAIN
in_data[3] => out_data.DATAB
in_data[3] => in_data_shunt[3].DATAIN
in_data[4] => out_data.DATAB
in_data[4] => in_data_shunt[4].DATAIN
in_data[5] => out_data.DATAB
in_data[5] => in_data_shunt[5].DATAIN
in_data[6] => out_data.DATAB
in_data[6] => in_data_shunt[6].DATAIN
in_data[7] => out_data.DATAB
in_data[7] => in_data_shunt[7].DATAIN
in_data[8] => out_data.DATAB
in_data[8] => in_data_shunt[8].DATAIN
in_data[9] => out_data.DATAB
in_data[9] => in_data_shunt[9].DATAIN
in_data[10] => out_data.DATAB
in_data[10] => in_data_shunt[10].DATAIN
in_data[11] => out_data.DATAB
in_data[11] => in_data_shunt[11].DATAIN
in_data[12] => out_data.DATAB
in_data[12] => in_data_shunt[12].DATAIN
in_data[13] => out_data.DATAB
in_data[13] => in_data_shunt[13].DATAIN
in_data[14] => out_data.DATAB
in_data[14] => in_data_shunt[14].DATAIN
in_data[15] => out_data.DATAB
in_data[15] => in_data_shunt[15].DATAIN
processing => stall_s.IN1
processing => leaving_s5_state.IN1
processing => fsm_cmb.IN1
in_error[0] => out_error_s.DATAB
in_error[1] => out_error_s.DATAB
out_error[0] <= out_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[1] <= out_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid_s.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
curr_blk[0] <= curr_blk_s[0].DB_MAX_OUTPUT_PORT_TYPE
curr_blk[1] <= curr_blk_s[1].DB_MAX_OUTPUT_PORT_TYPE
curr_blk[2] <= curr_blk_s[2].DB_MAX_OUTPUT_PORT_TYPE
curr_blk[3] <= curr_blk_s[3].DB_MAX_OUTPUT_PORT_TYPE
curr_pwr_2 <= curr_pwr_2_s.DB_MAX_OUTPUT_PORT_TYPE
curr_inverse <= curr_inverse_s.DB_MAX_OUTPUT_PORT_TYPE
curr_input_sel[0] <= curr_input_sel_s[0].DB_MAX_OUTPUT_PORT_TYPE
curr_input_sel[1] <= curr_input_sel_s[1].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst
clk => auk_dspip_r22sdf_enable_control:ena_ctrl.clk
clk => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.clk
clk => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect.clk
clk => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.clk
clk => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2.clk
reset => auk_dspip_r22sdf_enable_control:ena_ctrl.reset
reset => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.reset
reset => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect.reset
reset => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.reset
reset => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2.reset
clk_ena => auk_dspip_r22sdf_enable_control:ena_ctrl.clk_ena
enable => auk_dspip_r22sdf_enable_control:ena_ctrl.enable
in_sop => stg_in_sop[0].DATAB
in_sop => auk_dspip_r22sdf_enable_control:ena_ctrl.in_sop
in_sop => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect.stg_sop_first
in_eop => stg_in_eop[0].DATAB
in_eop => auk_dspip_r22sdf_enable_control:ena_ctrl.in_eop
in_eop => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect.stg_eop_first
in_fftpts[0] => auk_dspip_r22sdf_enable_control:ena_ctrl.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_enable_control:ena_ctrl.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_enable_control:ena_ctrl.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_enable_control:ena_ctrl.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_fftpts[3]
in_pwr_2 => auk_dspip_r22sdf_enable_control:ena_ctrl.in_pwr_2
in_pwr_2 => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_pwr_2
in_pwr_2 => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_pwr_2
in_pwr_2 => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2.pwr_2
in_valid => stg_in_valid[0].DATAB
in_valid => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect.stg_valid_first
in_inverse => stg_in_inverse[0].DATAB
in_inverse => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect.stg_inverse_first
in_inverse => stg_in_real_first[7].OUTPUTSELECT
in_inverse => stg_in_real_first[6].OUTPUTSELECT
in_inverse => stg_in_real_first[5].OUTPUTSELECT
in_inverse => stg_in_real_first[4].OUTPUTSELECT
in_inverse => stg_in_real_first[3].OUTPUTSELECT
in_inverse => stg_in_real_first[2].OUTPUTSELECT
in_inverse => stg_in_real_first[1].OUTPUTSELECT
in_inverse => stg_in_real_first[0].OUTPUTSELECT
in_inverse => stg_in_imag_first[7].OUTPUTSELECT
in_inverse => stg_in_imag_first[6].OUTPUTSELECT
in_inverse => stg_in_imag_first[5].OUTPUTSELECT
in_inverse => stg_in_imag_first[4].OUTPUTSELECT
in_inverse => stg_in_imag_first[3].OUTPUTSELECT
in_inverse => stg_in_imag_first[2].OUTPUTSELECT
in_inverse => stg_in_imag_first[1].OUTPUTSELECT
in_inverse => stg_in_imag_first[0].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][7].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][6].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][5].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][4].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][3].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][2].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][1].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][0].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][7].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][6].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][5].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][4].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][3].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][2].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][1].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][0].OUTPUTSELECT
stg_input_sel[0] => stg_in_valid[0].OUTPUTSELECT
stg_input_sel[0] => stg_in_sop[0].OUTPUTSELECT
stg_input_sel[0] => stg_in_eop[0].OUTPUTSELECT
stg_input_sel[0] => stg_in_inverse[0].OUTPUTSELECT
stg_input_sel[0] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_sel
stg_input_sel[1] => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect.stg_input_sel
stg_input_sel[1] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_sel
in_real[0] => stg_in_real_first[0].DATAB
in_real[0] => stg_in_imag_first[0].DATAA
in_real[1] => stg_in_real_first[1].DATAB
in_real[1] => stg_in_imag_first[1].DATAA
in_real[2] => stg_in_real_first[2].DATAB
in_real[2] => stg_in_imag_first[2].DATAA
in_real[3] => stg_in_real_first[3].DATAB
in_real[3] => stg_in_imag_first[3].DATAA
in_real[4] => stg_in_real_first[4].DATAB
in_real[4] => stg_in_imag_first[4].DATAA
in_real[5] => stg_in_real_first[5].DATAB
in_real[5] => stg_in_imag_first[5].DATAA
in_real[6] => stg_in_real_first[6].DATAB
in_real[6] => stg_in_imag_first[6].DATAA
in_real[7] => stg_in_real_first[7].DATAB
in_real[7] => stg_in_imag_first[7].DATAA
in_imag[0] => stg_in_real_first[0].DATAA
in_imag[0] => stg_in_imag_first[0].DATAB
in_imag[1] => stg_in_real_first[1].DATAA
in_imag[1] => stg_in_imag_first[1].DATAB
in_imag[2] => stg_in_real_first[2].DATAA
in_imag[2] => stg_in_imag_first[2].DATAB
in_imag[3] => stg_in_real_first[3].DATAA
in_imag[3] => stg_in_imag_first[3].DATAB
in_imag[4] => stg_in_real_first[4].DATAA
in_imag[4] => stg_in_imag_first[4].DATAB
in_imag[5] => stg_in_real_first[5].DATAA
in_imag[5] => stg_in_imag_first[5].DATAB
in_imag[6] => stg_in_real_first[6].DATAA
in_imag[6] => stg_in_imag_first[6].DATAB
in_imag[7] => stg_in_real_first[7].DATAA
in_imag[7] => stg_in_imag_first[7].DATAB
processing <= res.DB_MAX_OUTPUT_PORT_TYPE
out_stall => auk_dspip_r22sdf_enable_control:ena_ctrl.stall
out_real[0] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl
clk => stall_d.CLK
clk => sop.CLK
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
reset => stall_d.ACLR
reset => sop.PRESET
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
clk_ena => ~NO_FANOUT~
enable => out_enable.DATAB
enable => control_s[2].ENA
enable => control_s[1].ENA
enable => control_s[0].ENA
enable => sop.ENA
stall => stall_d.DATAIN
in_sop => ~NO_FANOUT~
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => sop.DATAIN
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_pwr_2 => control_s.OUTPUTSELECT
in_pwr_2 => control_s.OUTPUTSELECT
in_pwr_2 => control_s.OUTPUTSELECT
out_enable <= out_enable.DB_MAX_OUTPUT_PORT_TYPE
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage
clk => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.clk
clk => processing~reg0.CLK
clk => processing_cnt[0].CLK
clk => processing_cnt[1].CLK
clk => processing_cnt[2].CLK
clk => bfi_processing.CLK
clk => bfi_processing_cnt[0].CLK
clk => bfi_processing_cnt[1].CLK
clk => bfi_processing_cnt[2].CLK
clk => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.clk
clk => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.clk
clk => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.clk
reset => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.reset
reset => processing~reg0.ACLR
reset => processing_cnt[0].ACLR
reset => processing_cnt[1].ACLR
reset => processing_cnt[2].ACLR
reset => bfi_processing.ACLR
reset => bfi_processing_cnt[0].ACLR
reset => bfi_processing_cnt[1].ACLR
reset => bfi_processing_cnt[2].ACLR
reset => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.reset
reset => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.reset
reset => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.reset
enable => bfi_delay_blk_enable.IN1
enable => bfii_delay_blk_enable.IN1
enable => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.enable
enable => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.enable
enable => bfi_processing_cnt[2].ENA
enable => bfi_processing_cnt[1].ENA
enable => bfi_processing_cnt[0].ENA
enable => processing~reg0.ENA
enable => bfi_processing.ENA
enable => processing_cnt[2].ENA
enable => processing_cnt[1].ENA
enable => processing_cnt[0].ENA
in_valid => processing_bfi_cnt_p.IN0
in_valid => bfi_delay_blk_enable.IN1
in_valid => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_valid
in_pwr_2 => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.radix_2
in_pwr_2 => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.radix_2
in_sel => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_sel
in_sop => processing_bfi_cnt_p.IN1
in_sop => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_sop
in_eop => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_eop
in_inverse => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_inverse
in_fftpts[0] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[3]
in_real[0] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_real[0]
in_real[1] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_real[1]
in_real[2] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_real[2]
in_real[3] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_real[3]
in_real[4] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_real[4]
in_real[5] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_real[5]
in_real[6] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_real[6]
in_real[7] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_real[7]
in_imag[0] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_imag[0]
in_imag[1] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_imag[1]
in_imag[2] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_imag[2]
in_imag[3] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_imag[3]
in_imag[4] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_imag[4]
in_imag[5] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_imag[5]
in_imag[6] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_imag[6]
in_imag[7] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_imag[7]
realtwid[0] => ~NO_FANOUT~
realtwid[1] => ~NO_FANOUT~
realtwid[2] => ~NO_FANOUT~
realtwid[3] => ~NO_FANOUT~
realtwid[4] => ~NO_FANOUT~
realtwid[5] => ~NO_FANOUT~
realtwid[6] => ~NO_FANOUT~
realtwid[7] => ~NO_FANOUT~
imagtwid[0] => ~NO_FANOUT~
imagtwid[1] => ~NO_FANOUT~
imagtwid[2] => ~NO_FANOUT~
imagtwid[3] => ~NO_FANOUT~
imagtwid[4] => ~NO_FANOUT~
imagtwid[5] => ~NO_FANOUT~
imagtwid[6] => ~NO_FANOUT~
imagtwid[7] => ~NO_FANOUT~
twid_rd_en <= <GND>
twidaddr[0] <= <GND>
twidaddr[1] <= <GND>
twidaddr[2] <= <GND>
in_control[0] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_control[2]
processing <= processing~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[2]
out_real[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[3]
out_real[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[4]
out_real[3] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[5]
out_real[4] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[6]
out_real[5] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[7]
out_real[6] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[8]
out_real[7] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[9]
out_imag[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[2]
out_imag[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[3]
out_imag[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[4]
out_imag[3] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[5]
out_imag[4] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[6]
out_imag[5] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[7]
out_imag[6] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[8]
out_imag[7] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[9]
out_control[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[2]
out_inverse <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_inverse
out_sop <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_sop
out_eop <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_eop
out_valid <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_valid


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.clk
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_inverse~reg0.CLK
clk => out_eop_d[0].CLK
clk => out_sop_d[0].CLK
clk => out_inverse_d[0].CLK
clk => out_valid~reg0.CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_imag[0]~reg0.CLK
clk => out_imag[1]~reg0.CLK
clk => out_imag[2]~reg0.CLK
clk => out_imag[3]~reg0.CLK
clk => out_imag[4]~reg0.CLK
clk => out_imag[5]~reg0.CLK
clk => out_imag[6]~reg0.CLK
clk => out_imag[7]~reg0.CLK
clk => out_imag[8]~reg0.CLK
clk => out_real[0]~reg0.CLK
clk => out_real[1]~reg0.CLK
clk => out_real[2]~reg0.CLK
clk => out_real[3]~reg0.CLK
clk => out_real[4]~reg0.CLK
clk => out_real[5]~reg0.CLK
clk => out_real[6]~reg0.CLK
clk => out_real[7]~reg0.CLK
clk => out_real[8]~reg0.CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][8].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][0].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][1].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][2].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][3].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][4].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][5].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][6].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][7].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][8].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][0].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][1].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][2].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][3].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][4].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][5].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][6].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][7].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][8].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][0].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][1].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][2].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][3].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][4].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][5].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][6].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][7].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][8].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][0].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][1].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][2].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][3].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][4].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][5].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][6].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][7].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][8].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][0].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][1].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][2].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][3].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][4].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][5].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][6].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][7].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][8].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][0].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][1].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][2].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][3].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][4].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][5].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][6].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][7].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][8].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][0].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][1].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][2].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][3].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][4].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][5].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][6].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][7].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][8].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][0].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][1].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][2].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][3].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][4].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][5].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][6].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][7].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][8].CLK
clk => \generate_delay_less_pipeline:in_imag_d[0].CLK
clk => \generate_delay_less_pipeline:in_imag_d[1].CLK
clk => \generate_delay_less_pipeline:in_imag_d[2].CLK
clk => \generate_delay_less_pipeline:in_imag_d[3].CLK
clk => \generate_delay_less_pipeline:in_imag_d[4].CLK
clk => \generate_delay_less_pipeline:in_imag_d[5].CLK
clk => \generate_delay_less_pipeline:in_imag_d[6].CLK
clk => \generate_delay_less_pipeline:in_imag_d[7].CLK
clk => \generate_delay_less_pipeline:in_real_d[0].CLK
clk => \generate_delay_less_pipeline:in_real_d[1].CLK
clk => \generate_delay_less_pipeline:in_real_d[2].CLK
clk => \generate_delay_less_pipeline:in_real_d[3].CLK
clk => \generate_delay_less_pipeline:in_real_d[4].CLK
clk => \generate_delay_less_pipeline:in_real_d[5].CLK
clk => \generate_delay_less_pipeline:in_real_d[6].CLK
clk => \generate_delay_less_pipeline:in_real_d[7].CLK
clk => s_sel_d[0].CLK
clk => s_sel_d[1].CLK
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_bf_control:bf_control_inst.clk
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.reset
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_inverse~reg0.ACLR
reset => out_eop_d[0].ACLR
reset => out_sop_d[0].ACLR
reset => out_inverse_d[0].ACLR
reset => out_valid~reg0.ACLR
reset => out_valid_d[0].ACLR
reset => out_valid_d[1].ACLR
reset => out_imag[0]~reg0.ACLR
reset => out_imag[1]~reg0.ACLR
reset => out_imag[2]~reg0.ACLR
reset => out_imag[3]~reg0.ACLR
reset => out_imag[4]~reg0.ACLR
reset => out_imag[5]~reg0.ACLR
reset => out_imag[6]~reg0.ACLR
reset => out_imag[7]~reg0.ACLR
reset => out_imag[8]~reg0.ACLR
reset => out_real[0]~reg0.ACLR
reset => out_real[1]~reg0.ACLR
reset => out_real[2]~reg0.ACLR
reset => out_real[3]~reg0.ACLR
reset => out_real[4]~reg0.ACLR
reset => out_real[5]~reg0.ACLR
reset => out_real[6]~reg0.ACLR
reset => out_real[7]~reg0.ACLR
reset => out_real[8]~reg0.ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][0].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][1].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][2].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][3].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][4].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][5].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][6].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][7].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][8].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][0].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][1].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][2].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][3].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][4].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][5].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][6].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][7].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][8].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[2][0].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[2][1].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[2][2].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[2][3].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[2][4].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[2][5].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[2][6].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[2][7].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[2][8].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[3][0].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[3][1].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[3][2].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[3][3].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[3][4].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[3][5].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[3][6].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[3][7].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[3][8].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][0].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][1].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][2].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][3].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][4].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][5].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][6].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][7].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][8].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][0].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][1].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][2].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][3].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][4].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][5].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][6].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][7].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][8].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[2][0].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[2][1].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[2][2].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[2][3].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[2][4].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[2][5].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[2][6].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[2][7].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[2][8].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[3][0].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[3][1].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[3][2].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[3][3].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[3][4].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[3][5].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[3][6].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[3][7].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[3][8].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][0].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][1].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][2].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][3].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][4].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][5].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][6].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][7].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][8].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][0].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][1].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][2].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][3].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][4].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][5].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][6].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][7].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][8].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[2][0].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[2][1].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[2][2].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[2][3].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[2][4].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[2][5].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[2][6].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[2][7].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[2][8].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[3][0].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[3][1].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[3][2].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[3][3].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[3][4].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[3][5].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[3][6].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[3][7].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[3][8].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][0].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][1].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][2].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][3].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][4].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][5].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][6].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][7].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][8].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][0].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][1].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][2].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][3].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][4].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][5].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][6].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][7].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][8].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[2][0].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[2][1].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[2][2].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[2][3].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[2][4].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[2][5].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[2][6].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[2][7].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[2][8].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[3][0].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[3][1].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[3][2].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[3][3].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[3][4].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[3][5].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[3][6].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[3][7].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[3][8].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[0].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[1].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[2].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[3].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[4].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[5].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[6].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[7].ACLR
reset => \generate_delay_less_pipeline:in_real_d[0].ACLR
reset => \generate_delay_less_pipeline:in_real_d[1].ACLR
reset => \generate_delay_less_pipeline:in_real_d[2].ACLR
reset => \generate_delay_less_pipeline:in_real_d[3].ACLR
reset => \generate_delay_less_pipeline:in_real_d[4].ACLR
reset => \generate_delay_less_pipeline:in_real_d[5].ACLR
reset => \generate_delay_less_pipeline:in_real_d[6].ACLR
reset => \generate_delay_less_pipeline:in_real_d[7].ACLR
reset => s_sel_d[0].ACLR
reset => s_sel_d[1].ACLR
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_bf_control:bf_control_inst.reset
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_bf_control:bf_control_inst.enable
enable => s_sel_d[1].ENA
enable => s_sel_d[0].ENA
enable => \generate_delay_less_pipeline:in_real_d[7].ENA
enable => \generate_delay_less_pipeline:in_real_d[6].ENA
enable => \generate_delay_less_pipeline:in_real_d[5].ENA
enable => \generate_delay_less_pipeline:in_real_d[4].ENA
enable => \generate_delay_less_pipeline:in_real_d[3].ENA
enable => \generate_delay_less_pipeline:in_real_d[2].ENA
enable => \generate_delay_less_pipeline:in_real_d[1].ENA
enable => \generate_delay_less_pipeline:in_real_d[0].ENA
enable => \generate_delay_less_pipeline:in_imag_d[7].ENA
enable => \generate_delay_less_pipeline:in_imag_d[6].ENA
enable => \generate_delay_less_pipeline:in_imag_d[5].ENA
enable => \generate_delay_less_pipeline:in_imag_d[4].ENA
enable => \generate_delay_less_pipeline:in_imag_d[3].ENA
enable => \generate_delay_less_pipeline:in_imag_d[2].ENA
enable => \generate_delay_less_pipeline:in_imag_d[1].ENA
enable => \generate_delay_less_pipeline:in_imag_d[0].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[3][8].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[3][7].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[3][6].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[3][5].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[3][4].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[3][3].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[3][2].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[3][1].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[3][0].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[2][8].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[2][7].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[2][6].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[2][5].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[2][4].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[2][3].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[2][2].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[2][1].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[2][0].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][8].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][7].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][6].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][5].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][4].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][3].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][2].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][1].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][0].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][8].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][7].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][6].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][5].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][4].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][3].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][2].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][1].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][0].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[3][8].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[3][7].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[3][6].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[3][5].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[3][4].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[3][3].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[3][2].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[3][1].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[3][0].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[2][8].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[2][7].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[2][6].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[2][5].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[2][4].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[2][3].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[2][2].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[2][1].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[2][0].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][8].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][7].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][6].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][5].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][4].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][3].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][2].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][1].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][0].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][8].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][7].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][6].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][5].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][4].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][3].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][2].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][1].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][0].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[3][8].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[3][7].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[3][6].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[3][5].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[3][4].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[3][3].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[3][2].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[3][1].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[3][0].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[2][8].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[2][7].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[2][6].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[2][5].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[2][4].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[2][3].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[2][2].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[2][1].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[2][0].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][8].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][7].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][6].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][5].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][4].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][3].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][2].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][1].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][0].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][8].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][7].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][6].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][5].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][4].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][3].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][2].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][1].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][0].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[3][8].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[3][7].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[3][6].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[3][5].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[3][4].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[3][3].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[3][2].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[3][1].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[3][0].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[2][8].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[2][7].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[2][6].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[2][5].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[2][4].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[2][3].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[2][2].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[2][1].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[2][0].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][8].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][7].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][6].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][5].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][4].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][3].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][2].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][1].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][0].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][8].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][7].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][6].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][5].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][4].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][3].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][2].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][1].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][0].ENA
enable => out_real[8]~reg0.ENA
enable => out_real[7]~reg0.ENA
enable => out_real[6]~reg0.ENA
enable => out_real[5]~reg0.ENA
enable => out_real[4]~reg0.ENA
enable => out_real[3]~reg0.ENA
enable => out_real[2]~reg0.ENA
enable => out_real[1]~reg0.ENA
enable => out_real[0]~reg0.ENA
enable => out_imag[8]~reg0.ENA
enable => out_imag[7]~reg0.ENA
enable => out_imag[6]~reg0.ENA
enable => out_imag[5]~reg0.ENA
enable => out_imag[4]~reg0.ENA
enable => out_imag[3]~reg0.ENA
enable => out_imag[2]~reg0.ENA
enable => out_imag[1]~reg0.ENA
enable => out_imag[0]~reg0.ENA
enable => out_valid_d[1].ENA
enable => out_valid_d[0].ENA
enable => out_valid~reg0.ENA
enable => out_inverse_d[0].ENA
enable => out_eop~reg0.ENA
enable => out_sop_d[0].ENA
enable => out_eop_d[0].ENA
enable => out_inverse~reg0.ENA
enable => out_sop~reg0.ENA
in_fftpts[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[3]
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => auk_dspip_r22sdf_bf_control:bf_control_inst.in_radix_2
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_sel => ~NO_FANOUT~
in_control[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[2]
out_control[0] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[2]
in_inverse => auk_dspip_r22sdf_bf_control:bf_control_inst.in_inverse
in_sop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_sop
in_eop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_eop
in_valid => auk_dspip_r22sdf_bf_control:bf_control_inst.in_valid
in_real[0] => \generate_delay_less_pipeline:in_real_d[0].DATAIN
in_real[1] => \generate_delay_less_pipeline:in_real_d[1].DATAIN
in_real[2] => \generate_delay_less_pipeline:in_real_d[2].DATAIN
in_real[3] => \generate_delay_less_pipeline:in_real_d[3].DATAIN
in_real[4] => \generate_delay_less_pipeline:in_real_d[4].DATAIN
in_real[5] => \generate_delay_less_pipeline:in_real_d[5].DATAIN
in_real[6] => \generate_delay_less_pipeline:in_real_d[6].DATAIN
in_real[7] => \generate_delay_less_pipeline:in_real_d[7].DATAIN
in_imag[0] => \generate_delay_less_pipeline:in_imag_d[0].DATAIN
in_imag[1] => \generate_delay_less_pipeline:in_imag_d[1].DATAIN
in_imag[2] => \generate_delay_less_pipeline:in_imag_d[2].DATAIN
in_imag[3] => \generate_delay_less_pipeline:in_imag_d[3].DATAIN
in_imag[4] => \generate_delay_less_pipeline:in_imag_d[4].DATAIN
in_imag[5] => \generate_delay_less_pipeline:in_imag_d[5].DATAIN
in_imag[6] => \generate_delay_less_pipeline:in_imag_d[6].DATAIN
in_imag[7] => \generate_delay_less_pipeline:in_imag_d[7].DATAIN
del_in_real[0] => del_in_real_pl_d.DATAB
del_in_real[0] => \generate_delay_less_pipeline:del_in_real_pl_d[0][0].DATAIN
del_in_real[1] => del_in_real_pl_d.DATAB
del_in_real[1] => \generate_delay_less_pipeline:del_in_real_pl_d[0][1].DATAIN
del_in_real[2] => del_in_real_pl_d.DATAB
del_in_real[2] => \generate_delay_less_pipeline:del_in_real_pl_d[0][2].DATAIN
del_in_real[3] => del_in_real_pl_d.DATAB
del_in_real[3] => \generate_delay_less_pipeline:del_in_real_pl_d[0][3].DATAIN
del_in_real[4] => del_in_real_pl_d.DATAB
del_in_real[4] => \generate_delay_less_pipeline:del_in_real_pl_d[0][4].DATAIN
del_in_real[5] => del_in_real_pl_d.DATAB
del_in_real[5] => \generate_delay_less_pipeline:del_in_real_pl_d[0][5].DATAIN
del_in_real[6] => del_in_real_pl_d.DATAB
del_in_real[6] => \generate_delay_less_pipeline:del_in_real_pl_d[0][6].DATAIN
del_in_real[7] => del_in_real_pl_d.DATAB
del_in_real[7] => \generate_delay_less_pipeline:del_in_real_pl_d[0][7].DATAIN
del_in_real[8] => del_in_real_pl_d.DATAB
del_in_real[8] => \generate_delay_less_pipeline:del_in_real_pl_d[0][8].DATAIN
del_in_imag[0] => del_in_imag_pl_d.DATAB
del_in_imag[0] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][0].DATAIN
del_in_imag[1] => del_in_imag_pl_d.DATAB
del_in_imag[1] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][1].DATAIN
del_in_imag[2] => del_in_imag_pl_d.DATAB
del_in_imag[2] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][2].DATAIN
del_in_imag[3] => del_in_imag_pl_d.DATAB
del_in_imag[3] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][3].DATAIN
del_in_imag[4] => del_in_imag_pl_d.DATAB
del_in_imag[4] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][4].DATAIN
del_in_imag[5] => del_in_imag_pl_d.DATAB
del_in_imag[5] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][5].DATAIN
del_in_imag[6] => del_in_imag_pl_d.DATAB
del_in_imag[6] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][6].DATAIN
del_in_imag[7] => del_in_imag_pl_d.DATAB
del_in_imag[7] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][7].DATAIN
del_in_imag[8] => del_in_imag_pl_d.DATAB
del_in_imag[8] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][8].DATAIN
out_real[0] <= out_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[8] <= out_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[8] <= out_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[0] <= \generate_delay_less_pipeline:in_real_d[0].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[1] <= \generate_delay_less_pipeline:in_real_d[1].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[2] <= \generate_delay_less_pipeline:in_real_d[2].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[3] <= \generate_delay_less_pipeline:in_real_d[3].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[4] <= \generate_delay_less_pipeline:in_real_d[4].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[5] <= \generate_delay_less_pipeline:in_real_d[5].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[6] <= \generate_delay_less_pipeline:in_real_d[6].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[7] <= \generate_delay_less_pipeline:in_real_d[7].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[8] <= \generate_delay_less_pipeline:in_real_d[7].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[0] <= \generate_delay_less_pipeline:in_imag_d[0].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[1] <= \generate_delay_less_pipeline:in_imag_d[1].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[2] <= \generate_delay_less_pipeline:in_imag_d[2].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[3] <= \generate_delay_less_pipeline:in_imag_d[3].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[4] <= \generate_delay_less_pipeline:in_imag_d[4].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[5] <= \generate_delay_less_pipeline:in_imag_d[5].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[6] <= \generate_delay_less_pipeline:in_imag_d[6].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[7] <= \generate_delay_less_pipeline:in_imag_d[7].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[8] <= \generate_delay_less_pipeline:in_imag_d[7].DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_sgj:auto_generated.dataa[0]
dataa[1] => add_sub_sgj:auto_generated.dataa[1]
dataa[2] => add_sub_sgj:auto_generated.dataa[2]
dataa[3] => add_sub_sgj:auto_generated.dataa[3]
dataa[4] => add_sub_sgj:auto_generated.dataa[4]
dataa[5] => add_sub_sgj:auto_generated.dataa[5]
dataa[6] => add_sub_sgj:auto_generated.dataa[6]
dataa[7] => add_sub_sgj:auto_generated.dataa[7]
dataa[8] => add_sub_sgj:auto_generated.dataa[8]
datab[0] => add_sub_sgj:auto_generated.datab[0]
datab[1] => add_sub_sgj:auto_generated.datab[1]
datab[2] => add_sub_sgj:auto_generated.datab[2]
datab[3] => add_sub_sgj:auto_generated.datab[3]
datab[4] => add_sub_sgj:auto_generated.datab[4]
datab[5] => add_sub_sgj:auto_generated.datab[5]
datab[6] => add_sub_sgj:auto_generated.datab[6]
datab[7] => add_sub_sgj:auto_generated.datab[7]
datab[8] => add_sub_sgj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => add_sub_sgj:auto_generated.add_sub
clock => add_sub_sgj:auto_generated.clock
aclr => add_sub_sgj:auto_generated.aclr
clken => add_sub_sgj:auto_generated.clken
result[0] <= add_sub_sgj:auto_generated.result[0]
result[1] <= add_sub_sgj:auto_generated.result[1]
result[2] <= add_sub_sgj:auto_generated.result[2]
result[3] <= add_sub_sgj:auto_generated.result[3]
result[4] <= add_sub_sgj:auto_generated.result[4]
result[5] <= add_sub_sgj:auto_generated.result[5]
result[6] <= add_sub_sgj:auto_generated.result[6]
result[7] <= add_sub_sgj:auto_generated.result[7]
result[8] <= add_sub_sgj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_sgj:auto_generated
aclr => pipeline_dffe[8].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_sgj:auto_generated.dataa[0]
dataa[1] => add_sub_sgj:auto_generated.dataa[1]
dataa[2] => add_sub_sgj:auto_generated.dataa[2]
dataa[3] => add_sub_sgj:auto_generated.dataa[3]
dataa[4] => add_sub_sgj:auto_generated.dataa[4]
dataa[5] => add_sub_sgj:auto_generated.dataa[5]
dataa[6] => add_sub_sgj:auto_generated.dataa[6]
dataa[7] => add_sub_sgj:auto_generated.dataa[7]
dataa[8] => add_sub_sgj:auto_generated.dataa[8]
datab[0] => add_sub_sgj:auto_generated.datab[0]
datab[1] => add_sub_sgj:auto_generated.datab[1]
datab[2] => add_sub_sgj:auto_generated.datab[2]
datab[3] => add_sub_sgj:auto_generated.datab[3]
datab[4] => add_sub_sgj:auto_generated.datab[4]
datab[5] => add_sub_sgj:auto_generated.datab[5]
datab[6] => add_sub_sgj:auto_generated.datab[6]
datab[7] => add_sub_sgj:auto_generated.datab[7]
datab[8] => add_sub_sgj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => add_sub_sgj:auto_generated.add_sub
clock => add_sub_sgj:auto_generated.clock
aclr => add_sub_sgj:auto_generated.aclr
clken => add_sub_sgj:auto_generated.clken
result[0] <= add_sub_sgj:auto_generated.result[0]
result[1] <= add_sub_sgj:auto_generated.result[1]
result[2] <= add_sub_sgj:auto_generated.result[2]
result[3] <= add_sub_sgj:auto_generated.result[3]
result[4] <= add_sub_sgj:auto_generated.result[4]
result[5] <= add_sub_sgj:auto_generated.result[5]
result[6] <= add_sub_sgj:auto_generated.result[6]
result[7] <= add_sub_sgj:auto_generated.result[7]
result[8] <= add_sub_sgj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_sgj:auto_generated
aclr => pipeline_dffe[8].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_sgj:auto_generated.dataa[0]
dataa[1] => add_sub_sgj:auto_generated.dataa[1]
dataa[2] => add_sub_sgj:auto_generated.dataa[2]
dataa[3] => add_sub_sgj:auto_generated.dataa[3]
dataa[4] => add_sub_sgj:auto_generated.dataa[4]
dataa[5] => add_sub_sgj:auto_generated.dataa[5]
dataa[6] => add_sub_sgj:auto_generated.dataa[6]
dataa[7] => add_sub_sgj:auto_generated.dataa[7]
dataa[8] => add_sub_sgj:auto_generated.dataa[8]
datab[0] => add_sub_sgj:auto_generated.datab[0]
datab[1] => add_sub_sgj:auto_generated.datab[1]
datab[2] => add_sub_sgj:auto_generated.datab[2]
datab[3] => add_sub_sgj:auto_generated.datab[3]
datab[4] => add_sub_sgj:auto_generated.datab[4]
datab[5] => add_sub_sgj:auto_generated.datab[5]
datab[6] => add_sub_sgj:auto_generated.datab[6]
datab[7] => add_sub_sgj:auto_generated.datab[7]
datab[8] => add_sub_sgj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => add_sub_sgj:auto_generated.add_sub
clock => add_sub_sgj:auto_generated.clock
aclr => add_sub_sgj:auto_generated.aclr
clken => add_sub_sgj:auto_generated.clken
result[0] <= add_sub_sgj:auto_generated.result[0]
result[1] <= add_sub_sgj:auto_generated.result[1]
result[2] <= add_sub_sgj:auto_generated.result[2]
result[3] <= add_sub_sgj:auto_generated.result[3]
result[4] <= add_sub_sgj:auto_generated.result[4]
result[5] <= add_sub_sgj:auto_generated.result[5]
result[6] <= add_sub_sgj:auto_generated.result[6]
result[7] <= add_sub_sgj:auto_generated.result[7]
result[8] <= add_sub_sgj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_sgj:auto_generated
aclr => pipeline_dffe[8].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_sgj:auto_generated.dataa[0]
dataa[1] => add_sub_sgj:auto_generated.dataa[1]
dataa[2] => add_sub_sgj:auto_generated.dataa[2]
dataa[3] => add_sub_sgj:auto_generated.dataa[3]
dataa[4] => add_sub_sgj:auto_generated.dataa[4]
dataa[5] => add_sub_sgj:auto_generated.dataa[5]
dataa[6] => add_sub_sgj:auto_generated.dataa[6]
dataa[7] => add_sub_sgj:auto_generated.dataa[7]
dataa[8] => add_sub_sgj:auto_generated.dataa[8]
datab[0] => add_sub_sgj:auto_generated.datab[0]
datab[1] => add_sub_sgj:auto_generated.datab[1]
datab[2] => add_sub_sgj:auto_generated.datab[2]
datab[3] => add_sub_sgj:auto_generated.datab[3]
datab[4] => add_sub_sgj:auto_generated.datab[4]
datab[5] => add_sub_sgj:auto_generated.datab[5]
datab[6] => add_sub_sgj:auto_generated.datab[6]
datab[7] => add_sub_sgj:auto_generated.datab[7]
datab[8] => add_sub_sgj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => add_sub_sgj:auto_generated.add_sub
clock => add_sub_sgj:auto_generated.clock
aclr => add_sub_sgj:auto_generated.aclr
clken => add_sub_sgj:auto_generated.clken
result[0] <= add_sub_sgj:auto_generated.result[0]
result[1] <= add_sub_sgj:auto_generated.result[1]
result[2] <= add_sub_sgj:auto_generated.result[2]
result[3] <= add_sub_sgj:auto_generated.result[3]
result[4] <= add_sub_sgj:auto_generated.result[4]
result[5] <= add_sub_sgj:auto_generated.result[5]
result[6] <= add_sub_sgj:auto_generated.result[6]
result[7] <= add_sub_sgj:auto_generated.result[7]
result[8] <= add_sub_sgj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_sgj:auto_generated
aclr => pipeline_dffe[8].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse~reg0.CLK
clk => shift.CLK
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => in_cnt[0].CLK
clk => in_cnt[1].CLK
clk => in_cnt[2].CLK
clk => in_cnt[3].CLK
clk => fftpts_less_one[0].CLK
clk => fftpts_less_one[1].CLK
clk => fftpts_less_one[2].CLK
clk => fftpts_less_one[3].CLK
clk => out_control[0]~reg0.CLK
clk => out_control[1]~reg0.CLK
clk => out_control[2]~reg0.CLK
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => out_inverse~reg0.ACLR
reset => shift.ACLR
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_cnt[0].ACLR
reset => out_cnt[1].ACLR
reset => out_cnt[2].ACLR
reset => out_cnt[3].ACLR
reset => in_cnt[0].ACLR
reset => in_cnt[1].ACLR
reset => in_cnt[2].ACLR
reset => in_cnt[3].ACLR
reset => fftpts_less_one[0].ACLR
reset => fftpts_less_one[1].ACLR
reset => fftpts_less_one[2].ACLR
reset => fftpts_less_one[3].ACLR
reset => out_control[0]~reg0.ACLR
reset => out_control[1]~reg0.ACLR
reset => out_control[2]~reg0.ACLR
enable => in_cnt_p.IN0
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => out_control[2]~reg0.ENA
enable => out_control[1]~reg0.ENA
enable => out_control[0]~reg0.ENA
enable => fftpts_less_one[3].ENA
enable => fftpts_less_one[2].ENA
enable => fftpts_less_one[1].ENA
enable => fftpts_less_one[0].ENA
enable => out_inverse~reg0.ENA
enable => out_cnt[3].ENA
enable => out_cnt[2].ENA
enable => out_cnt[1].ENA
enable => out_cnt[0].ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
enable => shift.ENA
in_fftpts[0] => Add2.IN8
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => Add2.IN7
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => Add2.IN6
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => Add2.IN5
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => Add0.IN2
in_radix_2 => Add1.IN2
in_radix_2 => Equal1.IN2
in_radix_2 => LessThan0.IN5
in_radix_2 => Add1.IN6
in_radix_2 => Equal1.IN7
in_radix_2 => LessThan0.IN6
s_s => out_valid.IN1
in_valid => in_cnt_p.IN1
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_control[0] => Add1.IN5
in_control[0] => out_control.DATAB
in_control[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[0]
in_control[1] => Add0.IN4
in_control[1] => Add1.IN4
in_control[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[1]
in_control[2] => Add0.IN3
in_control[2] => Add1.IN3
in_control[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[2]
in_inverse => out_inverse.DATAB
curr_control[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
curr_control[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
curr_control[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
out_control[0] <= out_control[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN6
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN4
in_control[1] => Add1.IN5
in_control[2] => Add0.IN3
in_control[2] => Add1.IN4
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
enable => ~NO_FANOUT~
radix_2 => ~NO_FANOUT~
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.clk
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_inverse~reg0.CLK
clk => out_eop_d[0].CLK
clk => out_sop_d[0].CLK
clk => out_inverse_d[0].CLK
clk => out_valid~reg0.CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_imag[0]~reg0.CLK
clk => out_imag[1]~reg0.CLK
clk => out_imag[2]~reg0.CLK
clk => out_imag[3]~reg0.CLK
clk => out_imag[4]~reg0.CLK
clk => out_imag[5]~reg0.CLK
clk => out_imag[6]~reg0.CLK
clk => out_imag[7]~reg0.CLK
clk => out_imag[8]~reg0.CLK
clk => out_imag[9]~reg0.CLK
clk => out_real[0]~reg0.CLK
clk => out_real[1]~reg0.CLK
clk => out_real[2]~reg0.CLK
clk => out_real[3]~reg0.CLK
clk => out_real[4]~reg0.CLK
clk => out_real[5]~reg0.CLK
clk => out_real[6]~reg0.CLK
clk => out_real[7]~reg0.CLK
clk => out_real[8]~reg0.CLK
clk => out_real[9]~reg0.CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][9].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][0].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][1].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][2].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][3].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][4].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][5].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][6].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][7].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][8].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][9].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][0].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][1].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][2].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][3].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][4].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][5].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][6].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][7].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][8].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][9].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][0].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][1].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][2].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][3].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][4].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][5].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][6].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][7].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][8].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][9].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][0].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][1].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][2].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][3].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][4].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][5].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][6].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][7].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][8].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][9].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[0].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[1].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[2].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[3].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[4].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[5].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[6].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[7].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[8].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[0].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[1].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[2].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[3].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[4].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[5].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[6].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[7].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[8].CLK
clk => cmm_control_d.CLK
clk => t_sel_d.CLK
clk => s_sel_d[0].CLK
clk => s_sel_d[1].CLK
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_bf_control:bf_control_inst.clk
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.reset
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_inverse~reg0.ACLR
reset => out_eop_d[0].ACLR
reset => out_sop_d[0].ACLR
reset => out_inverse_d[0].ACLR
reset => out_valid~reg0.ACLR
reset => out_valid_d[0].ACLR
reset => out_valid_d[1].ACLR
reset => out_imag[0]~reg0.ACLR
reset => out_imag[1]~reg0.ACLR
reset => out_imag[2]~reg0.ACLR
reset => out_imag[3]~reg0.ACLR
reset => out_imag[4]~reg0.ACLR
reset => out_imag[5]~reg0.ACLR
reset => out_imag[6]~reg0.ACLR
reset => out_imag[7]~reg0.ACLR
reset => out_imag[8]~reg0.ACLR
reset => out_imag[9]~reg0.ACLR
reset => out_real[0]~reg0.ACLR
reset => out_real[1]~reg0.ACLR
reset => out_real[2]~reg0.ACLR
reset => out_real[3]~reg0.ACLR
reset => out_real[4]~reg0.ACLR
reset => out_real[5]~reg0.ACLR
reset => out_real[6]~reg0.ACLR
reset => out_real[7]~reg0.ACLR
reset => out_real[8]~reg0.ACLR
reset => out_real[9]~reg0.ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][0].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][1].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][2].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][3].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][4].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][5].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][6].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][7].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][8].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][9].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][0].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][1].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][2].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][3].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][4].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][5].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][6].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][7].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][8].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[1][9].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][0].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][1].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][2].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][3].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][4].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][5].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][6].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][7].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][8].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][9].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][0].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][1].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][2].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][3].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][4].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][5].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][6].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][7].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][8].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[1][9].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][0].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][1].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][2].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][3].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][4].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][5].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][6].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][7].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][8].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][9].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][0].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][1].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][2].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][3].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][4].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][5].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][6].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][7].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][8].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[1][9].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][0].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][1].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][2].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][3].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][4].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][5].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][6].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][7].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][8].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][9].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][0].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][1].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][2].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][3].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][4].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][5].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][6].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][7].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][8].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[1][9].ACLR
reset => \generate_delay_less_pipeline:in_imag_cmm_d[0].ACLR
reset => \generate_delay_less_pipeline:in_imag_cmm_d[1].ACLR
reset => \generate_delay_less_pipeline:in_imag_cmm_d[2].ACLR
reset => \generate_delay_less_pipeline:in_imag_cmm_d[3].ACLR
reset => \generate_delay_less_pipeline:in_imag_cmm_d[4].ACLR
reset => \generate_delay_less_pipeline:in_imag_cmm_d[5].ACLR
reset => \generate_delay_less_pipeline:in_imag_cmm_d[6].ACLR
reset => \generate_delay_less_pipeline:in_imag_cmm_d[7].ACLR
reset => \generate_delay_less_pipeline:in_imag_cmm_d[8].ACLR
reset => \generate_delay_less_pipeline:in_real_cmm_d[0].ACLR
reset => \generate_delay_less_pipeline:in_real_cmm_d[1].ACLR
reset => \generate_delay_less_pipeline:in_real_cmm_d[2].ACLR
reset => \generate_delay_less_pipeline:in_real_cmm_d[3].ACLR
reset => \generate_delay_less_pipeline:in_real_cmm_d[4].ACLR
reset => \generate_delay_less_pipeline:in_real_cmm_d[5].ACLR
reset => \generate_delay_less_pipeline:in_real_cmm_d[6].ACLR
reset => \generate_delay_less_pipeline:in_real_cmm_d[7].ACLR
reset => \generate_delay_less_pipeline:in_real_cmm_d[8].ACLR
reset => cmm_control_d.ACLR
reset => t_sel_d.ACLR
reset => s_sel_d[0].ACLR
reset => s_sel_d[1].ACLR
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_bf_control:bf_control_inst.reset
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_bf_control:bf_control_inst.enable
enable => s_sel_d[1].ENA
enable => s_sel_d[0].ENA
enable => t_sel_d.ENA
enable => cmm_control_d.ENA
enable => \generate_delay_less_pipeline:in_real_cmm_d[8].ENA
enable => \generate_delay_less_pipeline:in_real_cmm_d[7].ENA
enable => \generate_delay_less_pipeline:in_real_cmm_d[6].ENA
enable => \generate_delay_less_pipeline:in_real_cmm_d[5].ENA
enable => \generate_delay_less_pipeline:in_real_cmm_d[4].ENA
enable => \generate_delay_less_pipeline:in_real_cmm_d[3].ENA
enable => \generate_delay_less_pipeline:in_real_cmm_d[2].ENA
enable => \generate_delay_less_pipeline:in_real_cmm_d[1].ENA
enable => \generate_delay_less_pipeline:in_real_cmm_d[0].ENA
enable => \generate_delay_less_pipeline:in_imag_cmm_d[8].ENA
enable => \generate_delay_less_pipeline:in_imag_cmm_d[7].ENA
enable => \generate_delay_less_pipeline:in_imag_cmm_d[6].ENA
enable => \generate_delay_less_pipeline:in_imag_cmm_d[5].ENA
enable => \generate_delay_less_pipeline:in_imag_cmm_d[4].ENA
enable => \generate_delay_less_pipeline:in_imag_cmm_d[3].ENA
enable => \generate_delay_less_pipeline:in_imag_cmm_d[2].ENA
enable => \generate_delay_less_pipeline:in_imag_cmm_d[1].ENA
enable => \generate_delay_less_pipeline:in_imag_cmm_d[0].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][9].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][8].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][7].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][6].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][5].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][4].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][3].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][2].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][1].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[1][0].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][9].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][8].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][7].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][6].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][5].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][4].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][3].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][2].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][1].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][0].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][9].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][8].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][7].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][6].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][5].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][4].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][3].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][2].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][1].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[1][0].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][9].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][8].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][7].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][6].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][5].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][4].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][3].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][2].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][1].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][0].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][9].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][8].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][7].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][6].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][5].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][4].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][3].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][2].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][1].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[1][0].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][9].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][8].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][7].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][6].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][5].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][4].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][3].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][2].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][1].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][0].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][9].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][8].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][7].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][6].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][5].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][4].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][3].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][2].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][1].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[1][0].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][9].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][8].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][7].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][6].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][5].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][4].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][3].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][2].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][1].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][0].ENA
enable => out_real[9]~reg0.ENA
enable => out_real[8]~reg0.ENA
enable => out_real[7]~reg0.ENA
enable => out_real[6]~reg0.ENA
enable => out_real[5]~reg0.ENA
enable => out_real[4]~reg0.ENA
enable => out_real[3]~reg0.ENA
enable => out_real[2]~reg0.ENA
enable => out_real[1]~reg0.ENA
enable => out_real[0]~reg0.ENA
enable => out_imag[9]~reg0.ENA
enable => out_imag[8]~reg0.ENA
enable => out_imag[7]~reg0.ENA
enable => out_imag[6]~reg0.ENA
enable => out_imag[5]~reg0.ENA
enable => out_imag[4]~reg0.ENA
enable => out_imag[3]~reg0.ENA
enable => out_imag[2]~reg0.ENA
enable => out_imag[1]~reg0.ENA
enable => out_imag[0]~reg0.ENA
enable => out_valid_d[1].ENA
enable => out_valid_d[0].ENA
enable => out_valid~reg0.ENA
enable => out_eop~reg0.ENA
enable => out_inverse_d[0].ENA
enable => out_sop_d[0].ENA
enable => out_eop_d[0].ENA
enable => out_inverse~reg0.ENA
enable => out_sop~reg0.ENA
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => auk_dspip_r22sdf_bf_control:bf_control_inst.in_radix_2
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_sel => ~NO_FANOUT~
in_fftpts[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[3]
in_control[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[2]
out_control[0] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[2]
in_inverse => auk_dspip_r22sdf_bf_control:bf_control_inst.in_inverse
in_sop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_sop
in_eop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_eop
in_valid => auk_dspip_r22sdf_bf_control:bf_control_inst.in_valid
in_real[0] => in_real_cmm[0].DATAB
in_real[0] => in_imag_cmm[0].DATAA
in_real[1] => in_real_cmm[1].DATAB
in_real[1] => in_imag_cmm[1].DATAA
in_real[2] => in_real_cmm[2].DATAB
in_real[2] => in_imag_cmm[2].DATAA
in_real[3] => in_real_cmm[3].DATAB
in_real[3] => in_imag_cmm[3].DATAA
in_real[4] => in_real_cmm[4].DATAB
in_real[4] => in_imag_cmm[4].DATAA
in_real[5] => in_real_cmm[5].DATAB
in_real[5] => in_imag_cmm[5].DATAA
in_real[6] => in_real_cmm[6].DATAB
in_real[6] => in_imag_cmm[6].DATAA
in_real[7] => in_real_cmm[7].DATAB
in_real[7] => in_imag_cmm[7].DATAA
in_real[8] => in_real_cmm[8].DATAB
in_real[8] => in_imag_cmm[8].DATAA
in_imag[0] => in_real_cmm[0].DATAA
in_imag[0] => in_imag_cmm[0].DATAB
in_imag[1] => in_real_cmm[1].DATAA
in_imag[1] => in_imag_cmm[1].DATAB
in_imag[2] => in_real_cmm[2].DATAA
in_imag[2] => in_imag_cmm[2].DATAB
in_imag[3] => in_real_cmm[3].DATAA
in_imag[3] => in_imag_cmm[3].DATAB
in_imag[4] => in_real_cmm[4].DATAA
in_imag[4] => in_imag_cmm[4].DATAB
in_imag[5] => in_real_cmm[5].DATAA
in_imag[5] => in_imag_cmm[5].DATAB
in_imag[6] => in_real_cmm[6].DATAA
in_imag[6] => in_imag_cmm[6].DATAB
in_imag[7] => in_real_cmm[7].DATAA
in_imag[7] => in_imag_cmm[7].DATAB
in_imag[8] => in_real_cmm[8].DATAA
in_imag[8] => in_imag_cmm[8].DATAB
del_in_real[0] => del_in_real_pl_d.DATAB
del_in_real[0] => \generate_delay_less_pipeline:del_in_real_pl_d[0][0].DATAIN
del_in_real[1] => del_in_real_pl_d.DATAB
del_in_real[1] => \generate_delay_less_pipeline:del_in_real_pl_d[0][1].DATAIN
del_in_real[2] => del_in_real_pl_d.DATAB
del_in_real[2] => \generate_delay_less_pipeline:del_in_real_pl_d[0][2].DATAIN
del_in_real[3] => del_in_real_pl_d.DATAB
del_in_real[3] => \generate_delay_less_pipeline:del_in_real_pl_d[0][3].DATAIN
del_in_real[4] => del_in_real_pl_d.DATAB
del_in_real[4] => \generate_delay_less_pipeline:del_in_real_pl_d[0][4].DATAIN
del_in_real[5] => del_in_real_pl_d.DATAB
del_in_real[5] => \generate_delay_less_pipeline:del_in_real_pl_d[0][5].DATAIN
del_in_real[6] => del_in_real_pl_d.DATAB
del_in_real[6] => \generate_delay_less_pipeline:del_in_real_pl_d[0][6].DATAIN
del_in_real[7] => del_in_real_pl_d.DATAB
del_in_real[7] => \generate_delay_less_pipeline:del_in_real_pl_d[0][7].DATAIN
del_in_real[8] => del_in_real_pl_d.DATAB
del_in_real[8] => \generate_delay_less_pipeline:del_in_real_pl_d[0][8].DATAIN
del_in_real[9] => del_in_real_pl_d.DATAB
del_in_real[9] => \generate_delay_less_pipeline:del_in_real_pl_d[0][9].DATAIN
del_in_imag[0] => del_in_imag_pl_d.DATAB
del_in_imag[0] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][0].DATAIN
del_in_imag[1] => del_in_imag_pl_d.DATAB
del_in_imag[1] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][1].DATAIN
del_in_imag[2] => del_in_imag_pl_d.DATAB
del_in_imag[2] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][2].DATAIN
del_in_imag[3] => del_in_imag_pl_d.DATAB
del_in_imag[3] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][3].DATAIN
del_in_imag[4] => del_in_imag_pl_d.DATAB
del_in_imag[4] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][4].DATAIN
del_in_imag[5] => del_in_imag_pl_d.DATAB
del_in_imag[5] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][5].DATAIN
del_in_imag[6] => del_in_imag_pl_d.DATAB
del_in_imag[6] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][6].DATAIN
del_in_imag[7] => del_in_imag_pl_d.DATAB
del_in_imag[7] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][7].DATAIN
del_in_imag[8] => del_in_imag_pl_d.DATAB
del_in_imag[8] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][8].DATAIN
del_in_imag[9] => del_in_imag_pl_d.DATAB
del_in_imag[9] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][9].DATAIN
out_real[0] <= out_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[8] <= out_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[9] <= out_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[8] <= out_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[9] <= out_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[0] <= \generate_delay_less_pipeline:in_real_cmm_d[0].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[1] <= \generate_delay_less_pipeline:in_real_cmm_d[1].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[2] <= \generate_delay_less_pipeline:in_real_cmm_d[2].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[3] <= \generate_delay_less_pipeline:in_real_cmm_d[3].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[4] <= \generate_delay_less_pipeline:in_real_cmm_d[4].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[5] <= \generate_delay_less_pipeline:in_real_cmm_d[5].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[6] <= \generate_delay_less_pipeline:in_real_cmm_d[6].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[7] <= \generate_delay_less_pipeline:in_real_cmm_d[7].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[8] <= \generate_delay_less_pipeline:in_real_cmm_d[8].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[9] <= \generate_delay_less_pipeline:in_real_cmm_d[8].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[0] <= \generate_delay_less_pipeline:in_imag_cmm_d[0].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[1] <= \generate_delay_less_pipeline:in_imag_cmm_d[1].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[2] <= \generate_delay_less_pipeline:in_imag_cmm_d[2].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[3] <= \generate_delay_less_pipeline:in_imag_cmm_d[3].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[4] <= \generate_delay_less_pipeline:in_imag_cmm_d[4].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[5] <= \generate_delay_less_pipeline:in_imag_cmm_d[5].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[6] <= \generate_delay_less_pipeline:in_imag_cmm_d[6].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[7] <= \generate_delay_less_pipeline:in_imag_cmm_d[7].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[8] <= \generate_delay_less_pipeline:in_imag_cmm_d[8].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[9] <= \generate_delay_less_pipeline:in_imag_cmm_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_4ij:auto_generated.dataa[0]
dataa[1] => add_sub_4ij:auto_generated.dataa[1]
dataa[2] => add_sub_4ij:auto_generated.dataa[2]
dataa[3] => add_sub_4ij:auto_generated.dataa[3]
dataa[4] => add_sub_4ij:auto_generated.dataa[4]
dataa[5] => add_sub_4ij:auto_generated.dataa[5]
dataa[6] => add_sub_4ij:auto_generated.dataa[6]
dataa[7] => add_sub_4ij:auto_generated.dataa[7]
dataa[8] => add_sub_4ij:auto_generated.dataa[8]
dataa[9] => add_sub_4ij:auto_generated.dataa[9]
datab[0] => add_sub_4ij:auto_generated.datab[0]
datab[1] => add_sub_4ij:auto_generated.datab[1]
datab[2] => add_sub_4ij:auto_generated.datab[2]
datab[3] => add_sub_4ij:auto_generated.datab[3]
datab[4] => add_sub_4ij:auto_generated.datab[4]
datab[5] => add_sub_4ij:auto_generated.datab[5]
datab[6] => add_sub_4ij:auto_generated.datab[6]
datab[7] => add_sub_4ij:auto_generated.datab[7]
datab[8] => add_sub_4ij:auto_generated.datab[8]
datab[9] => add_sub_4ij:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_4ij:auto_generated.add_sub
clock => add_sub_4ij:auto_generated.clock
aclr => add_sub_4ij:auto_generated.aclr
clken => add_sub_4ij:auto_generated.clken
result[0] <= add_sub_4ij:auto_generated.result[0]
result[1] <= add_sub_4ij:auto_generated.result[1]
result[2] <= add_sub_4ij:auto_generated.result[2]
result[3] <= add_sub_4ij:auto_generated.result[3]
result[4] <= add_sub_4ij:auto_generated.result[4]
result[5] <= add_sub_4ij:auto_generated.result[5]
result[6] <= add_sub_4ij:auto_generated.result[6]
result[7] <= add_sub_4ij:auto_generated.result[7]
result[8] <= add_sub_4ij:auto_generated.result[8]
result[9] <= add_sub_4ij:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_4ij:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_4ij:auto_generated.dataa[0]
dataa[1] => add_sub_4ij:auto_generated.dataa[1]
dataa[2] => add_sub_4ij:auto_generated.dataa[2]
dataa[3] => add_sub_4ij:auto_generated.dataa[3]
dataa[4] => add_sub_4ij:auto_generated.dataa[4]
dataa[5] => add_sub_4ij:auto_generated.dataa[5]
dataa[6] => add_sub_4ij:auto_generated.dataa[6]
dataa[7] => add_sub_4ij:auto_generated.dataa[7]
dataa[8] => add_sub_4ij:auto_generated.dataa[8]
dataa[9] => add_sub_4ij:auto_generated.dataa[9]
datab[0] => add_sub_4ij:auto_generated.datab[0]
datab[1] => add_sub_4ij:auto_generated.datab[1]
datab[2] => add_sub_4ij:auto_generated.datab[2]
datab[3] => add_sub_4ij:auto_generated.datab[3]
datab[4] => add_sub_4ij:auto_generated.datab[4]
datab[5] => add_sub_4ij:auto_generated.datab[5]
datab[6] => add_sub_4ij:auto_generated.datab[6]
datab[7] => add_sub_4ij:auto_generated.datab[7]
datab[8] => add_sub_4ij:auto_generated.datab[8]
datab[9] => add_sub_4ij:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_4ij:auto_generated.add_sub
clock => add_sub_4ij:auto_generated.clock
aclr => add_sub_4ij:auto_generated.aclr
clken => add_sub_4ij:auto_generated.clken
result[0] <= add_sub_4ij:auto_generated.result[0]
result[1] <= add_sub_4ij:auto_generated.result[1]
result[2] <= add_sub_4ij:auto_generated.result[2]
result[3] <= add_sub_4ij:auto_generated.result[3]
result[4] <= add_sub_4ij:auto_generated.result[4]
result[5] <= add_sub_4ij:auto_generated.result[5]
result[6] <= add_sub_4ij:auto_generated.result[6]
result[7] <= add_sub_4ij:auto_generated.result[7]
result[8] <= add_sub_4ij:auto_generated.result[8]
result[9] <= add_sub_4ij:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_4ij:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_4ij:auto_generated.dataa[0]
dataa[1] => add_sub_4ij:auto_generated.dataa[1]
dataa[2] => add_sub_4ij:auto_generated.dataa[2]
dataa[3] => add_sub_4ij:auto_generated.dataa[3]
dataa[4] => add_sub_4ij:auto_generated.dataa[4]
dataa[5] => add_sub_4ij:auto_generated.dataa[5]
dataa[6] => add_sub_4ij:auto_generated.dataa[6]
dataa[7] => add_sub_4ij:auto_generated.dataa[7]
dataa[8] => add_sub_4ij:auto_generated.dataa[8]
dataa[9] => add_sub_4ij:auto_generated.dataa[9]
datab[0] => add_sub_4ij:auto_generated.datab[0]
datab[1] => add_sub_4ij:auto_generated.datab[1]
datab[2] => add_sub_4ij:auto_generated.datab[2]
datab[3] => add_sub_4ij:auto_generated.datab[3]
datab[4] => add_sub_4ij:auto_generated.datab[4]
datab[5] => add_sub_4ij:auto_generated.datab[5]
datab[6] => add_sub_4ij:auto_generated.datab[6]
datab[7] => add_sub_4ij:auto_generated.datab[7]
datab[8] => add_sub_4ij:auto_generated.datab[8]
datab[9] => add_sub_4ij:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_4ij:auto_generated.add_sub
clock => add_sub_4ij:auto_generated.clock
aclr => add_sub_4ij:auto_generated.aclr
clken => add_sub_4ij:auto_generated.clken
result[0] <= add_sub_4ij:auto_generated.result[0]
result[1] <= add_sub_4ij:auto_generated.result[1]
result[2] <= add_sub_4ij:auto_generated.result[2]
result[3] <= add_sub_4ij:auto_generated.result[3]
result[4] <= add_sub_4ij:auto_generated.result[4]
result[5] <= add_sub_4ij:auto_generated.result[5]
result[6] <= add_sub_4ij:auto_generated.result[6]
result[7] <= add_sub_4ij:auto_generated.result[7]
result[8] <= add_sub_4ij:auto_generated.result[8]
result[9] <= add_sub_4ij:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_4ij:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_4ij:auto_generated.dataa[0]
dataa[1] => add_sub_4ij:auto_generated.dataa[1]
dataa[2] => add_sub_4ij:auto_generated.dataa[2]
dataa[3] => add_sub_4ij:auto_generated.dataa[3]
dataa[4] => add_sub_4ij:auto_generated.dataa[4]
dataa[5] => add_sub_4ij:auto_generated.dataa[5]
dataa[6] => add_sub_4ij:auto_generated.dataa[6]
dataa[7] => add_sub_4ij:auto_generated.dataa[7]
dataa[8] => add_sub_4ij:auto_generated.dataa[8]
dataa[9] => add_sub_4ij:auto_generated.dataa[9]
datab[0] => add_sub_4ij:auto_generated.datab[0]
datab[1] => add_sub_4ij:auto_generated.datab[1]
datab[2] => add_sub_4ij:auto_generated.datab[2]
datab[3] => add_sub_4ij:auto_generated.datab[3]
datab[4] => add_sub_4ij:auto_generated.datab[4]
datab[5] => add_sub_4ij:auto_generated.datab[5]
datab[6] => add_sub_4ij:auto_generated.datab[6]
datab[7] => add_sub_4ij:auto_generated.datab[7]
datab[8] => add_sub_4ij:auto_generated.datab[8]
datab[9] => add_sub_4ij:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_4ij:auto_generated.add_sub
clock => add_sub_4ij:auto_generated.clock
aclr => add_sub_4ij:auto_generated.aclr
clken => add_sub_4ij:auto_generated.clken
result[0] <= add_sub_4ij:auto_generated.result[0]
result[1] <= add_sub_4ij:auto_generated.result[1]
result[2] <= add_sub_4ij:auto_generated.result[2]
result[3] <= add_sub_4ij:auto_generated.result[3]
result[4] <= add_sub_4ij:auto_generated.result[4]
result[5] <= add_sub_4ij:auto_generated.result[5]
result[6] <= add_sub_4ij:auto_generated.result[6]
result[7] <= add_sub_4ij:auto_generated.result[7]
result[8] <= add_sub_4ij:auto_generated.result[8]
result[9] <= add_sub_4ij:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_4ij:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse~reg0.CLK
clk => shift.CLK
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => in_cnt[0].CLK
clk => in_cnt[1].CLK
clk => in_cnt[2].CLK
clk => in_cnt[3].CLK
clk => fftpts_less_one[0].CLK
clk => fftpts_less_one[1].CLK
clk => fftpts_less_one[2].CLK
clk => fftpts_less_one[3].CLK
clk => out_control[0]~reg0.CLK
clk => out_control[1]~reg0.CLK
clk => out_control[2]~reg0.CLK
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => out_inverse~reg0.ACLR
reset => shift.ACLR
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_cnt[0].ACLR
reset => out_cnt[1].ACLR
reset => out_cnt[2].ACLR
reset => out_cnt[3].ACLR
reset => in_cnt[0].ACLR
reset => in_cnt[1].ACLR
reset => in_cnt[2].ACLR
reset => in_cnt[3].ACLR
reset => fftpts_less_one[0].ACLR
reset => fftpts_less_one[1].ACLR
reset => fftpts_less_one[2].ACLR
reset => fftpts_less_one[3].ACLR
reset => out_control[0]~reg0.ACLR
reset => out_control[1]~reg0.ACLR
reset => out_control[2]~reg0.ACLR
enable => in_cnt_p.IN0
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => out_control[2]~reg0.ENA
enable => out_control[1]~reg0.ENA
enable => out_control[0]~reg0.ENA
enable => fftpts_less_one[3].ENA
enable => fftpts_less_one[2].ENA
enable => fftpts_less_one[1].ENA
enable => fftpts_less_one[0].ENA
enable => out_inverse~reg0.ENA
enable => out_cnt[3].ENA
enable => out_cnt[2].ENA
enable => out_cnt[1].ENA
enable => out_cnt[0].ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
enable => shift.ENA
in_fftpts[0] => Add2.IN8
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => Add2.IN7
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => Add2.IN6
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => Add2.IN5
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => Add0.IN1
in_radix_2 => Add1.IN2
in_radix_2 => Equal1.IN2
in_radix_2 => LessThan0.IN3
in_radix_2 => Add0.IN4
in_radix_2 => Add1.IN6
in_radix_2 => Equal1.IN7
in_radix_2 => LessThan0.IN4
s_s => out_valid.IN1
in_valid => in_cnt_p.IN1
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_control[0] => Add1.IN5
in_control[0] => out_control.DATAB
in_control[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[0]
in_control[1] => Add0.IN3
in_control[1] => Add1.IN4
in_control[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[1]
in_control[2] => Add0.IN2
in_control[2] => Add1.IN3
in_control[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[2]
in_inverse => out_inverse.DATAB
curr_control[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
curr_control[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
curr_control[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
out_control[0] <= out_control[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN6
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN4
in_control[1] => Add1.IN5
in_control[2] => Add0.IN3
in_control[2] => Add1.IN4
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
enable => ~NO_FANOUT~
radix_2 => ~NO_FANOUT~
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect
clk => stg_eop_next~reg0.CLK
clk => stg_sop_next~reg0.CLK
clk => stg_inverse_next~reg0.CLK
clk => stg_valid_next~reg0.CLK
clk => stg_control_next[0]~reg0.CLK
clk => stg_control_next[1]~reg0.CLK
clk => stg_control_next[2]~reg0.CLK
clk => stg_imag_next[0]~reg0.CLK
clk => stg_imag_next[1]~reg0.CLK
clk => stg_imag_next[2]~reg0.CLK
clk => stg_imag_next[3]~reg0.CLK
clk => stg_imag_next[4]~reg0.CLK
clk => stg_imag_next[5]~reg0.CLK
clk => stg_imag_next[6]~reg0.CLK
clk => stg_imag_next[7]~reg0.CLK
clk => stg_real_next[0]~reg0.CLK
clk => stg_real_next[1]~reg0.CLK
clk => stg_real_next[2]~reg0.CLK
clk => stg_real_next[3]~reg0.CLK
clk => stg_real_next[4]~reg0.CLK
clk => stg_real_next[5]~reg0.CLK
clk => stg_real_next[6]~reg0.CLK
clk => stg_real_next[7]~reg0.CLK
reset => stg_eop_next~reg0.ACLR
reset => stg_sop_next~reg0.ACLR
reset => stg_inverse_next~reg0.ACLR
reset => stg_valid_next~reg0.ACLR
reset => stg_control_next[0]~reg0.ACLR
reset => stg_control_next[1]~reg0.ACLR
reset => stg_control_next[2]~reg0.ACLR
reset => stg_imag_next[0]~reg0.ACLR
reset => stg_imag_next[1]~reg0.ACLR
reset => stg_imag_next[2]~reg0.ACLR
reset => stg_imag_next[3]~reg0.ACLR
reset => stg_imag_next[4]~reg0.ACLR
reset => stg_imag_next[5]~reg0.ACLR
reset => stg_imag_next[6]~reg0.ACLR
reset => stg_imag_next[7]~reg0.ACLR
reset => stg_real_next[0]~reg0.ACLR
reset => stg_real_next[1]~reg0.ACLR
reset => stg_real_next[2]~reg0.ACLR
reset => stg_real_next[3]~reg0.ACLR
reset => stg_real_next[4]~reg0.ACLR
reset => stg_real_next[5]~reg0.ACLR
reset => stg_real_next[6]~reg0.ACLR
reset => stg_real_next[7]~reg0.ACLR
enable => stg_real_next[7]~reg0.ENA
enable => stg_real_next[6]~reg0.ENA
enable => stg_real_next[5]~reg0.ENA
enable => stg_real_next[4]~reg0.ENA
enable => stg_real_next[3]~reg0.ENA
enable => stg_real_next[2]~reg0.ENA
enable => stg_real_next[1]~reg0.ENA
enable => stg_real_next[0]~reg0.ENA
enable => stg_imag_next[7]~reg0.ENA
enable => stg_imag_next[6]~reg0.ENA
enable => stg_imag_next[5]~reg0.ENA
enable => stg_imag_next[4]~reg0.ENA
enable => stg_imag_next[3]~reg0.ENA
enable => stg_imag_next[2]~reg0.ENA
enable => stg_imag_next[1]~reg0.ENA
enable => stg_imag_next[0]~reg0.ENA
enable => stg_control_next[2]~reg0.ENA
enable => stg_control_next[1]~reg0.ENA
enable => stg_control_next[0]~reg0.ENA
enable => stg_valid_next~reg0.ENA
enable => stg_inverse_next~reg0.ENA
enable => stg_sop_next~reg0.ENA
enable => stg_eop_next~reg0.ENA
stg_input_sel => stg_inverse_next.OUTPUTSELECT
stg_input_sel => stg_sop_next.OUTPUTSELECT
stg_input_sel => stg_eop_next.OUTPUTSELECT
stg_input_sel => stg_valid_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_control_first[0] => stg_control_next.DATAA
stg_control_first[1] => stg_control_next.DATAA
stg_control_first[2] => stg_control_next.DATAA
stg_sop_first => stg_sop_next.DATAA
stg_eop_first => stg_eop_next.DATAA
stg_valid_first => stg_valid_next.DATAA
stg_inverse_first => stg_inverse_next.DATAA
stg_real_first[0] => stg_real_next.DATAA
stg_real_first[1] => stg_real_next.DATAA
stg_real_first[2] => stg_real_next.DATAA
stg_real_first[3] => stg_real_next.DATAA
stg_real_first[4] => stg_real_next.DATAA
stg_real_first[5] => stg_real_next.DATAA
stg_real_first[6] => stg_real_next.DATAA
stg_real_first[7] => stg_real_next.DATAA
stg_imag_first[0] => stg_imag_next.DATAA
stg_imag_first[1] => stg_imag_next.DATAA
stg_imag_first[2] => stg_imag_next.DATAA
stg_imag_first[3] => stg_imag_next.DATAA
stg_imag_first[4] => stg_imag_next.DATAA
stg_imag_first[5] => stg_imag_next.DATAA
stg_imag_first[6] => stg_imag_next.DATAA
stg_imag_first[7] => stg_imag_next.DATAA
stg_valid_prev => stg_valid_next.DATAB
stg_sop_prev => stg_sop_next.DATAB
stg_eop_prev => stg_eop_next.DATAB
stg_inverse_prev => stg_inverse_next.DATAB
stg_control_prev[0] => stg_control_next.DATAB
stg_control_prev[1] => stg_control_next.DATAB
stg_control_prev[2] => stg_control_next.DATAB
stg_real_prev[0] => stg_real_next.DATAB
stg_real_prev[1] => stg_real_next.DATAB
stg_real_prev[2] => stg_real_next.DATAB
stg_real_prev[3] => stg_real_next.DATAB
stg_real_prev[4] => stg_real_next.DATAB
stg_real_prev[5] => stg_real_next.DATAB
stg_real_prev[6] => stg_real_next.DATAB
stg_real_prev[7] => stg_real_next.DATAB
stg_imag_prev[0] => stg_imag_next.DATAB
stg_imag_prev[1] => stg_imag_next.DATAB
stg_imag_prev[2] => stg_imag_next.DATAB
stg_imag_prev[3] => stg_imag_next.DATAB
stg_imag_prev[4] => stg_imag_next.DATAB
stg_imag_prev[5] => stg_imag_next.DATAB
stg_imag_prev[6] => stg_imag_next.DATAB
stg_imag_prev[7] => stg_imag_next.DATAB
stg_real_next[0] <= stg_real_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[1] <= stg_real_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[2] <= stg_real_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[3] <= stg_real_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[4] <= stg_real_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[5] <= stg_real_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[6] <= stg_real_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[7] <= stg_real_next[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[0] <= stg_imag_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[1] <= stg_imag_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[2] <= stg_imag_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[3] <= stg_imag_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[4] <= stg_imag_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[5] <= stg_imag_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[6] <= stg_imag_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[7] <= stg_imag_next[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[0] <= stg_control_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[1] <= stg_control_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[2] <= stg_control_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_inverse_next <= stg_inverse_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_eop_next <= stg_eop_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_sop_next <= stg_sop_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_valid_next <= stg_valid_next~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage
clk => auk_dspip_r22sdf_cma:gen_cma:cma_inst.clk
clk => processing~reg0.CLK
clk => processing_cnt[0].CLK
clk => processing_cnt[1].CLK
clk => processing_cnt[2].CLK
clk => bfi_processing.CLK
clk => bfi_processing_cnt[0].CLK
clk => bfi_processing_cnt[1].CLK
clk => bfi_processing_cnt[2].CLK
clk => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.clk
clk => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.clk
reset => auk_dspip_r22sdf_cma:gen_cma:cma_inst.reset
reset => processing~reg0.ACLR
reset => processing_cnt[0].ACLR
reset => processing_cnt[1].ACLR
reset => processing_cnt[2].ACLR
reset => bfi_processing.ACLR
reset => bfi_processing_cnt[0].ACLR
reset => bfi_processing_cnt[1].ACLR
reset => bfi_processing_cnt[2].ACLR
reset => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.reset
reset => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.reset
enable => bfi_delay_blk_enable.IN1
enable => auk_dspip_r22sdf_cma:gen_cma:cma_inst.enable
enable => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.enable
enable => bfi_processing_cnt[2].ENA
enable => bfi_processing_cnt[1].ENA
enable => bfi_processing_cnt[0].ENA
enable => processing~reg0.ENA
enable => bfi_processing.ENA
enable => processing_cnt[2].ENA
enable => processing_cnt[1].ENA
enable => processing_cnt[0].ENA
in_valid => cma_in_valid.DATAA
in_valid => processing_cnt_p.IN0
in_valid => out_valid_s.DATAA
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_valid_s.OUTPUTSELECT
in_pwr_2 => out_sop.OUTPUTSELECT
in_pwr_2 => out_eop_s.OUTPUTSELECT
in_pwr_2 => out_inverse.OUTPUTSELECT
in_pwr_2 => out_valid_s.OUTPUTSELECT
in_pwr_2 => out_sop.OUTPUTSELECT
in_pwr_2 => out_eop_s.OUTPUTSELECT
in_pwr_2 => out_inverse.OUTPUTSELECT
in_pwr_2 => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.radix_2
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => cma_in_valid.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_sel => twidaddr.OUTPUTSELECT
in_sel => twidaddr.OUTPUTSELECT
in_sel => twidaddr.OUTPUTSELECT
in_sel => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_sel
in_sel => twid_rd_en.IN1
in_sop => processing_cnt_p.IN1
in_sop => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_sop
in_sop => out_sop.DATAA
in_eop => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_eop
in_eop => out_eop_s.DATAA
in_inverse => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_inverse
in_inverse => out_inverse.DATAA
in_fftpts[0] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.in_fftpts[3]
in_real[0] => out_real.DATAB
in_real[0] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[0]
in_real[1] => out_real.DATAB
in_real[1] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[1]
in_real[2] => out_real.DATAB
in_real[2] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[2]
in_real[3] => out_real.DATAB
in_real[3] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[3]
in_real[4] => out_real.DATAB
in_real[4] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[4]
in_real[5] => out_real.DATAB
in_real[5] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[5]
in_real[6] => out_real.DATAB
in_real[6] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[6]
in_real[7] => out_real.DATAB
in_real[7] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_real[7]
in_imag[0] => out_imag.DATAB
in_imag[0] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[0]
in_imag[1] => out_imag.DATAB
in_imag[1] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[1]
in_imag[2] => out_imag.DATAB
in_imag[2] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[2]
in_imag[3] => out_imag.DATAB
in_imag[3] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[3]
in_imag[4] => out_imag.DATAB
in_imag[4] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[4]
in_imag[5] => out_imag.DATAB
in_imag[5] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[5]
in_imag[6] => out_imag.DATAB
in_imag[6] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[6]
in_imag[7] => out_imag.DATAB
in_imag[7] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_imag[7]
realtwid[0] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[0]
realtwid[1] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[1]
realtwid[2] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[2]
realtwid[3] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[3]
realtwid[4] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[4]
realtwid[5] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[5]
realtwid[6] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[6]
realtwid[7] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.realtwid[7]
imagtwid[0] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[0]
imagtwid[1] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[1]
imagtwid[2] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[2]
imagtwid[3] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[3]
imagtwid[4] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[4]
imagtwid[5] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[5]
imagtwid[6] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[6]
imagtwid[7] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.imagtwid[7]
twid_rd_en <= twid_rd_en.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[0] <= twidaddr.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[1] <= twidaddr.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[2] <= twidaddr.DB_MAX_OUTPUT_PORT_TYPE
in_control[0] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_cma:gen_cma:cma_inst.in_control[2]
processing <= processing~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[0] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_control[0] <= auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bfi:gen_bfi:gen_bfi_only:bfi_inst.out_control[2]
out_inverse <= out_inverse.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop_s.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid_s.DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse_d[0].CLK
clk => out_inverse_d[1].CLK
clk => out_inverse_d[2].CLK
clk => out_inverse_d[3].CLK
clk => out_inverse_d[4].CLK
clk => out_inverse_d[5].CLK
clk => out_inverse_d[6].CLK
clk => out_inverse_d[7].CLK
clk => out_inverse_d[8].CLK
clk => out_eop_d[0].CLK
clk => out_eop_d[1].CLK
clk => out_eop_d[2].CLK
clk => out_eop_d[3].CLK
clk => out_eop_d[4].CLK
clk => out_eop_d[5].CLK
clk => out_eop_d[6].CLK
clk => out_eop_d[7].CLK
clk => out_eop_d[8].CLK
clk => out_sop_d[0].CLK
clk => out_sop_d[1].CLK
clk => out_sop_d[2].CLK
clk => out_sop_d[3].CLK
clk => out_sop_d[4].CLK
clk => out_sop_d[5].CLK
clk => out_sop_d[6].CLK
clk => out_sop_d[7].CLK
clk => out_sop_d[8].CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_valid_d[2].CLK
clk => out_valid_d[3].CLK
clk => out_valid_d[4].CLK
clk => out_valid_d[5].CLK
clk => out_valid_d[6].CLK
clk => out_valid_d[7].CLK
clk => out_valid_d[8].CLK
clk => out_control_d[0][0].CLK
clk => out_control_d[0][1].CLK
clk => out_control_d[0][2].CLK
clk => out_control_d[1][0].CLK
clk => out_control_d[1][1].CLK
clk => out_control_d[1][2].CLK
clk => out_control_d[2][0].CLK
clk => out_control_d[2][1].CLK
clk => out_control_d[2][2].CLK
clk => out_control_d[3][0].CLK
clk => out_control_d[3][1].CLK
clk => out_control_d[3][2].CLK
clk => out_control_d[4][0].CLK
clk => out_control_d[4][1].CLK
clk => out_control_d[4][2].CLK
clk => out_control_d[5][0].CLK
clk => out_control_d[5][1].CLK
clk => out_control_d[5][2].CLK
clk => out_control_d[6][0].CLK
clk => out_control_d[6][1].CLK
clk => out_control_d[6][2].CLK
clk => out_control_d[7][0].CLK
clk => out_control_d[7][1].CLK
clk => out_control_d[7][2].CLK
clk => out_control_d[8][0].CLK
clk => out_control_d[8][1].CLK
clk => out_control_d[8][2].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[0].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[1].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[2].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[3].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[4].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[5].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[6].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[7].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[8].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[9].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[10].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[11].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[12].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[13].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[14].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:real_result[15].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[0].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[1].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[2].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[3].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[4].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[5].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[6].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[7].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[8].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[9].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[10].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[11].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[12].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[13].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[14].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:imag_result[15].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[0].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[1].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[2].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[3].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[4].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[5].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[6].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_d[7].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[0].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[1].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[2].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[3].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[4].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[5].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[6].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_d[7].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[0].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[1].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[2].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[3].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[4].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[5].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[6].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_imag_dd[7].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[0].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[1].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[2].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[3].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[4].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[5].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[6].CLK
clk => \NONA10_C_Mult_Archs:gen_small_mult:in_real_dd[7].CLK
clk => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.clock0
clk => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.clock0
clk => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.clk
clk => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.clk
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_real_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_imag_dd.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => imag_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => real_result.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.aclr0
reset => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.aclr0
reset => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.reset
reset => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.reset
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_real_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_imag_dd.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => imag_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => real_result.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.ena0
enable => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.ena0
enable => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.enable
enable => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.enable
in_sop => out_sop_d.DATAB
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => out_eop_d.DATAB
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_inverse => out_inverse_d.DATAB
in_valid => out_valid_d.DATAB
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => in_control_tmp[2].OUTPUTSELECT
in_radix_2 => in_control_tmp[1].OUTPUTSELECT
in_radix_2 => in_control_tmp[0].OUTPUTSELECT
in_control[0] => Add1.IN6
in_control[0] => in_control_tmp[0].DATAA
in_control[0] => out_control_d.DATAB
in_control[1] => Add0.IN4
in_control[1] => Add1.IN5
in_control[1] => out_control_d.DATAB
in_control[2] => Add0.IN3
in_control[2] => Add1.IN4
in_control[2] => out_control_d.DATAB
in_real[0] => in_real_dd.DATAB
in_real[1] => in_real_dd.DATAB
in_real[2] => in_real_dd.DATAB
in_real[3] => in_real_dd.DATAB
in_real[4] => in_real_dd.DATAB
in_real[5] => in_real_dd.DATAB
in_real[6] => in_real_dd.DATAB
in_real[7] => in_real_dd.DATAB
in_imag[0] => in_imag_dd.DATAB
in_imag[1] => in_imag_dd.DATAB
in_imag[2] => in_imag_dd.DATAB
in_imag[3] => in_imag_dd.DATAB
in_imag[4] => in_imag_dd.DATAB
in_imag[5] => in_imag_dd.DATAB
in_imag[6] => in_imag_dd.DATAB
in_imag[7] => in_imag_dd.DATAB
realtwid[0] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[0]
realtwid[0] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[8]
realtwid[1] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[1]
realtwid[1] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[9]
realtwid[2] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[2]
realtwid[2] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[10]
realtwid[3] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[3]
realtwid[3] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[11]
realtwid[4] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[4]
realtwid[4] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[12]
realtwid[5] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[5]
realtwid[5] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[13]
realtwid[6] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[6]
realtwid[6] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[14]
realtwid[7] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[7]
realtwid[7] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[15]
imagtwid[0] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[8]
imagtwid[0] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[0]
imagtwid[1] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[9]
imagtwid[1] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[1]
imagtwid[2] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[10]
imagtwid[2] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[2]
imagtwid[3] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[11]
imagtwid[3] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[3]
imagtwid[4] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[12]
imagtwid[4] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[4]
imagtwid[5] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[13]
imagtwid[5] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[5]
imagtwid[6] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[14]
imagtwid[6] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[6]
imagtwid[7] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real.datab[15]
imagtwid[7] => altera_fft_mult_add:NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag.datab[7]
twidaddr[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
twidaddr[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
twidaddr[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
out_real[0] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[0]
out_real[1] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[1]
out_real[2] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[2]
out_real[3] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[3]
out_real[4] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[4]
out_real[5] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[5]
out_real[6] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[6]
out_real[7] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[7]
out_real[8] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_real.dataout[8]
out_imag[0] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[0]
out_imag[1] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[1]
out_imag[2] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[2]
out_imag[3] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[3]
out_imag[4] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[4]
out_imag[5] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[5]
out_imag[6] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[6]
out_imag[7] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[7]
out_imag[8] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_small_mult:round_imag.dataout[8]
out_control[0] <= out_control_d[8][0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control_d[8][1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control_d[8][2].DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid_d[8].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN6
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN4
in_control[1] => Add1.IN5
in_control[2] => Add0.IN3
in_control[2] => Add1.IN4
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real
dataa[0] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[0]
dataa[1] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[1]
dataa[2] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[2]
dataa[3] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[3]
dataa[4] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[4]
dataa[5] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[5]
dataa[6] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[6]
dataa[7] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[7]
dataa[8] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[8]
dataa[9] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[9]
dataa[10] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[10]
dataa[11] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[11]
dataa[12] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[12]
dataa[13] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[13]
dataa[14] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[14]
dataa[15] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[15]
datab[0] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[0]
datab[1] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[1]
datab[2] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[2]
datab[3] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[3]
datab[4] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[4]
datab[5] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[5]
datab[6] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[6]
datab[7] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[7]
datab[8] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[8]
datab[9] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[9]
datab[10] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[10]
datab[11] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[11]
datab[12] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[12]
datab[13] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[13]
datab[14] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[14]
datab[15] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[15]
clock0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.clock0
aclr0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.aclr0
ena0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.ena0
result[0] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[0]
result[1] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[1]
result[2] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[2]
result[3] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[3]
result[4] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[4]
result[5] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[5]
result[6] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[6]
result[7] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[7]
result[8] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[8]
result[9] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[9]
result[10] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[10]
result[11] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[11]
result[12] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[12]
result[13] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[13]
result[14] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[14]
result[15] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[15]
result[16] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[16]


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component
dataa[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa[8] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa[9] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa[10] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa[11] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa[12] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa[13] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa[14] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa[15] => altmult_add:ALTMULT_ADD_component.dataa[15]
datab[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab[8] => altmult_add:ALTMULT_ADD_component.datab[8]
datab[9] => altmult_add:ALTMULT_ADD_component.datab[9]
datab[10] => altmult_add:ALTMULT_ADD_component.datab[10]
datab[11] => altmult_add:ALTMULT_ADD_component.datab[11]
datab[12] => altmult_add:ALTMULT_ADD_component.datab[12]
datab[13] => altmult_add:ALTMULT_ADD_component.datab[13]
datab[14] => altmult_add:ALTMULT_ADD_component.datab[14]
datab[15] => altmult_add:ALTMULT_ADD_component.datab[15]
clock0 => altmult_add:ALTMULT_ADD_component.clock0
aclr0 => altmult_add:ALTMULT_ADD_component.aclr0
ena0 => altmult_add:ALTMULT_ADD_component.ena0
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_2n6g:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_2n6g:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_2n6g:auto_generated.dataa[0]
dataa[1] => mult_add_2n6g:auto_generated.dataa[1]
dataa[2] => mult_add_2n6g:auto_generated.dataa[2]
dataa[3] => mult_add_2n6g:auto_generated.dataa[3]
dataa[4] => mult_add_2n6g:auto_generated.dataa[4]
dataa[5] => mult_add_2n6g:auto_generated.dataa[5]
dataa[6] => mult_add_2n6g:auto_generated.dataa[6]
dataa[7] => mult_add_2n6g:auto_generated.dataa[7]
dataa[8] => mult_add_2n6g:auto_generated.dataa[8]
dataa[9] => mult_add_2n6g:auto_generated.dataa[9]
dataa[10] => mult_add_2n6g:auto_generated.dataa[10]
dataa[11] => mult_add_2n6g:auto_generated.dataa[11]
dataa[12] => mult_add_2n6g:auto_generated.dataa[12]
dataa[13] => mult_add_2n6g:auto_generated.dataa[13]
dataa[14] => mult_add_2n6g:auto_generated.dataa[14]
dataa[15] => mult_add_2n6g:auto_generated.dataa[15]
datab[0] => mult_add_2n6g:auto_generated.datab[0]
datab[1] => mult_add_2n6g:auto_generated.datab[1]
datab[2] => mult_add_2n6g:auto_generated.datab[2]
datab[3] => mult_add_2n6g:auto_generated.datab[3]
datab[4] => mult_add_2n6g:auto_generated.datab[4]
datab[5] => mult_add_2n6g:auto_generated.datab[5]
datab[6] => mult_add_2n6g:auto_generated.datab[6]
datab[7] => mult_add_2n6g:auto_generated.datab[7]
datab[8] => mult_add_2n6g:auto_generated.datab[8]
datab[9] => mult_add_2n6g:auto_generated.datab[9]
datab[10] => mult_add_2n6g:auto_generated.datab[10]
datab[11] => mult_add_2n6g:auto_generated.datab[11]
datab[12] => mult_add_2n6g:auto_generated.datab[12]
datab[13] => mult_add_2n6g:auto_generated.datab[13]
datab[14] => mult_add_2n6g:auto_generated.datab[14]
datab[15] => mult_add_2n6g:auto_generated.datab[15]
ena0 => mult_add_2n6g:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_2n6g:auto_generated.result[0]
result[1] <= mult_add_2n6g:auto_generated.result[1]
result[2] <= mult_add_2n6g:auto_generated.result[2]
result[3] <= mult_add_2n6g:auto_generated.result[3]
result[4] <= mult_add_2n6g:auto_generated.result[4]
result[5] <= mult_add_2n6g:auto_generated.result[5]
result[6] <= mult_add_2n6g:auto_generated.result[6]
result[7] <= mult_add_2n6g:auto_generated.result[7]
result[8] <= mult_add_2n6g:auto_generated.result[8]
result[9] <= mult_add_2n6g:auto_generated.result[9]
result[10] <= mult_add_2n6g:auto_generated.result[10]
result[11] <= mult_add_2n6g:auto_generated.result[11]
result[12] <= mult_add_2n6g:auto_generated.result[12]
result[13] <= mult_add_2n6g:auto_generated.result[13]
result[14] <= mult_add_2n6g:auto_generated.result[14]
result[15] <= mult_add_2n6g:auto_generated.result[15]
result[16] <= mult_add_2n6g:auto_generated.result[16]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_2n6g:auto_generated
aclr0 => ded_mult_hb91:ded_mult1.aclr[0]
aclr0 => ded_mult_hb91:ded_mult2.aclr[0]
aclr0 => dffe7a[17].IN0
clock0 => ded_mult_hb91:ded_mult1.clock[0]
clock0 => ded_mult_hb91:ded_mult2.clock[0]
clock0 => dffe7a[17].CLK
clock0 => dffe7a[16].CLK
clock0 => dffe7a[15].CLK
clock0 => dffe7a[14].CLK
clock0 => dffe7a[13].CLK
clock0 => dffe7a[12].CLK
clock0 => dffe7a[11].CLK
clock0 => dffe7a[10].CLK
clock0 => dffe7a[9].CLK
clock0 => dffe7a[8].CLK
clock0 => dffe7a[7].CLK
clock0 => dffe7a[6].CLK
clock0 => dffe7a[5].CLK
clock0 => dffe7a[4].CLK
clock0 => dffe7a[3].CLK
clock0 => dffe7a[2].CLK
clock0 => dffe7a[1].CLK
clock0 => dffe7a[0].CLK
dataa[0] => ded_mult_hb91:ded_mult1.dataa[0]
dataa[1] => ded_mult_hb91:ded_mult1.dataa[1]
dataa[2] => ded_mult_hb91:ded_mult1.dataa[2]
dataa[3] => ded_mult_hb91:ded_mult1.dataa[3]
dataa[4] => ded_mult_hb91:ded_mult1.dataa[4]
dataa[5] => ded_mult_hb91:ded_mult1.dataa[5]
dataa[6] => ded_mult_hb91:ded_mult1.dataa[6]
dataa[7] => ded_mult_hb91:ded_mult1.dataa[7]
dataa[8] => ded_mult_hb91:ded_mult2.dataa[0]
dataa[9] => ded_mult_hb91:ded_mult2.dataa[1]
dataa[10] => ded_mult_hb91:ded_mult2.dataa[2]
dataa[11] => ded_mult_hb91:ded_mult2.dataa[3]
dataa[12] => ded_mult_hb91:ded_mult2.dataa[4]
dataa[13] => ded_mult_hb91:ded_mult2.dataa[5]
dataa[14] => ded_mult_hb91:ded_mult2.dataa[6]
dataa[15] => ded_mult_hb91:ded_mult2.dataa[7]
datab[0] => ded_mult_hb91:ded_mult1.datab[0]
datab[1] => ded_mult_hb91:ded_mult1.datab[1]
datab[2] => ded_mult_hb91:ded_mult1.datab[2]
datab[3] => ded_mult_hb91:ded_mult1.datab[3]
datab[4] => ded_mult_hb91:ded_mult1.datab[4]
datab[5] => ded_mult_hb91:ded_mult1.datab[5]
datab[6] => ded_mult_hb91:ded_mult1.datab[6]
datab[7] => ded_mult_hb91:ded_mult1.datab[7]
datab[8] => ded_mult_hb91:ded_mult2.datab[0]
datab[9] => ded_mult_hb91:ded_mult2.datab[1]
datab[10] => ded_mult_hb91:ded_mult2.datab[2]
datab[11] => ded_mult_hb91:ded_mult2.datab[3]
datab[12] => ded_mult_hb91:ded_mult2.datab[4]
datab[13] => ded_mult_hb91:ded_mult2.datab[5]
datab[14] => ded_mult_hb91:ded_mult2.datab[6]
datab[15] => ded_mult_hb91:ded_mult2.datab[7]
ena0 => ded_mult_hb91:ded_mult1.ena[0]
ena0 => ded_mult_hb91:ded_mult2.ena[0]
ena0 => dffe7a[17].ENA
ena0 => dffe7a[16].ENA
ena0 => dffe7a[15].ENA
ena0 => dffe7a[14].ENA
ena0 => dffe7a[13].ENA
ena0 => dffe7a[12].ENA
ena0 => dffe7a[11].ENA
ena0 => dffe7a[10].ENA
ena0 => dffe7a[9].ENA
ena0 => dffe7a[8].ENA
ena0 => dffe7a[7].ENA
ena0 => dffe7a[6].ENA
ena0 => dffe7a[5].ENA
ena0 => dffe7a[4].ENA
ena0 => dffe7a[3].ENA
ena0 => dffe7a[2].ENA
ena0 => dffe7a[1].ENA
ena0 => dffe7a[0].ENA
result[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe7a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe7a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe7a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe7a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe7a[16].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_2n6g:auto_generated|ded_mult_hb91:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_2n6g:auto_generated|ded_mult_hb91:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_2n6g:auto_generated|ded_mult_hb91:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_2n6g:auto_generated|ded_mult_hb91:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag
dataa[0] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[0]
dataa[1] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[1]
dataa[2] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[2]
dataa[3] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[3]
dataa[4] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[4]
dataa[5] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[5]
dataa[6] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[6]
dataa[7] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[7]
dataa[8] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[8]
dataa[9] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[9]
dataa[10] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[10]
dataa[11] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[11]
dataa[12] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[12]
dataa[13] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[13]
dataa[14] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[14]
dataa[15] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[15]
datab[0] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[0]
datab[1] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[1]
datab[2] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[2]
datab[3] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[3]
datab[4] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[4]
datab[5] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[5]
datab[6] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[6]
datab[7] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[7]
datab[8] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[8]
datab[9] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[9]
datab[10] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[10]
datab[11] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[11]
datab[12] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[12]
datab[13] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[13]
datab[14] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[14]
datab[15] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[15]
clock0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.clock0
aclr0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.aclr0
ena0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.ena0
result[0] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[0]
result[1] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[1]
result[2] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[2]
result[3] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[3]
result[4] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[4]
result[5] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[5]
result[6] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[6]
result[7] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[7]
result[8] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[8]
result[9] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[9]
result[10] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[10]
result[11] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[11]
result[12] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[12]
result[13] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[13]
result[14] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[14]
result[15] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[15]
result[16] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[16]


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component
dataa[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa[8] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa[9] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa[10] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa[11] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa[12] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa[13] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa[14] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa[15] => altmult_add:ALTMULT_ADD_component.dataa[15]
datab[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab[8] => altmult_add:ALTMULT_ADD_component.datab[8]
datab[9] => altmult_add:ALTMULT_ADD_component.datab[9]
datab[10] => altmult_add:ALTMULT_ADD_component.datab[10]
datab[11] => altmult_add:ALTMULT_ADD_component.datab[11]
datab[12] => altmult_add:ALTMULT_ADD_component.datab[12]
datab[13] => altmult_add:ALTMULT_ADD_component.datab[13]
datab[14] => altmult_add:ALTMULT_ADD_component.datab[14]
datab[15] => altmult_add:ALTMULT_ADD_component.datab[15]
clock0 => altmult_add:ALTMULT_ADD_component.clock0
aclr0 => altmult_add:ALTMULT_ADD_component.aclr0
ena0 => altmult_add:ALTMULT_ADD_component.ena0
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_1m6g:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_1m6g:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_1m6g:auto_generated.dataa[0]
dataa[1] => mult_add_1m6g:auto_generated.dataa[1]
dataa[2] => mult_add_1m6g:auto_generated.dataa[2]
dataa[3] => mult_add_1m6g:auto_generated.dataa[3]
dataa[4] => mult_add_1m6g:auto_generated.dataa[4]
dataa[5] => mult_add_1m6g:auto_generated.dataa[5]
dataa[6] => mult_add_1m6g:auto_generated.dataa[6]
dataa[7] => mult_add_1m6g:auto_generated.dataa[7]
dataa[8] => mult_add_1m6g:auto_generated.dataa[8]
dataa[9] => mult_add_1m6g:auto_generated.dataa[9]
dataa[10] => mult_add_1m6g:auto_generated.dataa[10]
dataa[11] => mult_add_1m6g:auto_generated.dataa[11]
dataa[12] => mult_add_1m6g:auto_generated.dataa[12]
dataa[13] => mult_add_1m6g:auto_generated.dataa[13]
dataa[14] => mult_add_1m6g:auto_generated.dataa[14]
dataa[15] => mult_add_1m6g:auto_generated.dataa[15]
datab[0] => mult_add_1m6g:auto_generated.datab[0]
datab[1] => mult_add_1m6g:auto_generated.datab[1]
datab[2] => mult_add_1m6g:auto_generated.datab[2]
datab[3] => mult_add_1m6g:auto_generated.datab[3]
datab[4] => mult_add_1m6g:auto_generated.datab[4]
datab[5] => mult_add_1m6g:auto_generated.datab[5]
datab[6] => mult_add_1m6g:auto_generated.datab[6]
datab[7] => mult_add_1m6g:auto_generated.datab[7]
datab[8] => mult_add_1m6g:auto_generated.datab[8]
datab[9] => mult_add_1m6g:auto_generated.datab[9]
datab[10] => mult_add_1m6g:auto_generated.datab[10]
datab[11] => mult_add_1m6g:auto_generated.datab[11]
datab[12] => mult_add_1m6g:auto_generated.datab[12]
datab[13] => mult_add_1m6g:auto_generated.datab[13]
datab[14] => mult_add_1m6g:auto_generated.datab[14]
datab[15] => mult_add_1m6g:auto_generated.datab[15]
ena0 => mult_add_1m6g:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_1m6g:auto_generated.result[0]
result[1] <= mult_add_1m6g:auto_generated.result[1]
result[2] <= mult_add_1m6g:auto_generated.result[2]
result[3] <= mult_add_1m6g:auto_generated.result[3]
result[4] <= mult_add_1m6g:auto_generated.result[4]
result[5] <= mult_add_1m6g:auto_generated.result[5]
result[6] <= mult_add_1m6g:auto_generated.result[6]
result[7] <= mult_add_1m6g:auto_generated.result[7]
result[8] <= mult_add_1m6g:auto_generated.result[8]
result[9] <= mult_add_1m6g:auto_generated.result[9]
result[10] <= mult_add_1m6g:auto_generated.result[10]
result[11] <= mult_add_1m6g:auto_generated.result[11]
result[12] <= mult_add_1m6g:auto_generated.result[12]
result[13] <= mult_add_1m6g:auto_generated.result[13]
result[14] <= mult_add_1m6g:auto_generated.result[14]
result[15] <= mult_add_1m6g:auto_generated.result[15]
result[16] <= mult_add_1m6g:auto_generated.result[16]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_1m6g:auto_generated
aclr0 => ded_mult_hb91:ded_mult1.aclr[0]
aclr0 => ded_mult_hb91:ded_mult2.aclr[0]
aclr0 => dffe5a[16].IN0
clock0 => ded_mult_hb91:ded_mult1.clock[0]
clock0 => ded_mult_hb91:ded_mult2.clock[0]
clock0 => dffe5a[16].CLK
clock0 => dffe5a[15].CLK
clock0 => dffe5a[14].CLK
clock0 => dffe5a[13].CLK
clock0 => dffe5a[12].CLK
clock0 => dffe5a[11].CLK
clock0 => dffe5a[10].CLK
clock0 => dffe5a[9].CLK
clock0 => dffe5a[8].CLK
clock0 => dffe5a[7].CLK
clock0 => dffe5a[6].CLK
clock0 => dffe5a[5].CLK
clock0 => dffe5a[4].CLK
clock0 => dffe5a[3].CLK
clock0 => dffe5a[2].CLK
clock0 => dffe5a[1].CLK
clock0 => dffe5a[0].CLK
dataa[0] => ded_mult_hb91:ded_mult1.dataa[0]
dataa[1] => ded_mult_hb91:ded_mult1.dataa[1]
dataa[2] => ded_mult_hb91:ded_mult1.dataa[2]
dataa[3] => ded_mult_hb91:ded_mult1.dataa[3]
dataa[4] => ded_mult_hb91:ded_mult1.dataa[4]
dataa[5] => ded_mult_hb91:ded_mult1.dataa[5]
dataa[6] => ded_mult_hb91:ded_mult1.dataa[6]
dataa[7] => ded_mult_hb91:ded_mult1.dataa[7]
dataa[8] => ded_mult_hb91:ded_mult2.dataa[0]
dataa[9] => ded_mult_hb91:ded_mult2.dataa[1]
dataa[10] => ded_mult_hb91:ded_mult2.dataa[2]
dataa[11] => ded_mult_hb91:ded_mult2.dataa[3]
dataa[12] => ded_mult_hb91:ded_mult2.dataa[4]
dataa[13] => ded_mult_hb91:ded_mult2.dataa[5]
dataa[14] => ded_mult_hb91:ded_mult2.dataa[6]
dataa[15] => ded_mult_hb91:ded_mult2.dataa[7]
datab[0] => ded_mult_hb91:ded_mult1.datab[0]
datab[1] => ded_mult_hb91:ded_mult1.datab[1]
datab[2] => ded_mult_hb91:ded_mult1.datab[2]
datab[3] => ded_mult_hb91:ded_mult1.datab[3]
datab[4] => ded_mult_hb91:ded_mult1.datab[4]
datab[5] => ded_mult_hb91:ded_mult1.datab[5]
datab[6] => ded_mult_hb91:ded_mult1.datab[6]
datab[7] => ded_mult_hb91:ded_mult1.datab[7]
datab[8] => ded_mult_hb91:ded_mult2.datab[0]
datab[9] => ded_mult_hb91:ded_mult2.datab[1]
datab[10] => ded_mult_hb91:ded_mult2.datab[2]
datab[11] => ded_mult_hb91:ded_mult2.datab[3]
datab[12] => ded_mult_hb91:ded_mult2.datab[4]
datab[13] => ded_mult_hb91:ded_mult2.datab[5]
datab[14] => ded_mult_hb91:ded_mult2.datab[6]
datab[15] => ded_mult_hb91:ded_mult2.datab[7]
ena0 => ded_mult_hb91:ded_mult1.ena[0]
ena0 => ded_mult_hb91:ded_mult2.ena[0]
ena0 => dffe5a[16].ENA
ena0 => dffe5a[15].ENA
ena0 => dffe5a[14].ENA
ena0 => dffe5a[13].ENA
ena0 => dffe5a[12].ENA
ena0 => dffe5a[11].ENA
ena0 => dffe5a[10].ENA
ena0 => dffe5a[9].ENA
ena0 => dffe5a[8].ENA
ena0 => dffe5a[7].ENA
ena0 => dffe5a[6].ENA
ena0 => dffe5a[5].ENA
ena0 => dffe5a[4].ENA
ena0 => dffe5a[3].ENA
ena0 => dffe5a[2].ENA
ena0 => dffe5a[1].ENA
ena0 => dffe5a[0].ENA
result[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe5a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe5a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe5a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe5a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe5a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe5a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe5a[16].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_1m6g:auto_generated|ded_mult_hb91:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_1m6g:auto_generated|ded_mult_hb91:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_1m6g:auto_generated|ded_mult_hb91:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_1m6g:auto_generated|ded_mult_hb91:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => \conv_round_3:datareg_2[7].CLK
clk => \conv_round_3:datareg_2[8].CLK
clk => \conv_round_3:datareg_2[9].CLK
clk => \conv_round_3:datareg_2[10].CLK
clk => \conv_round_3:datareg_2[11].CLK
clk => \conv_round_3:datareg_2[12].CLK
clk => \conv_round_3:datareg_2[13].CLK
clk => \conv_round_3:datareg_2[14].CLK
clk => \conv_round_3:datareg_2[15].CLK
clk => \conv_round_3:OR_accu.CLK
clk => \conv_round_3:datareg[7].CLK
clk => \conv_round_3:datareg[8].CLK
clk => \conv_round_3:datareg[9].CLK
clk => \conv_round_3:datareg[10].CLK
clk => \conv_round_3:datareg[11].CLK
clk => \conv_round_3:datareg[12].CLK
clk => \conv_round_3:datareg[13].CLK
clk => \conv_round_3:datareg[14].CLK
clk => \conv_round_3:datareg[15].CLK
clk => \conv_round_3:OR_accu_2.CLK
clk => \conv_round_3:OR_accu_1.CLK
clk => \conv_round_3:LSB_R.CLK
clk => \conv_round_3:RB_R.CLK
clk => \conv_round_3:LSB.CLK
clk => \conv_round_3:RB.CLK
reset => RB.OUTPUTSELECT
reset => LSB.OUTPUTSELECT
reset => RB_R.OUTPUTSELECT
reset => LSB_R.OUTPUTSELECT
reset => OR_accu_1.OUTPUTSELECT
reset => OR_accu_2.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => \conv_round_3:datareg_2[8].ENA
reset => \conv_round_3:datareg_2[7].ENA
reset => \conv_round_3:datareg_2[9].ENA
reset => \conv_round_3:datareg_2[10].ENA
reset => \conv_round_3:datareg_2[11].ENA
reset => \conv_round_3:datareg_2[12].ENA
reset => \conv_round_3:datareg_2[13].ENA
reset => \conv_round_3:datareg_2[14].ENA
reset => \conv_round_3:datareg_2[15].ENA
reset => \conv_round_3:OR_accu.ENA
enable => LSB.OUTPUTSELECT
enable => LSB_R.OUTPUTSELECT
enable => RB.OUTPUTSELECT
enable => RB_R.OUTPUTSELECT
enable => OR_accu_1.OUTPUTSELECT
enable => OR_accu_2.OUTPUTSELECT
enable => OR_accu.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
datain[0] => OR_Temp_1.IN0
datain[1] => OR_Temp_1.IN1
datain[2] => OR_Temp_1.IN1
datain[3] => OR_Temp_2.IN0
datain[4] => OR_Temp_2.IN1
datain[5] => OR_Temp_2.IN1
datain[6] => RB.DATAB
datain[7] => LSB.DATAB
datain[7] => datareg.DATAB
datain[8] => datareg.DATAB
datain[9] => datareg.DATAB
datain[10] => datareg.DATAB
datain[11] => datareg.DATAB
datain[12] => datareg.DATAB
datain[13] => datareg.DATAB
datain[14] => datareg.DATAB
datain[15] => datareg.DATAB
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => \conv_round_3:datareg_2[7].CLK
clk => \conv_round_3:datareg_2[8].CLK
clk => \conv_round_3:datareg_2[9].CLK
clk => \conv_round_3:datareg_2[10].CLK
clk => \conv_round_3:datareg_2[11].CLK
clk => \conv_round_3:datareg_2[12].CLK
clk => \conv_round_3:datareg_2[13].CLK
clk => \conv_round_3:datareg_2[14].CLK
clk => \conv_round_3:datareg_2[15].CLK
clk => \conv_round_3:OR_accu.CLK
clk => \conv_round_3:datareg[7].CLK
clk => \conv_round_3:datareg[8].CLK
clk => \conv_round_3:datareg[9].CLK
clk => \conv_round_3:datareg[10].CLK
clk => \conv_round_3:datareg[11].CLK
clk => \conv_round_3:datareg[12].CLK
clk => \conv_round_3:datareg[13].CLK
clk => \conv_round_3:datareg[14].CLK
clk => \conv_round_3:datareg[15].CLK
clk => \conv_round_3:OR_accu_2.CLK
clk => \conv_round_3:OR_accu_1.CLK
clk => \conv_round_3:LSB_R.CLK
clk => \conv_round_3:RB_R.CLK
clk => \conv_round_3:LSB.CLK
clk => \conv_round_3:RB.CLK
reset => RB.OUTPUTSELECT
reset => LSB.OUTPUTSELECT
reset => RB_R.OUTPUTSELECT
reset => LSB_R.OUTPUTSELECT
reset => OR_accu_1.OUTPUTSELECT
reset => OR_accu_2.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => \conv_round_3:datareg_2[8].ENA
reset => \conv_round_3:datareg_2[7].ENA
reset => \conv_round_3:datareg_2[9].ENA
reset => \conv_round_3:datareg_2[10].ENA
reset => \conv_round_3:datareg_2[11].ENA
reset => \conv_round_3:datareg_2[12].ENA
reset => \conv_round_3:datareg_2[13].ENA
reset => \conv_round_3:datareg_2[14].ENA
reset => \conv_round_3:datareg_2[15].ENA
reset => \conv_round_3:OR_accu.ENA
enable => LSB.OUTPUTSELECT
enable => LSB_R.OUTPUTSELECT
enable => RB.OUTPUTSELECT
enable => RB_R.OUTPUTSELECT
enable => OR_accu_1.OUTPUTSELECT
enable => OR_accu_2.OUTPUTSELECT
enable => OR_accu.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
datain[0] => OR_Temp_1.IN0
datain[1] => OR_Temp_1.IN1
datain[2] => OR_Temp_1.IN1
datain[3] => OR_Temp_2.IN0
datain[4] => OR_Temp_2.IN1
datain[5] => OR_Temp_2.IN1
datain[6] => RB.DATAB
datain[7] => LSB.DATAB
datain[7] => datareg.DATAB
datain[8] => datareg.DATAB
datain[9] => datareg.DATAB
datain[10] => datareg.DATAB
datain[11] => datareg.DATAB
datain[12] => datareg.DATAB
datain[13] => datareg.DATAB
datain[14] => datareg.DATAB
datain[15] => datareg.DATAB
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.clk
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_inverse~reg0.CLK
clk => out_eop_d[0].CLK
clk => out_sop_d[0].CLK
clk => out_inverse_d[0].CLK
clk => out_valid~reg0.CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_imag[0]~reg0.CLK
clk => out_imag[1]~reg0.CLK
clk => out_imag[2]~reg0.CLK
clk => out_imag[3]~reg0.CLK
clk => out_imag[4]~reg0.CLK
clk => out_imag[5]~reg0.CLK
clk => out_imag[6]~reg0.CLK
clk => out_imag[7]~reg0.CLK
clk => out_imag[8]~reg0.CLK
clk => out_imag[9]~reg0.CLK
clk => out_real[0]~reg0.CLK
clk => out_real[1]~reg0.CLK
clk => out_real[2]~reg0.CLK
clk => out_real[3]~reg0.CLK
clk => out_real[4]~reg0.CLK
clk => out_real[5]~reg0.CLK
clk => out_real[6]~reg0.CLK
clk => out_real[7]~reg0.CLK
clk => out_real[8]~reg0.CLK
clk => out_real[9]~reg0.CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][9].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][0].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][1].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][2].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][3].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][4].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][5].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][6].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][7].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][8].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][9].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][0].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][1].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][2].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][3].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][4].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][5].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][6].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][7].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][8].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][9].CLK
clk => \generate_delay_less_pipeline:in_imag_d[0].CLK
clk => \generate_delay_less_pipeline:in_imag_d[1].CLK
clk => \generate_delay_less_pipeline:in_imag_d[2].CLK
clk => \generate_delay_less_pipeline:in_imag_d[3].CLK
clk => \generate_delay_less_pipeline:in_imag_d[4].CLK
clk => \generate_delay_less_pipeline:in_imag_d[5].CLK
clk => \generate_delay_less_pipeline:in_imag_d[6].CLK
clk => \generate_delay_less_pipeline:in_imag_d[7].CLK
clk => \generate_delay_less_pipeline:in_imag_d[8].CLK
clk => \generate_delay_less_pipeline:in_real_d[0].CLK
clk => \generate_delay_less_pipeline:in_real_d[1].CLK
clk => \generate_delay_less_pipeline:in_real_d[2].CLK
clk => \generate_delay_less_pipeline:in_real_d[3].CLK
clk => \generate_delay_less_pipeline:in_real_d[4].CLK
clk => \generate_delay_less_pipeline:in_real_d[5].CLK
clk => \generate_delay_less_pipeline:in_real_d[6].CLK
clk => \generate_delay_less_pipeline:in_real_d[7].CLK
clk => \generate_delay_less_pipeline:in_real_d[8].CLK
clk => s_sel_d[0].CLK
clk => s_sel_d[1].CLK
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_bf_control:bf_control_inst.clk
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.reset
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_inverse~reg0.ACLR
reset => out_eop_d[0].ACLR
reset => out_sop_d[0].ACLR
reset => out_inverse_d[0].ACLR
reset => out_valid~reg0.ACLR
reset => out_valid_d[0].ACLR
reset => out_valid_d[1].ACLR
reset => out_imag[0]~reg0.ACLR
reset => out_imag[1]~reg0.ACLR
reset => out_imag[2]~reg0.ACLR
reset => out_imag[3]~reg0.ACLR
reset => out_imag[4]~reg0.ACLR
reset => out_imag[5]~reg0.ACLR
reset => out_imag[6]~reg0.ACLR
reset => out_imag[7]~reg0.ACLR
reset => out_imag[8]~reg0.ACLR
reset => out_imag[9]~reg0.ACLR
reset => out_real[0]~reg0.ACLR
reset => out_real[1]~reg0.ACLR
reset => out_real[2]~reg0.ACLR
reset => out_real[3]~reg0.ACLR
reset => out_real[4]~reg0.ACLR
reset => out_real[5]~reg0.ACLR
reset => out_real[6]~reg0.ACLR
reset => out_real[7]~reg0.ACLR
reset => out_real[8]~reg0.ACLR
reset => out_real[9]~reg0.ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][0].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][1].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][2].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][3].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][4].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][5].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][6].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][7].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][8].ACLR
reset => \generate_delay_less_pipeline:adder2_out_imag_d[0][9].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][0].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][1].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][2].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][3].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][4].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][5].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][6].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][7].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][8].ACLR
reset => \generate_delay_less_pipeline:adder2_out_real_d[0][9].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][0].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][1].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][2].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][3].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][4].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][5].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][6].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][7].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][8].ACLR
reset => \generate_delay_less_pipeline:del_in_real_pl_d[0][9].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][0].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][1].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][2].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][3].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][4].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][5].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][6].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][7].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][8].ACLR
reset => \generate_delay_less_pipeline:del_in_imag_pl_d[0][9].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[0].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[1].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[2].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[3].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[4].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[5].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[6].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[7].ACLR
reset => \generate_delay_less_pipeline:in_imag_d[8].ACLR
reset => \generate_delay_less_pipeline:in_real_d[0].ACLR
reset => \generate_delay_less_pipeline:in_real_d[1].ACLR
reset => \generate_delay_less_pipeline:in_real_d[2].ACLR
reset => \generate_delay_less_pipeline:in_real_d[3].ACLR
reset => \generate_delay_less_pipeline:in_real_d[4].ACLR
reset => \generate_delay_less_pipeline:in_real_d[5].ACLR
reset => \generate_delay_less_pipeline:in_real_d[6].ACLR
reset => \generate_delay_less_pipeline:in_real_d[7].ACLR
reset => \generate_delay_less_pipeline:in_real_d[8].ACLR
reset => s_sel_d[0].ACLR
reset => s_sel_d[1].ACLR
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_bf_control:bf_control_inst.reset
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:del_in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:gen_fixedpt_adders:in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_bf_control:bf_control_inst.enable
enable => s_sel_d[1].ENA
enable => s_sel_d[0].ENA
enable => \generate_delay_less_pipeline:in_real_d[8].ENA
enable => \generate_delay_less_pipeline:in_real_d[7].ENA
enable => \generate_delay_less_pipeline:in_real_d[6].ENA
enable => \generate_delay_less_pipeline:in_real_d[5].ENA
enable => \generate_delay_less_pipeline:in_real_d[4].ENA
enable => \generate_delay_less_pipeline:in_real_d[3].ENA
enable => \generate_delay_less_pipeline:in_real_d[2].ENA
enable => \generate_delay_less_pipeline:in_real_d[1].ENA
enable => \generate_delay_less_pipeline:in_real_d[0].ENA
enable => \generate_delay_less_pipeline:in_imag_d[8].ENA
enable => \generate_delay_less_pipeline:in_imag_d[7].ENA
enable => \generate_delay_less_pipeline:in_imag_d[6].ENA
enable => \generate_delay_less_pipeline:in_imag_d[5].ENA
enable => \generate_delay_less_pipeline:in_imag_d[4].ENA
enable => \generate_delay_less_pipeline:in_imag_d[3].ENA
enable => \generate_delay_less_pipeline:in_imag_d[2].ENA
enable => \generate_delay_less_pipeline:in_imag_d[1].ENA
enable => \generate_delay_less_pipeline:in_imag_d[0].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][9].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][8].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][7].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][6].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][5].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][4].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][3].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][2].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][1].ENA
enable => \generate_delay_less_pipeline:del_in_imag_pl_d[0][0].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][9].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][8].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][7].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][6].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][5].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][4].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][3].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][2].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][1].ENA
enable => \generate_delay_less_pipeline:del_in_real_pl_d[0][0].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][9].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][8].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][7].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][6].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][5].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][4].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][3].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][2].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][1].ENA
enable => \generate_delay_less_pipeline:adder2_out_real_d[0][0].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][9].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][8].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][7].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][6].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][5].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][4].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][3].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][2].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][1].ENA
enable => \generate_delay_less_pipeline:adder2_out_imag_d[0][0].ENA
enable => out_real[9]~reg0.ENA
enable => out_real[8]~reg0.ENA
enable => out_real[7]~reg0.ENA
enable => out_real[6]~reg0.ENA
enable => out_real[5]~reg0.ENA
enable => out_real[4]~reg0.ENA
enable => out_real[3]~reg0.ENA
enable => out_real[2]~reg0.ENA
enable => out_real[1]~reg0.ENA
enable => out_real[0]~reg0.ENA
enable => out_imag[9]~reg0.ENA
enable => out_imag[8]~reg0.ENA
enable => out_imag[7]~reg0.ENA
enable => out_imag[6]~reg0.ENA
enable => out_imag[5]~reg0.ENA
enable => out_imag[4]~reg0.ENA
enable => out_imag[3]~reg0.ENA
enable => out_imag[2]~reg0.ENA
enable => out_imag[1]~reg0.ENA
enable => out_imag[0]~reg0.ENA
enable => out_valid_d[1].ENA
enable => out_valid_d[0].ENA
enable => out_valid~reg0.ENA
enable => out_inverse_d[0].ENA
enable => out_eop~reg0.ENA
enable => out_sop_d[0].ENA
enable => out_eop_d[0].ENA
enable => out_inverse~reg0.ENA
enable => out_sop~reg0.ENA
in_fftpts[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[3]
in_radix_2 => auk_dspip_r22sdf_bf_control:bf_control_inst.in_radix_2
in_sel => ~NO_FANOUT~
in_control[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[2]
out_control[0] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[2]
in_inverse => auk_dspip_r22sdf_bf_control:bf_control_inst.in_inverse
in_sop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_sop
in_eop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_eop
in_valid => auk_dspip_r22sdf_bf_control:bf_control_inst.in_valid
in_real[0] => \generate_delay_less_pipeline:in_real_d[0].DATAIN
in_real[1] => \generate_delay_less_pipeline:in_real_d[1].DATAIN
in_real[2] => \generate_delay_less_pipeline:in_real_d[2].DATAIN
in_real[3] => \generate_delay_less_pipeline:in_real_d[3].DATAIN
in_real[4] => \generate_delay_less_pipeline:in_real_d[4].DATAIN
in_real[5] => \generate_delay_less_pipeline:in_real_d[5].DATAIN
in_real[6] => \generate_delay_less_pipeline:in_real_d[6].DATAIN
in_real[7] => \generate_delay_less_pipeline:in_real_d[7].DATAIN
in_real[8] => \generate_delay_less_pipeline:in_real_d[8].DATAIN
in_imag[0] => \generate_delay_less_pipeline:in_imag_d[0].DATAIN
in_imag[1] => \generate_delay_less_pipeline:in_imag_d[1].DATAIN
in_imag[2] => \generate_delay_less_pipeline:in_imag_d[2].DATAIN
in_imag[3] => \generate_delay_less_pipeline:in_imag_d[3].DATAIN
in_imag[4] => \generate_delay_less_pipeline:in_imag_d[4].DATAIN
in_imag[5] => \generate_delay_less_pipeline:in_imag_d[5].DATAIN
in_imag[6] => \generate_delay_less_pipeline:in_imag_d[6].DATAIN
in_imag[7] => \generate_delay_less_pipeline:in_imag_d[7].DATAIN
in_imag[8] => \generate_delay_less_pipeline:in_imag_d[8].DATAIN
del_in_real[0] => \generate_delay_less_pipeline:del_in_real_pl_d[0][0].DATAIN
del_in_real[1] => \generate_delay_less_pipeline:del_in_real_pl_d[0][1].DATAIN
del_in_real[2] => \generate_delay_less_pipeline:del_in_real_pl_d[0][2].DATAIN
del_in_real[3] => \generate_delay_less_pipeline:del_in_real_pl_d[0][3].DATAIN
del_in_real[4] => \generate_delay_less_pipeline:del_in_real_pl_d[0][4].DATAIN
del_in_real[5] => \generate_delay_less_pipeline:del_in_real_pl_d[0][5].DATAIN
del_in_real[6] => \generate_delay_less_pipeline:del_in_real_pl_d[0][6].DATAIN
del_in_real[7] => \generate_delay_less_pipeline:del_in_real_pl_d[0][7].DATAIN
del_in_real[8] => \generate_delay_less_pipeline:del_in_real_pl_d[0][8].DATAIN
del_in_real[9] => \generate_delay_less_pipeline:del_in_real_pl_d[0][9].DATAIN
del_in_imag[0] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][0].DATAIN
del_in_imag[1] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][1].DATAIN
del_in_imag[2] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][2].DATAIN
del_in_imag[3] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][3].DATAIN
del_in_imag[4] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][4].DATAIN
del_in_imag[5] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][5].DATAIN
del_in_imag[6] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][6].DATAIN
del_in_imag[7] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][7].DATAIN
del_in_imag[8] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][8].DATAIN
del_in_imag[9] => \generate_delay_less_pipeline:del_in_imag_pl_d[0][9].DATAIN
out_real[0] <= out_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[8] <= out_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[9] <= out_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[8] <= out_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[9] <= out_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[0] <= \generate_delay_less_pipeline:in_real_d[0].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[1] <= \generate_delay_less_pipeline:in_real_d[1].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[2] <= \generate_delay_less_pipeline:in_real_d[2].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[3] <= \generate_delay_less_pipeline:in_real_d[3].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[4] <= \generate_delay_less_pipeline:in_real_d[4].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[5] <= \generate_delay_less_pipeline:in_real_d[5].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[6] <= \generate_delay_less_pipeline:in_real_d[6].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[7] <= \generate_delay_less_pipeline:in_real_d[7].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[8] <= \generate_delay_less_pipeline:in_real_d[8].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[9] <= \generate_delay_less_pipeline:in_real_d[8].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[0] <= \generate_delay_less_pipeline:in_imag_d[0].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[1] <= \generate_delay_less_pipeline:in_imag_d[1].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[2] <= \generate_delay_less_pipeline:in_imag_d[2].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[3] <= \generate_delay_less_pipeline:in_imag_d[3].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[4] <= \generate_delay_less_pipeline:in_imag_d[4].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[5] <= \generate_delay_less_pipeline:in_imag_d[5].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[6] <= \generate_delay_less_pipeline:in_imag_d[6].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[7] <= \generate_delay_less_pipeline:in_imag_d[7].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[8] <= \generate_delay_less_pipeline:in_imag_d[8].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[9] <= \generate_delay_less_pipeline:in_imag_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_4ij:auto_generated.dataa[0]
dataa[1] => add_sub_4ij:auto_generated.dataa[1]
dataa[2] => add_sub_4ij:auto_generated.dataa[2]
dataa[3] => add_sub_4ij:auto_generated.dataa[3]
dataa[4] => add_sub_4ij:auto_generated.dataa[4]
dataa[5] => add_sub_4ij:auto_generated.dataa[5]
dataa[6] => add_sub_4ij:auto_generated.dataa[6]
dataa[7] => add_sub_4ij:auto_generated.dataa[7]
dataa[8] => add_sub_4ij:auto_generated.dataa[8]
dataa[9] => add_sub_4ij:auto_generated.dataa[9]
datab[0] => add_sub_4ij:auto_generated.datab[0]
datab[1] => add_sub_4ij:auto_generated.datab[1]
datab[2] => add_sub_4ij:auto_generated.datab[2]
datab[3] => add_sub_4ij:auto_generated.datab[3]
datab[4] => add_sub_4ij:auto_generated.datab[4]
datab[5] => add_sub_4ij:auto_generated.datab[5]
datab[6] => add_sub_4ij:auto_generated.datab[6]
datab[7] => add_sub_4ij:auto_generated.datab[7]
datab[8] => add_sub_4ij:auto_generated.datab[8]
datab[9] => add_sub_4ij:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_4ij:auto_generated.add_sub
clock => add_sub_4ij:auto_generated.clock
aclr => add_sub_4ij:auto_generated.aclr
clken => add_sub_4ij:auto_generated.clken
result[0] <= add_sub_4ij:auto_generated.result[0]
result[1] <= add_sub_4ij:auto_generated.result[1]
result[2] <= add_sub_4ij:auto_generated.result[2]
result[3] <= add_sub_4ij:auto_generated.result[3]
result[4] <= add_sub_4ij:auto_generated.result[4]
result[5] <= add_sub_4ij:auto_generated.result[5]
result[6] <= add_sub_4ij:auto_generated.result[6]
result[7] <= add_sub_4ij:auto_generated.result[7]
result[8] <= add_sub_4ij:auto_generated.result[8]
result[9] <= add_sub_4ij:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_4ij:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_4ij:auto_generated.dataa[0]
dataa[1] => add_sub_4ij:auto_generated.dataa[1]
dataa[2] => add_sub_4ij:auto_generated.dataa[2]
dataa[3] => add_sub_4ij:auto_generated.dataa[3]
dataa[4] => add_sub_4ij:auto_generated.dataa[4]
dataa[5] => add_sub_4ij:auto_generated.dataa[5]
dataa[6] => add_sub_4ij:auto_generated.dataa[6]
dataa[7] => add_sub_4ij:auto_generated.dataa[7]
dataa[8] => add_sub_4ij:auto_generated.dataa[8]
dataa[9] => add_sub_4ij:auto_generated.dataa[9]
datab[0] => add_sub_4ij:auto_generated.datab[0]
datab[1] => add_sub_4ij:auto_generated.datab[1]
datab[2] => add_sub_4ij:auto_generated.datab[2]
datab[3] => add_sub_4ij:auto_generated.datab[3]
datab[4] => add_sub_4ij:auto_generated.datab[4]
datab[5] => add_sub_4ij:auto_generated.datab[5]
datab[6] => add_sub_4ij:auto_generated.datab[6]
datab[7] => add_sub_4ij:auto_generated.datab[7]
datab[8] => add_sub_4ij:auto_generated.datab[8]
datab[9] => add_sub_4ij:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_4ij:auto_generated.add_sub
clock => add_sub_4ij:auto_generated.clock
aclr => add_sub_4ij:auto_generated.aclr
clken => add_sub_4ij:auto_generated.clken
result[0] <= add_sub_4ij:auto_generated.result[0]
result[1] <= add_sub_4ij:auto_generated.result[1]
result[2] <= add_sub_4ij:auto_generated.result[2]
result[3] <= add_sub_4ij:auto_generated.result[3]
result[4] <= add_sub_4ij:auto_generated.result[4]
result[5] <= add_sub_4ij:auto_generated.result[5]
result[6] <= add_sub_4ij:auto_generated.result[6]
result[7] <= add_sub_4ij:auto_generated.result[7]
result[8] <= add_sub_4ij:auto_generated.result[8]
result[9] <= add_sub_4ij:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_4ij:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_4ij:auto_generated.dataa[0]
dataa[1] => add_sub_4ij:auto_generated.dataa[1]
dataa[2] => add_sub_4ij:auto_generated.dataa[2]
dataa[3] => add_sub_4ij:auto_generated.dataa[3]
dataa[4] => add_sub_4ij:auto_generated.dataa[4]
dataa[5] => add_sub_4ij:auto_generated.dataa[5]
dataa[6] => add_sub_4ij:auto_generated.dataa[6]
dataa[7] => add_sub_4ij:auto_generated.dataa[7]
dataa[8] => add_sub_4ij:auto_generated.dataa[8]
dataa[9] => add_sub_4ij:auto_generated.dataa[9]
datab[0] => add_sub_4ij:auto_generated.datab[0]
datab[1] => add_sub_4ij:auto_generated.datab[1]
datab[2] => add_sub_4ij:auto_generated.datab[2]
datab[3] => add_sub_4ij:auto_generated.datab[3]
datab[4] => add_sub_4ij:auto_generated.datab[4]
datab[5] => add_sub_4ij:auto_generated.datab[5]
datab[6] => add_sub_4ij:auto_generated.datab[6]
datab[7] => add_sub_4ij:auto_generated.datab[7]
datab[8] => add_sub_4ij:auto_generated.datab[8]
datab[9] => add_sub_4ij:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_4ij:auto_generated.add_sub
clock => add_sub_4ij:auto_generated.clock
aclr => add_sub_4ij:auto_generated.aclr
clken => add_sub_4ij:auto_generated.clken
result[0] <= add_sub_4ij:auto_generated.result[0]
result[1] <= add_sub_4ij:auto_generated.result[1]
result[2] <= add_sub_4ij:auto_generated.result[2]
result[3] <= add_sub_4ij:auto_generated.result[3]
result[4] <= add_sub_4ij:auto_generated.result[4]
result[5] <= add_sub_4ij:auto_generated.result[5]
result[6] <= add_sub_4ij:auto_generated.result[6]
result[7] <= add_sub_4ij:auto_generated.result[7]
result[8] <= add_sub_4ij:auto_generated.result[8]
result[9] <= add_sub_4ij:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_4ij:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst
clk => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAA[9]
datab[0] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.DATAB[9]
result[0] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_pipeline:lpm_add_sub_component.RESULT[9]


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component
dataa[0] => add_sub_4ij:auto_generated.dataa[0]
dataa[1] => add_sub_4ij:auto_generated.dataa[1]
dataa[2] => add_sub_4ij:auto_generated.dataa[2]
dataa[3] => add_sub_4ij:auto_generated.dataa[3]
dataa[4] => add_sub_4ij:auto_generated.dataa[4]
dataa[5] => add_sub_4ij:auto_generated.dataa[5]
dataa[6] => add_sub_4ij:auto_generated.dataa[6]
dataa[7] => add_sub_4ij:auto_generated.dataa[7]
dataa[8] => add_sub_4ij:auto_generated.dataa[8]
dataa[9] => add_sub_4ij:auto_generated.dataa[9]
datab[0] => add_sub_4ij:auto_generated.datab[0]
datab[1] => add_sub_4ij:auto_generated.datab[1]
datab[2] => add_sub_4ij:auto_generated.datab[2]
datab[3] => add_sub_4ij:auto_generated.datab[3]
datab[4] => add_sub_4ij:auto_generated.datab[4]
datab[5] => add_sub_4ij:auto_generated.datab[5]
datab[6] => add_sub_4ij:auto_generated.datab[6]
datab[7] => add_sub_4ij:auto_generated.datab[7]
datab[8] => add_sub_4ij:auto_generated.datab[8]
datab[9] => add_sub_4ij:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_4ij:auto_generated.add_sub
clock => add_sub_4ij:auto_generated.clock
aclr => add_sub_4ij:auto_generated.aclr
clken => add_sub_4ij:auto_generated.clken
result[0] <= add_sub_4ij:auto_generated.result[0]
result[1] <= add_sub_4ij:auto_generated.result[1]
result[2] <= add_sub_4ij:auto_generated.result[2]
result[3] <= add_sub_4ij:auto_generated.result[3]
result[4] <= add_sub_4ij:auto_generated.result[4]
result[5] <= add_sub_4ij:auto_generated.result[5]
result[6] <= add_sub_4ij:auto_generated.result[6]
result[7] <= add_sub_4ij:auto_generated.result[7]
result[8] <= add_sub_4ij:auto_generated.result[8]
result[9] <= add_sub_4ij:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_4ij:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse~reg0.CLK
clk => shift.CLK
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => in_cnt[0].CLK
clk => in_cnt[1].CLK
clk => in_cnt[2].CLK
clk => in_cnt[3].CLK
clk => fftpts_less_one[0].CLK
clk => fftpts_less_one[1].CLK
clk => fftpts_less_one[2].CLK
clk => fftpts_less_one[3].CLK
clk => out_control[0]~reg0.CLK
clk => out_control[1]~reg0.CLK
clk => out_control[2]~reg0.CLK
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => out_inverse~reg0.ACLR
reset => shift.ACLR
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_cnt[0].ACLR
reset => out_cnt[1].ACLR
reset => out_cnt[2].ACLR
reset => out_cnt[3].ACLR
reset => in_cnt[0].ACLR
reset => in_cnt[1].ACLR
reset => in_cnt[2].ACLR
reset => in_cnt[3].ACLR
reset => fftpts_less_one[0].ACLR
reset => fftpts_less_one[1].ACLR
reset => fftpts_less_one[2].ACLR
reset => fftpts_less_one[3].ACLR
reset => out_control[0]~reg0.ACLR
reset => out_control[1]~reg0.ACLR
reset => out_control[2]~reg0.ACLR
enable => in_cnt_p.IN0
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => out_control[2]~reg0.ENA
enable => out_control[1]~reg0.ENA
enable => out_control[0]~reg0.ENA
enable => fftpts_less_one[3].ENA
enable => fftpts_less_one[2].ENA
enable => fftpts_less_one[1].ENA
enable => fftpts_less_one[0].ENA
enable => out_inverse~reg0.ENA
enable => out_cnt[3].ENA
enable => out_cnt[2].ENA
enable => out_cnt[1].ENA
enable => out_cnt[0].ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
enable => shift.ENA
in_fftpts[0] => Add2.IN8
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => Add2.IN7
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => Add2.IN6
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => Add2.IN5
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => Add0.IN4
in_radix_2 => Add1.IN6
in_radix_2 => Equal1.IN7
in_radix_2 => LessThan0.IN2
s_s => out_valid.IN1
in_valid => in_cnt_p.IN1
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_control[0] => Add1.IN5
in_control[0] => out_control.DATAB
in_control[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[0]
in_control[1] => Add0.IN3
in_control[1] => Add1.IN4
in_control[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[1]
in_control[2] => Add0.IN2
in_control[2] => Add1.IN3
in_control[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[2]
in_inverse => out_inverse.DATAB
curr_control[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
curr_control[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
curr_control[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
out_control[0] <= out_control[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN6
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN4
in_control[1] => Add1.IN5
in_control[2] => Add0.IN3
in_control[2] => Add1.IN4
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
enable => ~NO_FANOUT~
radix_2 => ~NO_FANOUT~
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2
clk => altera_fft_dual_port_rom:gen_optimized_memory_delayed:dual_port_rom_component.clock0
clk => imagtwid[0]~reg0.CLK
clk => imagtwid[1]~reg0.CLK
clk => imagtwid[2]~reg0.CLK
clk => imagtwid[3]~reg0.CLK
clk => imagtwid[4]~reg0.CLK
clk => imagtwid[5]~reg0.CLK
clk => imagtwid[6]~reg0.CLK
clk => imagtwid[7]~reg0.CLK
clk => realtwid[0]~reg0.CLK
clk => realtwid[1]~reg0.CLK
clk => realtwid[2]~reg0.CLK
clk => realtwid[3]~reg0.CLK
clk => realtwid[4]~reg0.CLK
clk => realtwid[5]~reg0.CLK
clk => realtwid[6]~reg0.CLK
clk => realtwid[7]~reg0.CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[1][0].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[1][1].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[0][0].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[0][1].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[0][0].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[0][1].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[1][0].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[1][1].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[0].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[1].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[2].CLK
clk => \gen_optimized_memory_delayed:gen_max_pwr_2:rd_en_d.CLK
reset => altera_fft_dual_port_rom:gen_optimized_memory_delayed:dual_port_rom_component.aclr0
reset => imagtwid[0]~reg0.ACLR
reset => imagtwid[1]~reg0.ACLR
reset => imagtwid[2]~reg0.ACLR
reset => imagtwid[3]~reg0.ACLR
reset => imagtwid[4]~reg0.ACLR
reset => imagtwid[5]~reg0.ACLR
reset => imagtwid[6]~reg0.ACLR
reset => imagtwid[7]~reg0.ACLR
reset => realtwid[0]~reg0.ACLR
reset => realtwid[1]~reg0.ACLR
reset => realtwid[2]~reg0.ACLR
reset => realtwid[3]~reg0.ACLR
reset => realtwid[4]~reg0.ACLR
reset => realtwid[5]~reg0.ACLR
reset => realtwid[6]~reg0.ACLR
reset => realtwid[7]~reg0.ACLR
reset => \gen_optimized_memory_delayed:cnt_grp_d[1][0].ACLR
reset => \gen_optimized_memory_delayed:cnt_grp_d[1][1].ACLR
reset => \gen_optimized_memory_delayed:cnt_grp_d[0][0].ACLR
reset => \gen_optimized_memory_delayed:cnt_grp_d[0][1].ACLR
reset => \gen_optimized_memory_delayed:negate_op_d[0][0].ACLR
reset => \gen_optimized_memory_delayed:negate_op_d[0][1].ACLR
reset => \gen_optimized_memory_delayed:negate_op_d[1][0].ACLR
reset => \gen_optimized_memory_delayed:negate_op_d[1][1].ACLR
reset => \gen_optimized_memory_delayed:cnt_w_k[0].ACLR
reset => \gen_optimized_memory_delayed:cnt_w_k[1].ACLR
reset => \gen_optimized_memory_delayed:cnt_w_k[2].ACLR
reset => \gen_optimized_memory_delayed:gen_max_pwr_2:rd_en_d.ACLR
enable => altera_fft_dual_port_rom:gen_optimized_memory_delayed:dual_port_rom_component.clocken0
enable => \gen_optimized_memory_delayed:gen_max_pwr_2:rd_en_d.ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[2].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[1].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[0].ENA
enable => \gen_optimized_memory_delayed:negate_op_d[1][1].ENA
enable => \gen_optimized_memory_delayed:negate_op_d[1][0].ENA
enable => \gen_optimized_memory_delayed:negate_op_d[0][1].ENA
enable => \gen_optimized_memory_delayed:negate_op_d[0][0].ENA
enable => \gen_optimized_memory_delayed:cnt_grp_d[0][1].ENA
enable => \gen_optimized_memory_delayed:cnt_grp_d[0][0].ENA
enable => \gen_optimized_memory_delayed:cnt_grp_d[1][1].ENA
enable => imagtwid[0]~reg0.ENA
enable => \gen_optimized_memory_delayed:cnt_grp_d[1][0].ENA
enable => realtwid[7]~reg0.ENA
enable => realtwid[6]~reg0.ENA
enable => realtwid[5]~reg0.ENA
enable => realtwid[4]~reg0.ENA
enable => realtwid[3]~reg0.ENA
enable => realtwid[2]~reg0.ENA
enable => realtwid[1]~reg0.ENA
enable => realtwid[0]~reg0.ENA
enable => imagtwid[7]~reg0.ENA
enable => imagtwid[6]~reg0.ENA
enable => imagtwid[5]~reg0.ENA
enable => imagtwid[4]~reg0.ENA
enable => imagtwid[3]~reg0.ENA
enable => imagtwid[2]~reg0.ENA
enable => imagtwid[1]~reg0.ENA
rd_en => cnt_grp.IN1
rd_en => \gen_optimized_memory_delayed:gen_max_pwr_2:rd_en_d.DATAIN
pwr_2 => incr_cnt_w_k.IN0
pwr_2 => cnt_w_k.OUTPUTSELECT
pwr_2 => cnt_w_k.OUTPUTSELECT
pwr_2 => cnt_w_k.OUTPUTSELECT
pwr_2 => incr_cnt_w_k.IN0
addr[0] => incr_cnt_w_k.IN1
addr[0] => Equal0.IN5
addr[0] => incr_cnt_w_k.IN1
addr[1] => Equal0.IN4
addr[1] => \gen_optimized_memory_delayed:cnt_grp[0].DATAA
addr[2] => Equal0.IN3
addr[2] => \gen_optimized_memory_delayed:cnt_grp[1].DATAA
realtwid[0] <= realtwid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[1] <= realtwid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[2] <= realtwid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[3] <= realtwid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[4] <= realtwid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[5] <= realtwid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[6] <= realtwid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[7] <= realtwid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[0] <= imagtwid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[1] <= imagtwid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[2] <= imagtwid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[3] <= imagtwid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[4] <= imagtwid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[5] <= imagtwid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[6] <= imagtwid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[7] <= imagtwid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_obt3:auto_generated.data_a[0]
data_a[1] => altsyncram_obt3:auto_generated.data_a[1]
data_a[2] => altsyncram_obt3:auto_generated.data_a[2]
data_a[3] => altsyncram_obt3:auto_generated.data_a[3]
data_a[4] => altsyncram_obt3:auto_generated.data_a[4]
data_a[5] => altsyncram_obt3:auto_generated.data_a[5]
data_a[6] => altsyncram_obt3:auto_generated.data_a[6]
data_a[7] => altsyncram_obt3:auto_generated.data_a[7]
data_b[0] => altsyncram_obt3:auto_generated.data_b[0]
data_b[1] => altsyncram_obt3:auto_generated.data_b[1]
data_b[2] => altsyncram_obt3:auto_generated.data_b[2]
data_b[3] => altsyncram_obt3:auto_generated.data_b[3]
data_b[4] => altsyncram_obt3:auto_generated.data_b[4]
data_b[5] => altsyncram_obt3:auto_generated.data_b[5]
data_b[6] => altsyncram_obt3:auto_generated.data_b[6]
data_b[7] => altsyncram_obt3:auto_generated.data_b[7]
address_a[0] => altsyncram_obt3:auto_generated.address_a[0]
address_a[1] => altsyncram_obt3:auto_generated.address_a[1]
address_b[0] => altsyncram_obt3:auto_generated.address_b[0]
address_b[1] => altsyncram_obt3:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_obt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_obt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_obt3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_obt3:auto_generated.q_a[0]
q_a[1] <= altsyncram_obt3:auto_generated.q_a[1]
q_a[2] <= altsyncram_obt3:auto_generated.q_a[2]
q_a[3] <= altsyncram_obt3:auto_generated.q_a[3]
q_a[4] <= altsyncram_obt3:auto_generated.q_a[4]
q_a[5] <= altsyncram_obt3:auto_generated.q_a[5]
q_a[6] <= altsyncram_obt3:auto_generated.q_a[6]
q_a[7] <= altsyncram_obt3:auto_generated.q_a[7]
q_b[0] <= altsyncram_obt3:auto_generated.q_b[0]
q_b[1] <= altsyncram_obt3:auto_generated.q_b[1]
q_b[2] <= altsyncram_obt3:auto_generated.q_b[2]
q_b[3] <= altsyncram_obt3:auto_generated.q_b[3]
q_b[4] <= altsyncram_obt3:auto_generated.q_b[4]
q_b[5] <= altsyncram_obt3:auto_generated.q_b[5]
q_b[6] <= altsyncram_obt3:auto_generated.q_b[6]
q_b[7] <= altsyncram_obt3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_obt3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst
clk => auk_dspip_bit_reverse_addr_control:rd_addr_inst.clk
clk => between_datasets.CLK
clk => rd_valid.CLK
clk => out_stall_d.CLK
clk => rd_valid_dd.CLK
clk => rd_valid_d.CLK
clk => indexing.CLK
clk => processing_while_write.CLK
clk => auk_dspip_bit_reverse_addr_control:wr_addr_inst.clk
clk => altera_fft_dual_port_ram:real_buf.clock0
reset => auk_dspip_bit_reverse_addr_control:rd_addr_inst.reset
reset => between_datasets.ACLR
reset => rd_valid.ACLR
reset => out_stall_d.ACLR
reset => rd_valid_dd.ACLR
reset => rd_valid_d.ACLR
reset => indexing.ACLR
reset => processing_while_write.ACLR
reset => auk_dspip_bit_reverse_addr_control:wr_addr_inst.reset
reset => altera_fft_dual_port_ram:real_buf.aclr0
enable => wr_enable.IN0
blksize[0] => Add0.IN8
blksize[0] => auk_dspip_bit_reverse_addr_control:rd_addr_inst.blksize[0]
blksize[0] => auk_dspip_bit_reverse_addr_control:wr_addr_inst.blksize[0]
blksize[1] => Add0.IN7
blksize[1] => auk_dspip_bit_reverse_addr_control:rd_addr_inst.blksize[1]
blksize[1] => auk_dspip_bit_reverse_addr_control:wr_addr_inst.blksize[1]
blksize[2] => Add0.IN6
blksize[2] => auk_dspip_bit_reverse_addr_control:rd_addr_inst.blksize[2]
blksize[2] => auk_dspip_bit_reverse_addr_control:wr_addr_inst.blksize[2]
blksize[3] => Add0.IN5
blksize[3] => auk_dspip_bit_reverse_addr_control:rd_addr_inst.blksize[3]
blksize[3] => auk_dspip_bit_reverse_addr_control:wr_addr_inst.blksize[3]
in_valid => rd_enable.IN1
in_valid => wr_enable.IN1
in_valid => out_valid.IN1
in_valid => between_datasets_p.IN1
in_valid => between_datasets.OUTPUTSELECT
in_valid => auk_dspip_bit_reverse_addr_control:wr_addr_inst.valid
in_real[0] => altera_fft_dual_port_ram:real_buf.data_a[8]
in_real[1] => altera_fft_dual_port_ram:real_buf.data_a[9]
in_real[2] => altera_fft_dual_port_ram:real_buf.data_a[10]
in_real[3] => altera_fft_dual_port_ram:real_buf.data_a[11]
in_real[4] => altera_fft_dual_port_ram:real_buf.data_a[12]
in_real[5] => altera_fft_dual_port_ram:real_buf.data_a[13]
in_real[6] => altera_fft_dual_port_ram:real_buf.data_a[14]
in_real[7] => altera_fft_dual_port_ram:real_buf.data_a[15]
in_imag[0] => altera_fft_dual_port_ram:real_buf.data_a[0]
in_imag[1] => altera_fft_dual_port_ram:real_buf.data_a[1]
in_imag[2] => altera_fft_dual_port_ram:real_buf.data_a[2]
in_imag[3] => altera_fft_dual_port_ram:real_buf.data_a[3]
in_imag[4] => altera_fft_dual_port_ram:real_buf.data_a[4]
in_imag[5] => altera_fft_dual_port_ram:real_buf.data_a[5]
in_imag[6] => altera_fft_dual_port_ram:real_buf.data_a[6]
in_imag[7] => altera_fft_dual_port_ram:real_buf.data_a[7]
processing <= processing.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE
out_stall => out_stall_d.DATAIN
out_real[0] <= altera_fft_dual_port_ram:real_buf.q_b[8]
out_real[1] <= altera_fft_dual_port_ram:real_buf.q_b[9]
out_real[2] <= altera_fft_dual_port_ram:real_buf.q_b[10]
out_real[3] <= altera_fft_dual_port_ram:real_buf.q_b[11]
out_real[4] <= altera_fft_dual_port_ram:real_buf.q_b[12]
out_real[5] <= altera_fft_dual_port_ram:real_buf.q_b[13]
out_real[6] <= altera_fft_dual_port_ram:real_buf.q_b[14]
out_real[7] <= altera_fft_dual_port_ram:real_buf.q_b[15]
out_imag[0] <= altera_fft_dual_port_ram:real_buf.q_b[0]
out_imag[1] <= altera_fft_dual_port_ram:real_buf.q_b[1]
out_imag[2] <= altera_fft_dual_port_ram:real_buf.q_b[2]
out_imag[3] <= altera_fft_dual_port_ram:real_buf.q_b[3]
out_imag[4] <= altera_fft_dual_port_ram:real_buf.q_b[4]
out_imag[5] <= altera_fft_dual_port_ram:real_buf.q_b[5]
out_imag[6] <= altera_fft_dual_port_ram:real_buf.q_b[6]
out_imag[7] <= altera_fft_dual_port_ram:real_buf.q_b[7]


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst
clk => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.clk
clk => addr_s[0].CLK
clk => addr_s[1].CLK
clk => addr_s[2].CLK
reset => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.reset
reset => addr_s[0].ACLR
reset => addr_s[1].ACLR
reset => addr_s[2].ACLR
enable => gen_addr.IN0
blksize[0] => Add0.IN8
blksize[1] => Add0.IN7
blksize[1] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[0]
blksize[2] => Add0.IN6
blksize[2] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[1]
blksize[3] => Add0.IN5
blksize[3] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[2]
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
valid => gen_addr.IN1
addr[0] <= addr_s[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr_s[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr_s[2].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
add_a[0] => sum_out.IN0
add_a[1] => sum_out.IN0
add_a[1] => cout.IN0
add_a[1] => cout.IN1
add_a[2] => sum_out.IN0
add_a[2] => cout.IN0
add_b[0] => sum_out.IN1
add_b[1] => sum_out.IN1
add_b[1] => cout.IN1
add_b[1] => cout.IN1
add_b[2] => sum_out.IN1
add_b[2] => cout.IN1
sum_out[0] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[1] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[2] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst
clk => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.clk
clk => addr_s[0].CLK
clk => addr_s[1].CLK
clk => addr_s[2].CLK
reset => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.reset
reset => addr_s[0].ACLR
reset => addr_s[1].ACLR
reset => addr_s[2].ACLR
enable => gen_addr.IN0
blksize[0] => Add0.IN8
blksize[1] => Add0.IN7
blksize[1] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[0]
blksize[2] => Add0.IN6
blksize[2] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[1]
blksize[3] => Add0.IN5
blksize[3] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[2]
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
valid => gen_addr.IN1
addr[0] <= addr_s[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr_s[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr_s[2].DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
add_a[0] => sum_out.IN0
add_a[1] => sum_out.IN0
add_a[1] => cout.IN0
add_a[1] => cout.IN1
add_a[2] => sum_out.IN0
add_a[2] => cout.IN0
add_b[0] => sum_out.IN1
add_b[1] => sum_out.IN1
add_b[1] => cout.IN1
add_b[1] => cout.IN1
add_b[2] => sum_out.IN1
add_b[2] => cout.IN1
sum_out[0] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[1] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[2] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_k9p3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_k9p3:auto_generated.data_a[0]
data_a[1] => altsyncram_k9p3:auto_generated.data_a[1]
data_a[2] => altsyncram_k9p3:auto_generated.data_a[2]
data_a[3] => altsyncram_k9p3:auto_generated.data_a[3]
data_a[4] => altsyncram_k9p3:auto_generated.data_a[4]
data_a[5] => altsyncram_k9p3:auto_generated.data_a[5]
data_a[6] => altsyncram_k9p3:auto_generated.data_a[6]
data_a[7] => altsyncram_k9p3:auto_generated.data_a[7]
data_a[8] => altsyncram_k9p3:auto_generated.data_a[8]
data_a[9] => altsyncram_k9p3:auto_generated.data_a[9]
data_a[10] => altsyncram_k9p3:auto_generated.data_a[10]
data_a[11] => altsyncram_k9p3:auto_generated.data_a[11]
data_a[12] => altsyncram_k9p3:auto_generated.data_a[12]
data_a[13] => altsyncram_k9p3:auto_generated.data_a[13]
data_a[14] => altsyncram_k9p3:auto_generated.data_a[14]
data_a[15] => altsyncram_k9p3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_k9p3:auto_generated.address_a[0]
address_a[1] => altsyncram_k9p3:auto_generated.address_a[1]
address_a[2] => altsyncram_k9p3:auto_generated.address_a[2]
address_b[0] => altsyncram_k9p3:auto_generated.address_b[0]
address_b[1] => altsyncram_k9p3:auto_generated.address_b[1]
address_b[2] => altsyncram_k9p3:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_k9p3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_k9p3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_k9p3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_k9p3:auto_generated.q_b[0]
q_b[1] <= altsyncram_k9p3:auto_generated.q_b[1]
q_b[2] <= altsyncram_k9p3:auto_generated.q_b[2]
q_b[3] <= altsyncram_k9p3:auto_generated.q_b[3]
q_b[4] <= altsyncram_k9p3:auto_generated.q_b[4]
q_b[5] <= altsyncram_k9p3:auto_generated.q_b[5]
q_b[6] <= altsyncram_k9p3:auto_generated.q_b[6]
q_b[7] <= altsyncram_k9p3:auto_generated.q_b[7]
q_b[8] <= altsyncram_k9p3:auto_generated.q_b[8]
q_b[9] <= altsyncram_k9p3:auto_generated.q_b[9]
q_b[10] <= altsyncram_k9p3:auto_generated.q_b[10]
q_b[11] <= altsyncram_k9p3:auto_generated.q_b[11]
q_b[12] <= altsyncram_k9p3:auto_generated.q_b[12]
q_b[13] <= altsyncram_k9p3:auto_generated.q_b[13]
q_b[14] <= altsyncram_k9p3:auto_generated.q_b[14]
q_b[15] <= altsyncram_k9p3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k9p3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => source_data[0]~reg0.CLK
clk => source_data[1]~reg0.CLK
clk => source_data[2]~reg0.CLK
clk => source_data[3]~reg0.CLK
clk => source_data[4]~reg0.CLK
clk => source_data[5]~reg0.CLK
clk => source_data[6]~reg0.CLK
clk => source_data[7]~reg0.CLK
clk => source_data[8]~reg0.CLK
clk => source_data[9]~reg0.CLK
clk => source_data[10]~reg0.CLK
clk => source_data[11]~reg0.CLK
clk => source_data[12]~reg0.CLK
clk => source_data[13]~reg0.CLK
clk => source_data[14]~reg0.CLK
clk => source_data[15]~reg0.CLK
clk => in_data_shunt[0][0].CLK
clk => in_data_shunt[0][1].CLK
clk => in_data_shunt[0][2].CLK
clk => in_data_shunt[0][3].CLK
clk => in_data_shunt[0][4].CLK
clk => in_data_shunt[0][5].CLK
clk => in_data_shunt[0][6].CLK
clk => in_data_shunt[0][7].CLK
clk => in_data_shunt[0][8].CLK
clk => in_data_shunt[0][9].CLK
clk => in_data_shunt[0][10].CLK
clk => in_data_shunt[0][11].CLK
clk => in_data_shunt[0][12].CLK
clk => in_data_shunt[0][13].CLK
clk => in_data_shunt[0][14].CLK
clk => in_data_shunt[0][15].CLK
clk => in_data_shunt[1][0].CLK
clk => in_data_shunt[1][1].CLK
clk => in_data_shunt[1][2].CLK
clk => in_data_shunt[1][3].CLK
clk => in_data_shunt[1][4].CLK
clk => in_data_shunt[1][5].CLK
clk => in_data_shunt[1][6].CLK
clk => in_data_shunt[1][7].CLK
clk => in_data_shunt[1][8].CLK
clk => in_data_shunt[1][9].CLK
clk => in_data_shunt[1][10].CLK
clk => in_data_shunt[1][11].CLK
clk => in_data_shunt[1][12].CLK
clk => in_data_shunt[1][13].CLK
clk => in_data_shunt[1][14].CLK
clk => in_data_shunt[1][15].CLK
clk => source_stall_s.CLK
clk => state~1.DATAIN
reset => data_count[0].ACLR
reset => data_count[1].ACLR
reset => data_count[2].ACLR
reset => data_count[3].ACLR
reset => source_data[0]~reg0.ACLR
reset => source_data[1]~reg0.ACLR
reset => source_data[2]~reg0.ACLR
reset => source_data[3]~reg0.ACLR
reset => source_data[4]~reg0.ACLR
reset => source_data[5]~reg0.ACLR
reset => source_data[6]~reg0.ACLR
reset => source_data[7]~reg0.ACLR
reset => source_data[8]~reg0.ACLR
reset => source_data[9]~reg0.ACLR
reset => source_data[10]~reg0.ACLR
reset => source_data[11]~reg0.ACLR
reset => source_data[12]~reg0.ACLR
reset => source_data[13]~reg0.ACLR
reset => source_data[14]~reg0.ACLR
reset => source_data[15]~reg0.ACLR
reset => in_data_shunt[0][0].ACLR
reset => in_data_shunt[0][1].ACLR
reset => in_data_shunt[0][2].ACLR
reset => in_data_shunt[0][3].ACLR
reset => in_data_shunt[0][4].ACLR
reset => in_data_shunt[0][5].ACLR
reset => in_data_shunt[0][6].ACLR
reset => in_data_shunt[0][7].ACLR
reset => in_data_shunt[0][8].ACLR
reset => in_data_shunt[0][9].ACLR
reset => in_data_shunt[0][10].ACLR
reset => in_data_shunt[0][11].ACLR
reset => in_data_shunt[0][12].ACLR
reset => in_data_shunt[0][13].ACLR
reset => in_data_shunt[0][14].ACLR
reset => in_data_shunt[0][15].ACLR
reset => in_data_shunt[1][0].ACLR
reset => in_data_shunt[1][1].ACLR
reset => in_data_shunt[1][2].ACLR
reset => in_data_shunt[1][3].ACLR
reset => in_data_shunt[1][4].ACLR
reset => in_data_shunt[1][5].ACLR
reset => in_data_shunt[1][6].ACLR
reset => in_data_shunt[1][7].ACLR
reset => in_data_shunt[1][8].ACLR
reset => in_data_shunt[1][9].ACLR
reset => in_data_shunt[1][10].ACLR
reset => in_data_shunt[1][11].ACLR
reset => in_data_shunt[1][12].ACLR
reset => in_data_shunt[1][13].ACLR
reset => in_data_shunt[1][14].ACLR
reset => in_data_shunt[1][15].ACLR
reset => source_stall_s.ACLR
reset => state~3.DATAIN
in_blk[0] => Add0.IN8
in_blk[1] => Add0.IN7
in_blk[2] => Add0.IN6
in_blk[3] => Add0.IN5
in_valid => next_state.OUTPUTSELECT
in_valid => Selector1.IN3
in_valid => shunt_p.IN0
in_valid => out_data_p.IN0
in_valid => out_data_p.IN0
in_valid => next_state.OUTPUTSELECT
in_valid => next_state.OUTPUTSELECT
in_valid => next_state.OUTPUTSELECT
in_valid => Selector0.IN1
source_stall <= source_stall_s.DB_MAX_OUTPUT_PORT_TYPE
in_data[0] => in_data_shunt.DATAB
in_data[0] => source_data.DATAB
in_data[0] => in_data_shunt[1][0].DATAIN
in_data[1] => in_data_shunt.DATAB
in_data[1] => source_data.DATAB
in_data[1] => in_data_shunt[1][1].DATAIN
in_data[2] => in_data_shunt.DATAB
in_data[2] => source_data.DATAB
in_data[2] => in_data_shunt[1][2].DATAIN
in_data[3] => in_data_shunt.DATAB
in_data[3] => source_data.DATAB
in_data[3] => in_data_shunt[1][3].DATAIN
in_data[4] => in_data_shunt.DATAB
in_data[4] => source_data.DATAB
in_data[4] => in_data_shunt[1][4].DATAIN
in_data[5] => in_data_shunt.DATAB
in_data[5] => source_data.DATAB
in_data[5] => in_data_shunt[1][5].DATAIN
in_data[6] => in_data_shunt.DATAB
in_data[6] => source_data.DATAB
in_data[6] => in_data_shunt[1][6].DATAIN
in_data[7] => in_data_shunt.DATAB
in_data[7] => source_data.DATAB
in_data[7] => in_data_shunt[1][7].DATAIN
in_data[8] => in_data_shunt.DATAB
in_data[8] => source_data.DATAB
in_data[8] => in_data_shunt[1][8].DATAIN
in_data[9] => in_data_shunt.DATAB
in_data[9] => source_data.DATAB
in_data[9] => in_data_shunt[1][9].DATAIN
in_data[10] => in_data_shunt.DATAB
in_data[10] => source_data.DATAB
in_data[10] => in_data_shunt[1][10].DATAIN
in_data[11] => in_data_shunt.DATAB
in_data[11] => source_data.DATAB
in_data[11] => in_data_shunt[1][11].DATAIN
in_data[12] => in_data_shunt.DATAB
in_data[12] => source_data.DATAB
in_data[12] => in_data_shunt[1][12].DATAIN
in_data[13] => in_data_shunt.DATAB
in_data[13] => source_data.DATAB
in_data[13] => in_data_shunt[1][13].DATAIN
in_data[14] => in_data_shunt.DATAB
in_data[14] => source_data.DATAB
in_data[14] => in_data_shunt[1][14].DATAIN
in_data[15] => in_data_shunt.DATAB
in_data[15] => source_data.DATAB
in_data[15] => in_data_shunt[1][15].DATAIN
source_valid <= source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
source_ready => stall_p.IN1
source_ready => shunt_p.IN0
source_ready => out_data_p.IN1
source_ready => out_data_p.IN1
source_ready => next_state.DATAA
source_ready => next_state.DATAB
source_ready => stall_p.IN1
source_ready => next_state.DATAA
source_ready => next_state.DATAB
source_ready => next_state.DATAA
source_ready => shunt_p.IN1
source_sop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
source_eop <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
source_data[0] <= source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[1] <= source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[2] <= source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[3] <= source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[4] <= source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[5] <= source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[6] <= source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[7] <= source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[8] <= source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[9] <= source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[10] <= source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[11] <= source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[12] <= source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[13] <= source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[14] <= source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[15] <= source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|qpsk:inst
CLOCK_50 => vga_clk_reg.CLK
parallel_out[0] <= parallel_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
parallel_out[1] <= parallel_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iz_signal[0] <= I_signal[0].DB_MAX_OUTPUT_PORT_TYPE
Iz_signal[1] <= I_signal[1].DB_MAX_OUTPUT_PORT_TYPE
Iz_signal[2] <= I_signal[0].DB_MAX_OUTPUT_PORT_TYPE
Iz_signal[3] <= I_signal[1].DB_MAX_OUTPUT_PORT_TYPE
Iz_signal[4] <= <VCC>
Iz_signal[5] <= <VCC>
Iz_signal[6] <= <VCC>
Iz_signal[7] <= <GND>
Qz_signal[0] <= Q_signal[0].DB_MAX_OUTPUT_PORT_TYPE
Qz_signal[1] <= Q_signal[1].DB_MAX_OUTPUT_PORT_TYPE
Qz_signal[2] <= Q_signal[0].DB_MAX_OUTPUT_PORT_TYPE
Qz_signal[3] <= Q_signal[1].DB_MAX_OUTPUT_PORT_TYPE
Qz_signal[4] <= <VCC>
Qz_signal[5] <= <VCC>
Qz_signal[6] <= <VCC>
Qz_signal[7] <= <GND>
iVGA_CLK <= vga_clk_reg.DB_MAX_OUTPUT_PORT_TYPE


|ofdm_transmitter|call:inst4
clk => output_sink_eop~reg0.CLK
clk => output_sink_sop~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
reset_n <= <GND>
output_sink_error[0] <= <GND>
output_sink_error[1] <= <GND>
output_sink_sop <= output_sink_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_sink_eop <= output_sink_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_fftpts_in[0] <= <GND>
output_fftpts_in[1] <= <GND>
output_fftpts_in[2] <= <GND>
output_fftpts_in[3] <= <VCC>
output_fftpts_out[0] <= <GND>
output_fftpts_out[1] <= <GND>
output_fftpts_out[2] <= <GND>
output_fftpts_out[3] <= <VCC>


