\hypertarget{union__hw__pit__tctrln}{}\section{\+\_\+hw\+\_\+pit\+\_\+tctrln Union Reference}
\label{union__hw__pit__tctrln}\index{\+\_\+hw\+\_\+pit\+\_\+tctrln@{\+\_\+hw\+\_\+pit\+\_\+tctrln}}


H\+W\+\_\+\+P\+I\+T\+\_\+\+T\+C\+T\+R\+Ln -\/ Timer Control Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+pit.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__pit__tctrln_1_1__hw__pit__tctrln__bitfields}{\+\_\+hw\+\_\+pit\+\_\+tctrln\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__pit__tctrln_ad2a633ac922811734e79e02253bac6cf}{}\label{union__hw__pit__tctrln_ad2a633ac922811734e79e02253bac6cf}

\item 
struct \hyperlink{struct__hw__pit__tctrln_1_1__hw__pit__tctrln__bitfields}{\+\_\+hw\+\_\+pit\+\_\+tctrln\+::\+\_\+hw\+\_\+pit\+\_\+tctrln\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__pit__tctrln_aa5b3b405151ba1b985081e94538ba157}{}\label{union__hw__pit__tctrln_aa5b3b405151ba1b985081e94538ba157}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+P\+I\+T\+\_\+\+T\+C\+T\+R\+Ln -\/ Timer Control Register (RW) 

Reset value\+: 0x00000000U

These registers contain the control bits for each timer. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+pit.\+h\end{DoxyCompactItemize}
