
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.100252                       # Number of seconds simulated
sim_ticks                                100251656799                       # Number of ticks simulated
final_tick                               627245554077                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 171911                       # Simulator instruction rate (inst/s)
host_op_rate                                   216770                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5228926                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903568                       # Number of bytes of host memory used
host_seconds                                 19172.51                       # Real time elapsed on the host
sim_insts                                  3295973000                       # Number of instructions simulated
sim_ops                                    4156027062                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1941120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       990080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       604800                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3541248                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1567232                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1567232                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15165                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7735                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4725                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27666                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12244                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12244                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16598                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     19362473                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16598                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9875947                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        19152                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6032818                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                35323586                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16598                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16598                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        19152                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              52348                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15632979                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15632979                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15632979                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16598                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     19362473                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16598                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9875947                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        19152                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6032818                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               50956564                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               240411648                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21941134                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17775485                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014336                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8994560                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8281946                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2466853                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91310                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185682131                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121927978                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21941134                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10748799                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26714733                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6171415                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3992302                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11622855                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2015294                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220500639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.679613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.052091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       193785906     87.88%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2483706      1.13%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1959387      0.89%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4590661      2.08%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          998436      0.45%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1554846      0.71%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1183924      0.54%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          741168      0.34%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13202605      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220500639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091265                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.507163                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183620113                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6113584                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26610508                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        86586                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4069842                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3782013                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42259                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149565476                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        76162                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4069842                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184123367                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1570762                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3137024                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26163599                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1436039                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149429951                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        19396                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        275320                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       539220                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       182829                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210184983                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697264881                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697264881                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39489465                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37810                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        21270                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4718118                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14548214                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7218181                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       133169                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1603226                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148367512                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37790                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139359739                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       142707                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24789818                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51560758                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4722                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    220500639                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.632015                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.303057                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160432834     72.76%     72.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25737991     11.67%     84.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12480893      5.66%     90.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8337534      3.78%     93.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7732656      3.51%     97.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2593580      1.18%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2676399      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379574      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129178      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220500639                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         399619     58.90%     58.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        139712     20.59%     79.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       139126     20.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117047442     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2112996      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13022704      9.34%     94.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160063      5.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139359739                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.579671                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             678457                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004868                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500041279                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173195593                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135790566                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140038196                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       349109                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3314277                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1010                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          473                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       192455                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4069842                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1029226                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        96050                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148405302                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         9870                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14548214                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7218181                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        21256                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         81434                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          473                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1097166                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1140859                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2238025                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136824235                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12574241                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2535502                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19732934                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19397225                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7158693                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.569125                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135791351                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135790566                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80422613                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221994271                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.564825                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362273                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25597295                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2017993                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216430797                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.567430                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.371814                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    164848707     76.17%     76.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24279184     11.22%     87.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10604170      4.90%     92.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6016439      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4361842      2.02%     97.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1710629      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1325860      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954859      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2329107      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216430797                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2329107                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362508368                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300883272                       # The number of ROB writes
system.switch_cpus0.timesIdled                3013013                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19911009                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.404116                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.404116                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.415953                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.415953                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616302201                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189114165                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138103055                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               240411648                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19806025                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16192470                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1929740                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8095384                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7770918                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2029740                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87318                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    190741541                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             111275286                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19806025                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9800658                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23180939                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5355547                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4222612                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11686134                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1931186                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    221538713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.960454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       198357774     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1113985      0.50%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1696903      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2318562      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2382365      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1991739      0.90%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1127720      0.51%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1663680      0.75%     95.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10885985      4.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    221538713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082384                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462853                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       188563909                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6418452                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23119130                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        43841                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3393379                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3269253                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          243                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     136338247                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1329                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3393379                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       189096238                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1293989                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3782475                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22639771                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1332859                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     136252210                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          815                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        301752                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       532419                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          643                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    189342549                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    634131818                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    634131818                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163629936                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25712613                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37516                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21542                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3878133                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12938883                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7095769                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       125575                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1536597                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         136064350                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37504                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        129046839                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26121                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15494699                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36811246                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5556                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    221538713                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582502                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.271551                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    166969816     75.37%     75.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22247618     10.04%     85.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11505131      5.19%     90.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8671376      3.91%     94.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6737659      3.04%     97.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2707344      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1720617      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       869443      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       109709      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    221538713                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          23038     10.04%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         85302     37.18%     47.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       121115     52.78%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    108115535     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2001782      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15974      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11872347      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7041201      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     129046839                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.536774                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             229455                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001778                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    479887967                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    151596887                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    127104029                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     129276294                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       302202                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2140750                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          334                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       174474                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          100                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3393379                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1027357                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       122718                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    136101854                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62482                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12938883                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7095769                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21530                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         90534                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          334                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1122938                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1100091                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2223029                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    127286859                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11196064                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1759980                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18235522                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17993608                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7039458                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.529454                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             127104170                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            127104029                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         73171325                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        196006134                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.528693                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373311                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95830725                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    117779941                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18329374                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31948                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1961300                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    218145334                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.539915                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.389769                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    169989874     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23745862     10.89%     88.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9025722      4.14%     92.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4351794      1.99%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3602774      1.65%     96.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2152589      0.99%     97.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1826885      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       806770      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2643064      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    218145334                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95830725                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     117779941                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17719428                       # Number of memory references committed
system.switch_cpus1.commit.loads             10798133                       # Number of loads committed
system.switch_cpus1.commit.membars              15974                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16892263                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106162796                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2403205                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2643064                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           351611585                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          275612223                       # The number of ROB writes
system.switch_cpus1.timesIdled                2970485                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18872935                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95830725                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            117779941                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95830725                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.508712                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.508712                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.398611                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.398611                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       573675273                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      176365869                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      126888270                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31948                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               240411648                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21542229                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17679975                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2007687                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8806576                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8462317                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2143785                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94193                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    192827735                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             118262087                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21542229                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10606102                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25491757                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5589673                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5470137                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11662649                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1998762                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    227354210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.637741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.000258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       201862453     88.79%     88.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1916061      0.84%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3444006      1.51%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2028847      0.89%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1665942      0.73%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1459584      0.64%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          820695      0.36%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2036357      0.90%     94.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12120265      5.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    227354210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089606                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.491915                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       191217610                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7092412                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         25417282                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        62533                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3564367                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3538409                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          214                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     144931319                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1230                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3564367                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       191518863                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         665204                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      5540454                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25162076                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       903241                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     144878800                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         96634                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       520609                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    204144813                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    672407109                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    672407109                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173209708                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        30935101                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34462                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17254                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2595270                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13415316                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7254335                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        70608                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1653414                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         143755622                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34462                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        136982589                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        60488                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17172619                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     35590776                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    227354210                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.602507                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.289578                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    170313924     74.91%     74.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22693492      9.98%     84.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11878263      5.22%     90.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8389904      3.69%     93.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8365427      3.68%     97.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2982712      1.31%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2294325      1.01%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       267663      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       168500      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    227354210                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          50216     13.75%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162287     44.44%     58.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       152676     41.81%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115573107     84.37%     84.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1881136      1.37%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17208      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12275149      8.96%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7235989      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     136982589                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.569783                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             365179                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002666                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    501745055                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    160962943                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134654046                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     137347768                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       279424                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2160007                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        96740                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3564367                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         464914                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        54713                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    143790084                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        82909                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13415316                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7254335                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17254                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         45383                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1154091                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1050989                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2205080                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    135432533                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12185448                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1550056                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19421433                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19184248                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7235985                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.563336                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134654106                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134654046                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         78793842                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        214588399                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.560098                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.367186                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100709335                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124139034                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     19651295                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34416                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2024727                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    223789843                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.554713                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.406360                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    173111719     77.35%     77.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24716885     11.04%     88.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9484238      4.24%     92.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4994278      2.23%     94.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4237580      1.89%     96.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2016767      0.90%     97.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       950089      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1490146      0.67%     98.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2788141      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    223789843                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100709335                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124139034                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18412900                       # Number of memory references committed
system.switch_cpus2.commit.loads             11255305                       # Number of loads committed
system.switch_cpus2.commit.membars              17208                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18011187                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111757303                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2567640                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2788141                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           364792031                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          291145029                       # The number of ROB writes
system.switch_cpus2.timesIdled                2840205                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               13057438                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100709335                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124139034                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100709335                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.387183                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.387183                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.418904                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.418904                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       608991311                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      188104396                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      134268446                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34416                       # number of misc regfile writes
system.l2.replacements                          27666                       # number of replacements
system.l2.tagsinuse                      32767.976427                       # Cycle average of tags in use
system.l2.total_refs                          1630751                       # Total number of references to valid blocks.
system.l2.sampled_refs                          60434                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.983999                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1194.114629                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.551178                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5433.334393                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.905186                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3411.607504                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.586156                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2108.170000                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           7454.660540                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8326.428229                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4805.618612                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.036441                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000322                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.165812                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000363                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.104114                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000354                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.064336                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.227498                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.254102                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.146656                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        58085                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        42543                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28393                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  129021                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            53851                       # number of Writeback hits
system.l2.Writeback_hits::total                 53851                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        58085                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        42543                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28393                       # number of demand (read+write) hits
system.l2.demand_hits::total                   129021                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        58085                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        42543                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28393                       # number of overall hits
system.l2.overall_hits::total                  129021                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15165                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         7730                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4725                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 27661                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15165                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7735                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4725                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27666                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15165                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7735                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4725                       # number of overall misses
system.l2.overall_misses::total                 27666                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1920978                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2477204684                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1879902                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1272088451                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2263216                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    791088086                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4546445317                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       735915                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        735915                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1920978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2477204684                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1879902                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1272824366                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2263216                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    791088086                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4547181232                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1920978                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2477204684                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1879902                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1272824366                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2263216                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    791088086                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4547181232                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73250                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        50273                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33118                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              156682                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        53851                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             53851                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73250                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        50278                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33118                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               156687                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73250                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        50278                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33118                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              156687                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.207031                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.153760                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.142672                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.176542                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.207031                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.153845                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.142672                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.176569                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.207031                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.153845                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.142672                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.176569                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 147767.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 163350.127530                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 144607.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164565.129495                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 150881.066667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 167426.049947                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164363.013521                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data       147183                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       147183                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 147767.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 163350.127530                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 144607.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164553.893471                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 150881.066667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 167426.049947                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164359.908624                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 147767.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 163350.127530                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 144607.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164553.893471                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 150881.066667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 167426.049947                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164359.908624                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12244                       # number of writebacks
system.l2.writebacks::total                     12244                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15165                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         7730                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4725                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            27661                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         7735                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4725                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27666                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         7735                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4725                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27666                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1162772                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1593504599                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1124263                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    821588276                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1388519                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    515894104                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2934662533                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       445561                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       445561                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1162772                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1593504599                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1124263                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    822033837                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1388519                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    515894104                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2935108094                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1162772                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1593504599                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1124263                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    822033837                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1388519                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    515894104                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2935108094                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.207031                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.153760                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.142672                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.176542                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.207031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.153845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.142672                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.176569                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.207031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.153845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.142672                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.176569                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        89444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105077.784306                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 86481.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106285.676067                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 92567.933333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 109183.937354                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106093.869817                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 89112.200000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89112.200000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        89444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 105077.784306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 86481.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106274.574919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 92567.933333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 109183.937354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106090.800766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        89444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 105077.784306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 86481.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106274.574919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 92567.933333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 109183.937354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106090.800766                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996637                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011630464                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060347.177189                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996637                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11622840                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11622840                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11622840                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11622840                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11622840                       # number of overall hits
system.cpu0.icache.overall_hits::total       11622840                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2420342                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2420342                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2420342                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2420342                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2420342                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2420342                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11622855                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11622855                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11622855                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11622855                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11622855                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11622855                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 161356.133333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 161356.133333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 161356.133333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 161356.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 161356.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 161356.133333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2028878                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2028878                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2028878                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2028878                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2028878                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2028878                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156067.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 156067.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 156067.538462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 156067.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 156067.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 156067.538462                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73250                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179483489                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73506                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2441.752905                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.001706                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.998294                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902350                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097650                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9417883                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9417883                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21013                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21013                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16410541                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16410541                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16410541                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16410541                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       180271                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       180271                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       180271                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        180271                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       180271                       # number of overall misses
system.cpu0.dcache.overall_misses::total       180271                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18403376279                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18403376279                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  18403376279                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18403376279                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  18403376279                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18403376279                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9598154                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9598154                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16590812                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16590812                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16590812                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16590812                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018782                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018782                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010866                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010866                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010866                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010866                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 102087.281254                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 102087.281254                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 102087.281254                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 102087.281254                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 102087.281254                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 102087.281254                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21276                       # number of writebacks
system.cpu0.dcache.writebacks::total            21276                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107021                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107021                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107021                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107021                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107021                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107021                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73250                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73250                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73250                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73250                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73250                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73250                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6426283751                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6426283751                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6426283751                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6426283751                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6426283751                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6426283751                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007632                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007632                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004415                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004415                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004415                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004415                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87730.836191                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87730.836191                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 87730.836191                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87730.836191                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 87730.836191                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87730.836191                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.996634                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009839850                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2048356.693712                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996634                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790059                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11686116                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11686116                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11686116                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11686116                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11686116                       # number of overall hits
system.cpu1.icache.overall_hits::total       11686116                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2743054                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2743054                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2743054                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2743054                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2743054                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2743054                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11686134                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11686134                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11686134                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11686134                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11686134                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11686134                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 152391.888889                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 152391.888889                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 152391.888889                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 152391.888889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 152391.888889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 152391.888889                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1988211                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1988211                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1988211                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1988211                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1988211                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1988211                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 152939.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 152939.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 152939.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 152939.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 152939.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 152939.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50278                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170896770                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50534                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3381.817588                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.199053                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.800947                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910934                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089066                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8215773                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8215773                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6885535                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6885535                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16783                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16783                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15974                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15974                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15101308                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15101308                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15101308                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15101308                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       143081                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       143081                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2838                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2838                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       145919                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        145919                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       145919                       # number of overall misses
system.cpu1.dcache.overall_misses::total       145919                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14265762229                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14265762229                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    416665213                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    416665213                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14682427442                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14682427442                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14682427442                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14682427442                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8358854                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8358854                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6888373                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6888373                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15974                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15974                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15247227                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15247227                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15247227                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15247227                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017117                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017117                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000412                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000412                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009570                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009570                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009570                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009570                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 99704.099279                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99704.099279                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 146816.495067                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 146816.495067                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 100620.395164                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100620.395164                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 100620.395164                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100620.395164                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1063396                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 88616.333333                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23199                       # number of writebacks
system.cpu1.dcache.writebacks::total            23199                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        92808                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        92808                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2833                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2833                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        95641                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        95641                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        95641                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        95641                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50273                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50273                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50278                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50278                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50278                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50278                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4137951684                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4137951684                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       777415                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       777415                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4138729099                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4138729099                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4138729099                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4138729099                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006014                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006014                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003298                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003298                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003298                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003298                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82309.623138                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82309.623138                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       155483                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       155483                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 82316.900016                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82316.900016                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 82316.900016                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82316.900016                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               460.996889                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1012957107                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2197303.919740                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.996889                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024033                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738777                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11662632                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11662632                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11662632                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11662632                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11662632                       # number of overall hits
system.cpu2.icache.overall_hits::total       11662632                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2781246                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2781246                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2781246                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2781246                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2781246                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2781246                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11662649                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11662649                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11662649                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11662649                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11662649                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11662649                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 163602.705882                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 163602.705882                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 163602.705882                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 163602.705882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 163602.705882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 163602.705882                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2389071                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2389071                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2389071                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2389071                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2389071                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2389071                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 159271.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 159271.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 159271.400000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 159271.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 159271.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 159271.400000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33118                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               162682490                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33374                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4874.527776                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.219299                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.780701                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.903200                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.096800                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9080973                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9080973                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7123179                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7123179                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17241                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17241                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17208                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17208                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16204152                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16204152                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16204152                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16204152                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        85111                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        85111                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        85111                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         85111                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        85111                       # number of overall misses
system.cpu2.dcache.overall_misses::total        85111                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7708188675                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7708188675                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7708188675                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7708188675                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7708188675                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7708188675                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9166084                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9166084                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7123179                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7123179                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17208                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17208                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16289263                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16289263                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16289263                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16289263                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009285                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009285                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005225                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005225                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005225                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005225                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 90566.303709                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 90566.303709                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 90566.303709                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 90566.303709                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 90566.303709                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 90566.303709                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9376                       # number of writebacks
system.cpu2.dcache.writebacks::total             9376                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        51993                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        51993                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        51993                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        51993                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        51993                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        51993                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33118                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33118                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33118                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33118                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33118                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33118                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2690424401                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2690424401                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2690424401                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2690424401                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2690424401                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2690424401                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002033                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002033                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002033                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 81237.526451                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 81237.526451                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 81237.526451                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 81237.526451                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 81237.526451                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 81237.526451                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
