#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: C:\pango\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19042
#Hostname: DESKTOP-C9S5NJE
Generated by Fabric Compiler (version 2020.3 build 62942) at Thu Jun  3 23:39:43 2021
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[3]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[4]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[5]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[6]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[7]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'i2c0_sck' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'i2c0_sck' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i2c0_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'i2c0_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SD_DCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SD_MOSI' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SD_nCS' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'TX' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos_xclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'finish_flag' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l0_sgmii_clk_shft' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_tx_en' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'req_flag' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_cs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_mosi' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'RX' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'SD_MISO' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_vsync' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_in0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rx_dv' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi0_miso' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Thu Jun  3 23:40:24 2021
| Design       : m1_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_50m               20.000       {0 10}         Declared                 1           1  {ex_clk_50m}
 pclk                     20.000       {0 10}         Generated (clk_in_50m)
                                                                             159           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 axi_clk0                 10.000       {0 5}          Generated (clk_in_50m)
                                                                            4931           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2}
 cmos_pclk_Inferred       1000.000     {0 500}        Declared                70           0  {cmos_pclk}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (clk_in_50m)
                                                                             222           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.000        {0 1}          Generated (clk_in_50m)
                                                                              21           1  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                          4.000        {0 2}          Generated (clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/DQSI_DEL}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/DQSI_DEL}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK_DEL}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK_DEL}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 rx_clki_Inferred         1000.000     {0 500}        Declared               461           0  {rx_clki}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               cmos_pclk_Inferred                      
 Inferred_clock_group_0        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
 Inferred_clock_group_1        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
 Inferred_clock_group_2        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
 Inferred_clock_group_3        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
 Inferred_clock_group_4        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
 Inferred_clock_group_5        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
 Inferred_clock_group_6        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_7        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
 Inferred_clock_group_8        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
 Inferred_clock_group_9        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
 Inferred_clock_group_10       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
 Inferred_clock_group_11       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
 Inferred_clock_group_12       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
 Inferred_clock_group_13       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
 Inferred_clock_group_14       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
 Inferred_clock_group_15       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_16       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
 Inferred_clock_group_17       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
 Inferred_clock_group_18       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
 Inferred_clock_group_19       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
 Inferred_clock_group_20       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
 Inferred_clock_group_21       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
 Inferred_clock_group_22       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
 Inferred_clock_group_23       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
 Inferred_clock_group_24       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
 Inferred_clock_group_25       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_26       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
 Inferred_clock_group_27       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
 Inferred_clock_group_28       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
 Inferred_clock_group_29       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
 Inferred_clock_group_30       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
 Inferred_clock_group_31       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
 Inferred_clock_group_32       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
 Inferred_clock_group_33       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
 Inferred_clock_group_34       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
 Inferred_clock_group_35       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
 Inferred_clock_group_36       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
 Inferred_clock_group_37       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
 Inferred_clock_group_38       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
 Inferred_clock_group_39       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
 Inferred_clock_group_40       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_41       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
 Inferred_clock_group_42       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
 Inferred_clock_group_43       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
 Inferred_clock_group_44       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
 Inferred_clock_group_45       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
 Inferred_clock_group_46       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
 Inferred_clock_group_47       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
 Inferred_clock_group_48       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
 Inferred_clock_group_49       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
 Inferred_clock_group_50       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
 Inferred_clock_group_51       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
 Inferred_clock_group_52       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
 Inferred_clock_group_53       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
 Inferred_clock_group_54       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
 Inferred_clock_group_55       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
 Inferred_clock_group_56       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
 Inferred_clock_group_57       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
 Inferred_clock_group_58       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
 Inferred_clock_group_59       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
 Inferred_clock_group_60       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
 Inferred_clock_group_61       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
 Inferred_clock_group_62       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
 Inferred_clock_group_63       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
 Inferred_clock_group_64       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
 Inferred_clock_group_65       asynchronous               rx_clki_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_50m                  50.000 MHz    1420.455 MHz         20.000          0.704         19.296
 pclk                        50.000 MHz     147.427 MHz         20.000          6.783         13.217
 axi_clk0                   100.000 MHz     101.061 MHz         10.000          9.895          0.105
 cmos_pclk_Inferred           1.000 MHz     212.224 MHz       1000.000          4.712        995.288
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     139.451 MHz         10.000          7.171          2.829
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            500.000 MHz    1360.544 MHz          2.000          0.735          1.265
 rx_clki_Inferred             1.000 MHz     146.434 MHz       1000.000          6.829        993.171
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_50m             clk_in_50m                  19.296       0.000              0              1
 pclk                   pclk                        13.217       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         1.814       0.000              0             10
 axi_clk0               axi_clk0                     0.105       0.000              0          20174
 cmos_pclk_Inferred     cmos_pclk_Inferred         995.288       0.000              0            177
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.829       0.000              0           1092
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     6.543       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.265       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.048       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred           993.171       0.000              0           1457
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_50m             clk_in_50m                   0.448       0.000              0              1
 pclk                   pclk                         0.375       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         0.153       0.000              0             10
 axi_clk0               axi_clk0                    -0.002      -0.008              4          20174
 cmos_pclk_Inferred     cmos_pclk_Inferred           0.234       0.000              0            177
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.259       0.000              0           1092
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.446       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.415       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.721       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred             0.205       0.000              0           1457
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 axi_clk0               clk_in_50m                   2.608       0.000              0              1
 pclk                   pclk                        17.692       0.000              0            128
 axi_clk0               axi_clk0                     3.547       0.000              0           4139
 pclk                   axi_clk0                     3.051       0.000              0              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.213       0.000              0             35
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     5.898       0.000              0            125
 rx_clki_Inferred       rx_clki_Inferred           997.133       0.000              0            423
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 axi_clk0               clk_in_50m                   5.097       0.000              0              1
 pclk                   pclk                         0.561       0.000              0            128
 axi_clk0               axi_clk0                     0.550       0.000              0           4139
 pclk                   axi_clk0                     4.285       0.000              0              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.485       0.000              0             35
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.799       0.000              0            125
 rx_clki_Inferred       rx_clki_Inferred             0.848       0.000              0            423
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_50m                                          9.491       0.000              0              1
 pclk                                                5.734       0.000              0            159
 axi_clk0                                            1.609       0.000              0           4931
 cmos_pclk_Inferred                                499.011       0.000              0             70
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.734       0.000              0            222
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.142       0.000              0             21
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.320       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
 rx_clki_Inferred                                  498.376       0.000              0            461
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_50m             clk_in_50m                  19.428       0.000              0              1
 pclk                   pclk                        14.830       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         2.036       0.000              0             10
 axi_clk0               axi_clk0                     1.788       0.000              0          20174
 cmos_pclk_Inferred     cmos_pclk_Inferred         996.187       0.000              0            177
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     3.145       0.000              0           1092
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     7.287       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.350       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.514       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred           994.558       0.000              0           1457
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_50m             clk_in_50m                   0.391       0.000              0              1
 pclk                   pclk                         0.342       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         0.428       0.000              0             10
 axi_clk0               axi_clk0                     0.070       0.000              0          20174
 cmos_pclk_Inferred     cmos_pclk_Inferred           0.275       0.000              0            177
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.297       0.000              0           1092
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.439       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.374       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.639       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred             0.266       0.000              0           1457
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 axi_clk0               clk_in_50m                   3.796       0.000              0              1
 pclk                   pclk                        18.192       0.000              0            128
 axi_clk0               axi_clk0                     4.068       0.000              0           4139
 pclk                   axi_clk0                     4.126       0.000              0              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.543       0.000              0             35
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     6.658       0.000              0            125
 rx_clki_Inferred       rx_clki_Inferred           997.711       0.000              0            423
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 axi_clk0               clk_in_50m                   4.747       0.000              0              1
 pclk                   pclk                         0.511       0.000              0            128
 axi_clk0               axi_clk0                     0.513       0.000              0           4139
 pclk                   axi_clk0                     3.988       0.000              0              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.502       0.000              0             35
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.834       0.000              0            125
 rx_clki_Inferred       rx_clki_Inferred             0.759       0.000              0            423
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_50m                                          9.662       0.000              0              1
 pclk                                                5.971       0.000              0            159
 axi_clk0                                            1.712       0.000              0           4931
 cmos_pclk_Inferred                                499.404       0.000              0             70
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.811       0.000              0            222
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.136       0.000              0             21
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.344       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
 rx_clki_Inferred                                  498.418       0.000              0            461
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : cmos_xclk/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos_xclk/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_50m
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.765
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.067       1.260 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N44             
 USCM_74_109/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.851       4.415         ntclkbufg_0      
 CLMA_146_229/CLK                                                          r       cmos_xclk/opit_0_inv_L5Q_perm/CLK

 CLMA_146_229/Q0                   tco                   0.261       4.676 r       cmos_xclk/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.263       4.939         nt_cmos_xclk     
 CLMA_146_229/A4                                                           r       cmos_xclk/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.939         Logic Levels: 0  
                                                                                   Logic: 0.261ns(49.809%), Route: 0.263ns(50.191%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                         20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.056      21.084 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N44             
 USCM_74_109/CLK_USCM              td                    0.000      22.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.573      23.765         ntclkbufg_0      
 CLMA_146_229/CLK                                                          r       cmos_xclk/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.650      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.130      24.235                          

 Data required time                                                 24.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.235                          
 Data arrival time                                                  -4.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.296                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_xclk/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos_xclk/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_50m
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  3.765
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.056       1.084 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N44             
 USCM_74_109/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.573       3.765         ntclkbufg_0      
 CLMA_146_229/CLK                                                          r       cmos_xclk/opit_0_inv_L5Q_perm/CLK

 CLMA_146_229/Q0                   tco                   0.223       3.988 f       cmos_xclk/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.144       4.132         nt_cmos_xclk     
 CLMA_146_229/A4                                                           f       cmos_xclk/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.132         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.067       1.260 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N44             
 USCM_74_109/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.851       4.415         ntclkbufg_0      
 CLMA_146_229/CLK                                                          r       cmos_xclk/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.650       3.765                          
 clock uncertainty                                       0.000       3.765                          

 Hold time                                              -0.081       3.684                          

 Data required time                                                  3.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.684                          
 Data arrival time                                                  -4.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.448                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[4]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.733
  Launch Clock Delay      :  7.969
  Clock Pessimism Removal :  1.214

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.672 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.149         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.149 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.820       7.969         ntclkbufg_1      
 CLMA_42_25/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_42_25/Q3                     tco                   0.261       8.230 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.753       8.983         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [3]
 CLMA_38_36/Y0                     td                    0.282       9.265 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.448       9.713         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N30437
 CLMA_38_40/Y3                     td                    0.169       9.882 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.355      10.237         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_30_41/Y3                     td                    0.276      10.513 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.060      11.573         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24070
 CLMA_58_25/Y1                     td                    0.276      11.849 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[4]/gateop_perm/Z
                                   net (fanout=1)        0.876      12.725         u_DDR3/ddrc_paddr [4]
 HMEMC_16_1/SRB_IOL4_TX_DATA[5]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[4]

 Data arrival time                                                  12.725         Logic Levels: 4  
                                                                                   Logic: 1.264ns(26.577%), Route: 3.492ns(73.423%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      24.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.756 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.161         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.161 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      26.733         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.214      27.947                          
 clock uncertainty                                      -0.150      27.797                          

 Setup time                                             -1.855      25.942                          

 Data required time                                                 25.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.942                          
 Data arrival time                                                 -12.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.217                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[5]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.733
  Launch Clock Delay      :  7.969
  Clock Pessimism Removal :  1.214

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.672 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.149         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.149 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.820       7.969         ntclkbufg_1      
 CLMA_42_25/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_42_25/Q3                     tco                   0.261       8.230 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.753       8.983         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [3]
 CLMA_38_36/Y0                     td                    0.282       9.265 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.448       9.713         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N30437
 CLMA_38_40/Y3                     td                    0.169       9.882 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.355      10.237         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_30_41/Y3                     td                    0.276      10.513 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       0.709      11.222         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24070
 CLMA_50_41/Y0                     td                    0.282      11.504 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[5]/gateop_perm/Z
                                   net (fanout=1)        1.173      12.677         u_DDR3/ddrc_paddr [5]
 HMEMC_16_1/SRB_IOL4_TX_DATA[2]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[5]

 Data arrival time                                                  12.677         Logic Levels: 4  
                                                                                   Logic: 1.270ns(26.975%), Route: 3.438ns(73.025%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      24.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.756 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.161         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.161 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      26.733         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.214      27.947                          
 clock uncertainty                                      -0.150      27.797                          

 Setup time                                             -1.873      25.924                          

 Data required time                                                 25.924                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.924                          
 Data arrival time                                                 -12.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.247                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.733
  Launch Clock Delay      :  7.969
  Clock Pessimism Removal :  1.214

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.672 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.149         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.149 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.820       7.969         ntclkbufg_1      
 CLMA_42_25/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_42_25/Q3                     tco                   0.261       8.230 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.753       8.983         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [3]
 CLMA_38_36/Y0                     td                    0.282       9.265 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.448       9.713         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N30437
 CLMA_38_40/Y3                     td                    0.169       9.882 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.355      10.237         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_30_41/Y3                     td                    0.276      10.513 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       0.989      11.502         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24070
 CLMA_38_20/Y0                     td                    0.282      11.784 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/gateop_perm/Z
                                   net (fanout=1)        0.683      12.467         u_DDR3/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                  12.467         Logic Levels: 4  
                                                                                   Logic: 1.270ns(28.235%), Route: 3.228ns(71.765%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      24.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.756 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.161         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.161 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      26.733         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.214      27.947                          
 clock uncertainty                                      -0.150      27.797                          

 Setup time                                             -2.004      25.793                          

 Data required time                                                 25.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.793                          
 Data arrival time                                                 -12.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.977
  Launch Clock Delay      :  6.711
  Clock Pessimism Removal :  -1.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.756 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.161         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.161 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.550       6.711         ntclkbufg_1      
 CLMA_38_100/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/CLK

 CLMA_38_100/Q0                    tco                   0.224       6.935 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/Q
                                   net (fanout=1)        0.139       7.074         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [0]
 CLMA_38_100/M1                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/D

 Data arrival time                                                   7.074         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.708%), Route: 0.139ns(38.292%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.672 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.149         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.149 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.828       7.977         ntclkbufg_1      
 CLMA_38_100/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/CLK
 clock pessimism                                        -1.266       6.711                          
 clock uncertainty                                       0.000       6.711                          

 Hold time                                              -0.012       6.699                          

 Data required time                                                  6.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.699                          
 Data arrival time                                                  -7.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.375                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.953
  Launch Clock Delay      :  6.687
  Clock Pessimism Removal :  -1.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.756 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.161         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.161 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.526       6.687         ntclkbufg_1      
 CLMA_30_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMA_30_76/Q1                     tco                   0.224       6.911 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.141       7.052         u_DDR3/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMA_30_76/M0                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/D

 Data arrival time                                                   7.052         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.672 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.149         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.149 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.804       7.953         ntclkbufg_1      
 CLMA_30_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
 clock pessimism                                        -1.266       6.687                          
 clock uncertainty                                       0.000       6.687                          

 Hold time                                              -0.012       6.675                          

 Data required time                                                  6.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.675                          
 Data arrival time                                                  -7.052                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.377                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.929
  Launch Clock Delay      :  6.666
  Clock Pessimism Removal :  -1.214

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.756 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.161         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.161 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.505       6.666         ntclkbufg_1      
 CLMA_46_56/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK

 CLMA_46_56/Q0                     tco                   0.223       6.889 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.273       7.162         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [0]
 CLMA_42_64/AD                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/D

 Data arrival time                                                   7.162         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.960%), Route: 0.273ns(55.040%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.672 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.149         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.149 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.780       7.929         ntclkbufg_1      
 CLMA_42_64/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -1.214       6.715                          
 clock uncertainty                                       0.000       6.715                          

 Hold time                                               0.033       6.748                          

 Data required time                                                  6.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.748                          
 Data arrival time                                                  -7.162                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.414                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.668
  Launch Clock Delay      :  6.483
  Clock Pessimism Removal :  0.837

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845      21.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      21.690 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.177         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      22.483 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      22.483         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      22.483 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      22.483         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      23.887 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.995      24.882         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_68/Y2                     td                    0.165      25.047 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.217      25.264         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_42_68/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  25.264         Logic Levels: 1  
                                                                                   Logic: 1.569ns(56.419%), Route: 1.212ns(43.581%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      24.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.756 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.161         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.161 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.507      26.668         ntclkbufg_1      
 CLMA_42_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.837      27.505                          
 clock uncertainty                                      -0.150      27.355                          

 Setup time                                             -0.277      27.078                          

 Data required time                                                 27.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.078                          
 Data arrival time                                                 -25.264                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.814                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.668
  Launch Clock Delay      :  6.483
  Clock Pessimism Removal :  0.837

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845      21.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      21.690 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.177         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      22.483 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      22.483         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      22.483 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      22.483         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      23.887 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.995      24.882         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_68/Y2                     td                    0.165      25.047 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.217      25.264         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_42_68/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  25.264         Logic Levels: 1  
                                                                                   Logic: 1.569ns(56.419%), Route: 1.212ns(43.581%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      24.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.756 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.161         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.161 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.507      26.668         ntclkbufg_1      
 CLMA_42_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.837      27.505                          
 clock uncertainty                                      -0.150      27.355                          

 Setup time                                             -0.277      27.078                          

 Data required time                                                 27.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.078                          
 Data arrival time                                                 -25.264                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.814                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.668
  Launch Clock Delay      :  6.483
  Clock Pessimism Removal :  0.837

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845      21.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      21.690 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.177         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      22.483 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      22.483         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      22.483 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      22.483         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      23.887 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.995      24.882         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_68/Y2                     td                    0.165      25.047 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.217      25.264         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_42_69/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  25.264         Logic Levels: 1  
                                                                                   Logic: 1.569ns(56.419%), Route: 1.212ns(43.581%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      24.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.756 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.161         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.161 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.507      26.668         ntclkbufg_1      
 CLMA_42_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.837      27.505                          
 clock uncertainty                                      -0.150      27.355                          

 Setup time                                             -0.277      27.078                          

 Data required time                                                 27.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.078                          
 Data arrival time                                                 -25.264                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.814                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.652  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.934
  Launch Clock Delay      :  5.445
  Clock Pessimism Removal :  -0.837

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      24.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.771 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.185         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.445 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.445         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.445 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.445         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.520 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.799      27.319         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_68/A4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.319         Logic Levels: 0  
                                                                                   Logic: 1.075ns(57.364%), Route: 0.799ns(42.636%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845      25.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      25.672 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.149         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      26.149 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.785      27.934         ntclkbufg_1      
 CLMA_42_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.837      27.097                          
 clock uncertainty                                       0.150      27.247                          

 Hold time                                              -0.081      27.166                          

 Data required time                                                 27.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.166                          
 Data arrival time                                                 -27.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.153                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.652  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.934
  Launch Clock Delay      :  5.445
  Clock Pessimism Removal :  -0.837

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      24.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.771 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.185         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.445 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.445         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.445 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.445         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.520 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.799      27.319         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_68/B4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.319         Logic Levels: 0  
                                                                                   Logic: 1.075ns(57.364%), Route: 0.799ns(42.636%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845      25.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      25.672 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.149         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      26.149 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.785      27.934         ntclkbufg_1      
 CLMA_42_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.837      27.097                          
 clock uncertainty                                       0.150      27.247                          

 Hold time                                              -0.084      27.163                          

 Data required time                                                 27.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.163                          
 Data arrival time                                                 -27.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.156                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.694  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.976
  Launch Clock Delay      :  5.445
  Clock Pessimism Removal :  -0.837

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      24.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.771 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.185         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.445 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.445         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.445 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.445         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.092      26.537 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        0.977      27.514         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMS_26_93/CD                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  27.514         Logic Levels: 0  
                                                                                   Logic: 1.092ns(52.779%), Route: 0.977ns(47.221%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845      25.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      25.672 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.149         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      26.149 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.827      27.976         ntclkbufg_1      
 CLMS_26_93/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.837      27.139                          
 clock uncertainty                                       0.150      27.289                          

 Hold time                                               0.033      27.322                          

 Data required time                                                 27.322                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.322                          
 Data arrival time                                                 -27.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.192                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/L4
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.256  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.733
  Launch Clock Delay      :  7.977
  Clock Pessimism Removal :  0.988

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.152         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.152 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.825       7.977         ntclkbufg_3      
 DRM_62_144/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_62_144/QA1[3]                 tco                   2.045      10.022 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[3]
                                   net (fanout=1)        0.636      10.658         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [3]
                                                         0.387      11.045 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/gateop_A2/Cout
                                                         0.000      11.045         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
 CLMA_66_152/COUT                  td                    0.097      11.142 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.142         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                         0.060      11.202 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/gateop_A2/Cout
                                                         0.000      11.202         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
 CLMA_66_156/COUT                  td                    0.097      11.299 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.299         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
 CLMA_66_160/Y1                    td                    0.340      11.639 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/gateop_A2/Y1
                                   net (fanout=18)       0.297      11.936         _N20             
 CLMA_70_160/Y1                    td                    0.169      12.105 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.656      12.761         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_78_176/Y0                    td                    0.214      12.975 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=100)      2.581      15.556         HREADY           
 CLMA_10_300/Y0                    td                    0.211      15.767 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_85_8/gateop/F
                                   net (fanout=1)        0.261      16.028         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N29128
 CLMA_10_300/Y1                    td                    0.276      16.304 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_85_10/gateop/F
                                   net (fanout=1)        0.603      16.907         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N29130
 CLMA_14_280/Y1                    td                    0.169      17.076 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_85_11/gateop_perm/Z
                                   net (fanout=1)        0.260      17.336         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N29131
 CLMA_14_280/A4                                                            r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  17.336         Logic Levels: 8  
                                                                                   Logic: 4.065ns(43.434%), Route: 5.294ns(56.566%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      14.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.164         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.569      16.733         ntclkbufg_3      
 CLMA_14_280/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.988      17.721                          
 clock uncertainty                                      -0.150      17.571                          

 Setup time                                             -0.130      17.441                          

 Data required time                                                 17.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.441                          
 Data arrival time                                                 -17.336                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.105                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/opit_0_inv_L5Q_perm/L4
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.741
  Launch Clock Delay      :  7.977
  Clock Pessimism Removal :  0.988

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.152         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.152 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.825       7.977         ntclkbufg_3      
 DRM_62_144/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_62_144/QA1[3]                 tco                   2.045      10.022 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[3]
                                   net (fanout=1)        0.636      10.658         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [3]
                                                         0.387      11.045 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/gateop_A2/Cout
                                                         0.000      11.045         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
 CLMA_66_152/COUT                  td                    0.097      11.142 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.142         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                         0.060      11.202 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/gateop_A2/Cout
                                                         0.000      11.202         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
 CLMA_66_156/COUT                  td                    0.097      11.299 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.299         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
 CLMA_66_160/Y1                    td                    0.340      11.639 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/gateop_A2/Y1
                                   net (fanout=18)       0.297      11.936         _N20             
 CLMA_70_160/Y1                    td                    0.169      12.105 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.656      12.761         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_78_176/Y0                    td                    0.214      12.975 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=100)      1.273      14.248         HREADY           
 CLMA_50_224/Y2                    td                    0.213      14.461 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_108_5/gateop/F
                                   net (fanout=1)        1.383      15.844         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N25481
 CLMA_10_276/Y1                    td                    0.276      16.120 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_108_4/gateop/F
                                   net (fanout=1)        0.260      16.380         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N22439
 CLMA_10_276/Y2                    td                    0.165      16.545 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_140/gateop_perm/Z
                                   net (fanout=1)        0.260      16.805         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N22430
 CLMA_10_276/A4                                                            r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  16.805         Logic Levels: 8  
                                                                                   Logic: 4.063ns(46.024%), Route: 4.765ns(53.976%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      14.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.164         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.577      16.741         ntclkbufg_3      
 CLMA_10_276/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.988      17.729                          
 clock uncertainty                                      -0.150      17.579                          

 Setup time                                             -0.130      17.449                          

 Data required time                                                 17.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.449                          
 Data arrival time                                                 -16.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.644                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/L1
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.256  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.733
  Launch Clock Delay      :  7.977
  Clock Pessimism Removal :  0.988

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.152         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.152 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.825       7.977         ntclkbufg_3      
 DRM_62_144/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_62_144/QA1[3]                 tco                   2.045      10.022 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[3]
                                   net (fanout=1)        0.636      10.658         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [3]
                                                         0.387      11.045 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/gateop_A2/Cout
                                                         0.000      11.045         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
 CLMA_66_152/COUT                  td                    0.097      11.142 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.142         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                         0.060      11.202 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/gateop_A2/Cout
                                                         0.000      11.202         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
 CLMA_66_156/COUT                  td                    0.097      11.299 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.299         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
 CLMA_66_160/Y1                    td                    0.340      11.639 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/gateop_A2/Y1
                                   net (fanout=18)       0.297      11.936         _N20             
 CLMA_70_160/Y1                    td                    0.169      12.105 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.656      12.761         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_78_176/Y0                    td                    0.214      12.975 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=100)      1.497      14.472         HREADY           
 CLMA_26_216/Y3                    td                    0.169      14.641 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N80/gateop_perm/Z
                                   net (fanout=4)        1.231      15.872         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N80
 CLMA_14_273/Y0                    td                    0.211      16.083 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_98_4/gateop/F
                                   net (fanout=1)        0.578      16.661         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N22371
 CLMA_14_280/A1                                                            r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  16.661         Logic Levels: 7  
                                                                                   Logic: 3.789ns(43.632%), Route: 4.895ns(56.368%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      14.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.164         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.569      16.733         ntclkbufg_3      
 CLMA_14_280/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.988      17.721                          
 clock uncertainty                                      -0.150      17.571                          

 Setup time                                             -0.248      17.323                          

 Data required time                                                 17.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.323                          
 Data arrival time                                                 -16.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.662                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_top/W_CNT[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_sd_top/BUF_W_4_6/gateop/WADM0
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.986
  Launch Clock Delay      :  6.715
  Clock Pessimism Removal :  -1.233

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.164         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.551       6.715         ntclkbufg_3      
 CLMA_86_84/CLK                                                            r       u_sd_top/W_CNT[1]/opit_0_inv_A2Q21/CLK

 CLMA_86_84/Q0                     tco                   0.223       6.938 f       u_sd_top/W_CNT[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=259)      0.215       7.153         u_sd_top/W_CNT [0]
 CLMS_86_89/M0                                                             f       u_sd_top/BUF_W_4_6/gateop/WADM0

 Data arrival time                                                   7.153         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.913%), Route: 0.215ns(49.087%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.152         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.152 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.834       7.986         ntclkbufg_3      
 CLMS_86_89/CLK                                                            r       u_sd_top/BUF_W_4_6/gateop/WCLK
 clock pessimism                                        -1.233       6.753                          
 clock uncertainty                                       0.000       6.753                          

 Hold time                                               0.402       7.155                          

 Data required time                                                  7.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.155                          
 Data arrival time                                                  -7.153                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.002                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_top/W_CNT[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_sd_top/BUF_W_4_4/gateop/WADM0
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.986
  Launch Clock Delay      :  6.715
  Clock Pessimism Removal :  -1.233

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.164         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.551       6.715         ntclkbufg_3      
 CLMA_86_84/CLK                                                            r       u_sd_top/W_CNT[1]/opit_0_inv_A2Q21/CLK

 CLMA_86_84/Q0                     tco                   0.223       6.938 f       u_sd_top/W_CNT[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=259)      0.215       7.153         u_sd_top/W_CNT [0]
 CLMS_86_89/M0                                                             f       u_sd_top/BUF_W_4_4/gateop/WADM0

 Data arrival time                                                   7.153         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.913%), Route: 0.215ns(49.087%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.152         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.152 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.834       7.986         ntclkbufg_3      
 CLMS_86_89/CLK                                                            r       u_sd_top/BUF_W_4_4/gateop/WCLK
 clock pessimism                                        -1.233       6.753                          
 clock uncertainty                                       0.000       6.753                          

 Hold time                                               0.402       7.155                          

 Data required time                                                  7.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.155                          
 Data arrival time                                                  -7.153                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.002                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_top/W_CNT[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_sd_top/BUF_W_4_12/gateop/WADM0
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.986
  Launch Clock Delay      :  6.715
  Clock Pessimism Removal :  -1.233

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.164         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.551       6.715         ntclkbufg_3      
 CLMA_86_84/CLK                                                            r       u_sd_top/W_CNT[1]/opit_0_inv_A2Q21/CLK

 CLMA_86_84/Q0                     tco                   0.223       6.938 f       u_sd_top/W_CNT[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=259)      0.215       7.153         u_sd_top/W_CNT [0]
 CLMS_86_89/M0                                                             f       u_sd_top/BUF_W_4_12/gateop/WADM0

 Data arrival time                                                   7.153         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.913%), Route: 0.215ns(49.087%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.152         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.152 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.834       7.986         ntclkbufg_3      
 CLMS_86_89/CLK                                                            r       u_sd_top/BUF_W_4_12/gateop/WCLK
 clock pessimism                                        -1.233       6.753                          
 clock uncertainty                                       0.000       6.753                          

 Hold time                                               0.402       7.155                          

 Data required time                                                  7.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.155                          
 Data arrival time                                                  -7.153                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.002                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L0
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.392
  Launch Clock Delay      :  3.989
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N45             
 USCM_74_108/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.853       3.989         cmos_pclk_g      
 CLMS_66_13/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_66_13/Q1                     tco                   0.261       4.250 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.570       4.820         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [1]
                                                         0.387       5.207 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.207         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2496
 CLMS_66_13/Y3                     td                    0.380       5.587 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.577       6.164         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [3]
 CLMA_66_0/Y0                      td                    0.164       6.328 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[3]/gateop_perm/Z
                                   net (fanout=1)        0.821       7.149         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [3]
                                                         0.387       7.536 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_0/gateop_A2/Cout
                                                         0.000       7.536         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [2]
 CLMA_90_9/COUT                    td                    0.097       7.633 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.633         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_90_13/Y0                     td                    0.130       7.763 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.430       8.193         _N26             
 CLMA_90_20/D0                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L0

 Data arrival time                                                   8.193         Logic Levels: 4  
                                                                                   Logic: 1.806ns(42.959%), Route: 2.398ns(57.041%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056    1001.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N45             
 USCM_74_108/CLK_USCM              td                    0.000    1001.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.568    1003.392         cmos_pclk_g      
 CLMA_90_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.312    1003.704                          
 clock uncertainty                                      -0.050    1003.654                          

 Setup time                                             -0.173    1003.481                          

 Data required time                                               1003.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.481                          
 Data arrival time                                                  -8.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.288                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/L1
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.392
  Launch Clock Delay      :  3.989
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N45             
 USCM_74_108/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.853       3.989         cmos_pclk_g      
 CLMS_66_13/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_66_13/Q1                     tco                   0.261       4.250 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.570       4.820         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [1]
                                                         0.387       5.207 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.207         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2496
 CLMS_66_13/COUT                   td                    0.097       5.304 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.304         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2498
                                                         0.060       5.364 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.364         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2500
 CLMS_66_17/COUT                   td                    0.097       5.461 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.461         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2502
                                                         0.060       5.521 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.521         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2504
 CLMS_66_21/Y2                     td                    0.198       5.719 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[10]/opit_0_inv_AQ/Y
                                   net (fanout=3)        1.055       6.774         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [10]
 CLMA_90_20/A1                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.774         Logic Levels: 3  
                                                                                   Logic: 1.160ns(41.652%), Route: 1.625ns(58.348%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056    1001.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N45             
 USCM_74_108/CLK_USCM              td                    0.000    1001.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.568    1003.392         cmos_pclk_g      
 CLMA_90_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.312    1003.704                          
 clock uncertainty                                      -0.050    1003.654                          

 Setup time                                             -0.248    1003.406                          

 Data required time                                               1003.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.406                          
 Data arrival time                                                  -6.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.632                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L3
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.392
  Launch Clock Delay      :  3.989
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N45             
 USCM_74_108/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.853       3.989         cmos_pclk_g      
 CLMS_66_13/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_66_13/Q1                     tco                   0.261       4.250 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.570       4.820         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [1]
                                                         0.387       5.207 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.207         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2496
 CLMS_66_13/COUT                   td                    0.097       5.304 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.304         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2498
                                                         0.060       5.364 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.364         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2500
 CLMS_66_17/COUT                   td                    0.097       5.461 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.461         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2502
                                                         0.060       5.521 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.521         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2504
 CLMS_66_21/Y2                     td                    0.198       5.719 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[10]/opit_0_inv_AQ/Y
                                   net (fanout=3)        0.719       6.438         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [10]
 CLMA_90_20/D3                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L3

 Data arrival time                                                   6.438         Logic Levels: 3  
                                                                                   Logic: 1.160ns(47.366%), Route: 1.289ns(52.634%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056    1001.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N45             
 USCM_74_108/CLK_USCM              td                    0.000    1001.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.568    1003.392         cmos_pclk_g      
 CLMA_90_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.312    1003.704                          
 clock uncertainty                                      -0.050    1003.654                          

 Setup time                                             -0.340    1003.314                          

 Data required time                                               1003.314                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.314                          
 Data arrival time                                                  -6.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.876                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.961
  Launch Clock Delay      :  3.383
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N45             
 USCM_74_108/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.559       3.383         cmos_pclk_g      
 CLMA_58_21/CLK                                                            r       cmos_8_16bit_m0/pdata_o[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_21/Q0                     tco                   0.223       3.606 f       cmos_8_16bit_m0/pdata_o[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.188       3.794         cmos_16bit_data[8]
 DRM_62_20/DA0[0]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                   3.794         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.258%), Route: 0.188ns(45.742%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N45             
 USCM_74_108/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.825       3.961         cmos_pclk_g      
 DRM_62_20/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.423                          
 clock uncertainty                                       0.000       3.423                          

 Hold time                                               0.137       3.560                          

 Data required time                                                  3.560                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.560                          
 Data arrival time                                                  -3.794                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.234                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[5]
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.961
  Launch Clock Delay      :  3.383
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N45             
 USCM_74_108/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.559       3.383         cmos_pclk_g      
 CLMA_58_21/CLK                                                            r       cmos_8_16bit_m0/pdata_o[13]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_21/Q1                     tco                   0.223       3.606 f       cmos_8_16bit_m0/pdata_o[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.244       3.850         cmos_16bit_data[13]
 DRM_62_20/DA0[5]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[5]

 Data arrival time                                                   3.850         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N45             
 USCM_74_108/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.825       3.961         cmos_pclk_g      
 DRM_62_20/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.423                          
 clock uncertainty                                       0.000       3.423                          

 Hold time                                               0.137       3.560                          

 Data required time                                                  3.560                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.560                          
 Data arrival time                                                  -3.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.290                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[6]
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.961
  Launch Clock Delay      :  3.383
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N45             
 USCM_74_108/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.559       3.383         cmos_pclk_g      
 CLMA_58_21/CLK                                                            r       cmos_8_16bit_m0/pdata_o[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_21/Q2                     tco                   0.223       3.606 f       cmos_8_16bit_m0/pdata_o[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.244       3.850         cmos_16bit_data[14]
 DRM_62_20/DA0[6]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[6]

 Data arrival time                                                   3.850         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N45             
 USCM_74_108/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.825       3.961         cmos_pclk_g      
 DRM_62_20/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.423                          
 clock uncertainty                                       0.000       3.423                          

 Hold time                                               0.137       3.560                          

 Data required time                                                  3.560                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.560                          
 Data arrival time                                                  -3.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.290                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.295  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.729
  Launch Clock Delay      :  8.012
  Clock Pessimism Removal :  0.988

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.152         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.152 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.860       8.012         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.980 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.100      10.080         s00_axi_wready   
 CLMA_30_76/Y2                     td                    0.165      10.245 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        1.775      12.020         u_aq_axi_master/N5
                                                         0.276      12.296 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.296         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2508
 CLMA_82_17/COUT                   td                    0.097      12.393 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.393         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2510
                                                         0.060      12.453 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.453         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2512
 CLMA_82_21/Y3                     td                    0.380      12.833 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.338      13.171         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [7]
 CLMA_86_16/Y3                     td                    0.381      13.552 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[7]/gateop_perm/Z
                                   net (fanout=2)        0.595      14.147         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [7]
 CLMS_94_17/COUT                   td                    0.427      14.574 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.574         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [6]
 CLMS_94_21/CIN                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin

 Data arrival time                                                  14.574         Logic Levels: 5  
                                                                                   Logic: 2.754ns(41.969%), Route: 3.808ns(58.031%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      14.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.164         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.565      16.729         ntclkbufg_2      
 CLMS_94_21/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         0.988      17.717                          
 clock uncertainty                                      -0.150      17.567                          

 Setup time                                             -0.164      17.403                          

 Data required time                                                 17.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.403                          
 Data arrival time                                                 -14.574                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.727
  Launch Clock Delay      :  8.012
  Clock Pessimism Removal :  0.988

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.152         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.152 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.860       8.012         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.980 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.100      10.080         s00_axi_wready   
 CLMA_30_76/Y2                     td                    0.165      10.245 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        1.775      12.020         u_aq_axi_master/N5
                                                         0.276      12.296 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.296         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2508
 CLMA_82_17/Y2                     td                    0.198      12.494 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.679      13.173         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [2]
 CLMS_78_13/Y0                     td                    0.164      13.337 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[2]/gateop_perm/Z
                                   net (fanout=2)        0.633      13.970         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [2]
 CLMA_90_17/COUT                   td                    0.431      14.401 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.401         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [3]
                                                         0.060      14.461 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.fsub_4/gateop_A2/Cout
                                                         0.000      14.461         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [5]
 CLMA_90_21/COUT                   td                    0.095      14.556 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      14.556         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [7]
 CLMA_90_25/CIN                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  14.556         Logic Levels: 5  
                                                                                   Logic: 2.357ns(36.018%), Route: 4.187ns(63.982%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      14.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.164         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.563      16.727         ntclkbufg_2      
 CLMA_90_25/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.988      17.715                          
 clock uncertainty                                      -0.150      17.565                          

 Setup time                                             -0.171      17.394                          

 Data required time                                                 17.394                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.394                          
 Data arrival time                                                 -14.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.838                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cin
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.732
  Launch Clock Delay      :  8.012
  Clock Pessimism Removal :  0.988

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.152         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.152 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.860       8.012         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.980 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.100      10.080         s00_axi_wready   
 CLMA_30_76/Y2                     td                    0.165      10.245 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        1.775      12.020         u_aq_axi_master/N5
                                                         0.276      12.296 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.296         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2508
 CLMA_82_17/Y2                     td                    0.198      12.494 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.679      13.173         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [2]
 CLMS_78_13/Y0                     td                    0.164      13.337 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[2]/gateop_perm/Z
                                   net (fanout=2)        0.633      13.970         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [2]
 CLMA_90_17/COUT                   td                    0.431      14.401 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.401         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [3]
                                                         0.059      14.460 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.fsub_4/gateop_A2/Cout
                                                         0.000      14.460         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [5]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cin

 Data arrival time                                                  14.460         Logic Levels: 4  
                                                                                   Logic: 2.261ns(35.065%), Route: 4.187ns(64.935%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      14.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.164         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.568      16.732         ntclkbufg_2      
 CLMA_90_21/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/CLK
 clock pessimism                                         0.988      17.720                          
 clock uncertainty                                      -0.150      17.570                          

 Setup time                                             -0.171      17.399                          

 Data required time                                                 17.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.399                          
 Data arrival time                                                 -14.460                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.939                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_r_len[7]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARLEN_1[7]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.341  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.012
  Launch Clock Delay      :  6.683
  Clock Pessimism Removal :  -0.988

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       4.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.164         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.519       6.683         ntclkbufg_2      
 CLMA_26_68/CLK                                                            r       u_aq_axi_master/reg_r_len[7]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_26_68/Q2                     tco                   0.223       6.906 f       u_aq_axi_master/reg_r_len[7]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=3)        0.493       7.399         s00_axi_arlen[7] 
 HMEMC_16_1/SRB_IOL35_IODLY_CTRL[0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARLEN_1[7]

 Data arrival time                                                   7.399         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.145%), Route: 0.493ns(68.855%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.152         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.152 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.860       8.012         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.988       7.024                          
 clock uncertainty                                       0.000       7.024                          

 Hold time                                               0.116       7.140                          

 Data required time                                                  7.140                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.140                          
 Data arrival time                                                  -7.399                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[30]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.316  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.012
  Launch Clock Delay      :  6.708
  Clock Pessimism Removal :  -0.988

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       4.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.164         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.544       6.708         ntclkbufg_2      
 CLMA_26_88/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_A2Q21/CLK

 CLMA_26_88/Q3                     tco                   0.223       6.931 f       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.478       7.409         s00_axi_araddr[30]
 HMEMC_16_1/SRB_IOL35_TX_DATA[3]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[30]

 Data arrival time                                                   7.409         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.812%), Route: 0.478ns(68.188%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.152         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.152 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.860       8.012         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.988       7.024                          
 clock uncertainty                                       0.000       7.024                          

 Hold time                                               0.116       7.140                          

 Data required time                                                  7.140                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.140                          
 Data arrival time                                                  -7.409                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[12]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[11]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.336  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.012
  Launch Clock Delay      :  6.688
  Clock Pessimism Removal :  -0.988

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       4.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.164         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.524       6.688         ntclkbufg_2      
 CLMA_26_72/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[12]/opit_0_inv_A2Q21/CLK

 CLMA_26_72/Q0                     tco                   0.223       6.911 f       u_aq_axi_master/reg_rd_adrs[12]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.495       7.406         s00_axi_araddr[11]
 HMEMC_16_1/SRB_IOL36_TX_DATA[3]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[11]

 Data arrival time                                                   7.406         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.058%), Route: 0.495ns(68.942%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.152         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.152 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.860       8.012         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.988       7.024                          
 clock uncertainty                                       0.000       7.024                          

 Hold time                                               0.111       7.135                          

 Data required time                                                  7.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.135                          
 Data arrival time                                                  -7.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.455  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.666
  Launch Clock Delay      :  7.958
  Clock Pessimism Removal :  0.837

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.152         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.152 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.806       7.958         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.261       8.219 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     1.927      10.146         SYSRESETn        
 CLMA_42_56/Y1                     td                    0.169      10.315 r       u_aq_axi_master/N540/gateop_perm/Z
                                   net (fanout=1)        0.218      10.533         u_aq_axi_master/N540
 CLMA_42_56/CE                                                             r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE

 Data arrival time                                                  10.533         Logic Levels: 1  
                                                                                   Logic: 0.430ns(16.699%), Route: 2.145ns(83.301%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      14.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.164         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.502      16.666         ntclkbufg_2      
 CLMA_42_56/CLK                                                            r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.837      17.503                          
 clock uncertainty                                      -0.150      17.353                          

 Setup time                                             -0.277      17.076                          

 Data required time                                                 17.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.076                          
 Data arrival time                                                 -10.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.543                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.403  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.932
  Launch Clock Delay      :  6.692
  Clock Pessimism Removal :  -0.837

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.164         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.528       6.692         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.223       6.915 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     1.255       8.170         SYSRESETn        
 CLMA_42_56/Y1                     td                    0.143       8.313 r       u_aq_axi_master/N540/gateop_perm/Z
                                   net (fanout=1)        0.155       8.468         u_aq_axi_master/N540
 CLMA_42_56/CE                                                             r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE

 Data arrival time                                                   8.468         Logic Levels: 1  
                                                                                   Logic: 0.366ns(20.608%), Route: 1.410ns(79.392%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.152         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.152 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.780       7.932         ntclkbufg_2      
 CLMA_42_56/CLK                                                            r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.837       7.095                          
 clock uncertainty                                       0.150       7.245                          

 Hold time                                              -0.223       7.022                          

 Data required time                                                  7.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.022                          
 Data arrival time                                                  -8.468                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.446                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.509
  Launch Clock Delay      :  6.548
  Clock Pessimism Removal :  1.038

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.690 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.177         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.483 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.548         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       7.012 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.012         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.012         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       6.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.771 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.185         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.445 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.509         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.038       8.547                          
 clock uncertainty                                      -0.150       8.397                          

 Setup time                                             -0.120       8.277                          

 Data required time                                                  8.277                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.277                          
 Data arrival time                                                  -7.012                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.509
  Launch Clock Delay      :  6.548
  Clock Pessimism Removal :  1.038

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.690 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.177         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.483 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.548         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       7.012 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.012         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.012         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       6.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.771 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.185         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.445 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.509         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.038       8.547                          
 clock uncertainty                                      -0.150       8.397                          

 Setup time                                             -0.120       8.277                          

 Data required time                                                  8.277                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.277                          
 Data arrival time                                                  -7.012                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.509
  Launch Clock Delay      :  6.548
  Clock Pessimism Removal :  1.038

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.690 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.177         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.483 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.548         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       7.012 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.012         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.012         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       6.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.771 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.185         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.445 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.509         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.038       8.547                          
 clock uncertainty                                      -0.150       8.397                          

 Setup time                                             -0.120       8.277                          

 Data required time                                                  8.277                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.277                          
 Data arrival time                                                  -7.012                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.571
  Launch Clock Delay      :  5.498
  Clock Pessimism Removal :  -1.038

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.771 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.185         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.445 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.498         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.376       5.874 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.874         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.874         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.690 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.177         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.483 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.571         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.038       5.533                          
 clock uncertainty                                       0.000       5.533                          

 Hold time                                              -0.074       5.459                          

 Data required time                                                  5.459                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.459                          
 Data arrival time                                                  -5.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.571
  Launch Clock Delay      :  5.498
  Clock Pessimism Removal :  -1.038

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.771 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.185         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.445 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.498         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.376       5.874 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.874         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.874         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.690 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.177         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.483 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.571         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.038       5.533                          
 clock uncertainty                                       0.000       5.533                          

 Hold time                                              -0.074       5.459                          

 Data required time                                                  5.459                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.459                          
 Data arrival time                                                  -5.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.571
  Launch Clock Delay      :  5.498
  Clock Pessimism Removal :  -1.038

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.771 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.185         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.445 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.498         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.376       5.874 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.874         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.874         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.690 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.177         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.483 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.571         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.038       5.533                          
 clock uncertainty                                       0.000       5.533                          

 Hold time                                              -0.074       5.459                          

 Data required time                                                  5.459                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.459                          
 Data arrival time                                                  -5.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.445
  Launch Clock Delay      :  7.953
  Clock Pessimism Removal :  0.837

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.672 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.149         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.149 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.804       7.953         ntclkbufg_1      
 CLMA_30_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMA_30_76/Q0                     tco                   0.261       8.214 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.262       8.476         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d
 CLMA_30_77/Y0                     td                    0.214       8.690 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.425       9.115         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   9.115         Logic Levels: 1  
                                                                                   Logic: 0.475ns(40.878%), Route: 0.687ns(59.122%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       8.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       8.771 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.185         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.445 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.445         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.445 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.445         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.837      10.282                          
 clock uncertainty                                      -0.150      10.132                          

 Setup time                                              0.031      10.163                          

 Data required time                                                 10.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.163                          
 Data arrival time                                                  -9.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.048                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.445
  Launch Clock Delay      :  7.961
  Clock Pessimism Removal :  0.837

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.672 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.149         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.149 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.812       7.961         ntclkbufg_1      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q0                     tco                   0.261       8.222 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.289       8.511         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   8.511         Logic Levels: 0  
                                                                                   Logic: 0.261ns(47.455%), Route: 0.289ns(52.545%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       8.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       8.771 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.185         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.445 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.445         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.445 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.445         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.837      10.282                          
 clock uncertainty                                      -0.150      10.132                          

 Setup time                                             -0.568       9.564                          

 Data required time                                                  9.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.564                          
 Data arrival time                                                  -8.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.053                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.445
  Launch Clock Delay      :  7.961
  Clock Pessimism Removal :  0.837

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.672 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.149         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.149 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.812       7.961         ntclkbufg_1      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q1                     tco                   0.261       8.222 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.286       8.508         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   8.508         Logic Levels: 0  
                                                                                   Logic: 0.261ns(47.715%), Route: 0.286ns(52.285%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       8.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       8.771 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.185         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.445 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.445         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.445 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.445         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.837      10.282                          
 clock uncertainty                                      -0.150      10.132                          

 Setup time                                             -0.564       9.568                          

 Data required time                                                  9.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.568                          
 Data arrival time                                                  -8.508                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.060                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.483
  Launch Clock Delay      :  6.695
  Clock Pessimism Removal :  -0.837

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.756 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.161         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.161 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.534       6.695         ntclkbufg_1      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q2                     tco                   0.223       6.918 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.258       7.176         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[5]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK

 Data arrival time                                                   7.176         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.362%), Route: 0.258ns(53.638%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.690 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.177         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.483 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.483         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.483 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.483         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.837       5.646                          
 clock uncertainty                                       0.150       5.796                          

 Hold time                                               0.659       6.455                          

 Data required time                                                  6.455                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.455                          
 Data arrival time                                                  -7.176                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.721                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.483
  Launch Clock Delay      :  6.681
  Clock Pessimism Removal :  -0.837

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.756 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.161         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.161 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.520       6.681         ntclkbufg_1      
 CLMA_38_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_76/Q2                     tco                   0.223       6.904 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.330       7.234         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   7.234         Logic Levels: 0  
                                                                                   Logic: 0.223ns(40.325%), Route: 0.330ns(59.675%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.690 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.177         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.483 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.483         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.483 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.483         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.837       5.646                          
 clock uncertainty                                       0.150       5.796                          

 Hold time                                               0.674       6.470                          

 Data required time                                                  6.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.470                          
 Data arrival time                                                  -7.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.764                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.483
  Launch Clock Delay      :  6.695
  Clock Pessimism Removal :  -0.837

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.756 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.161         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.161 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.534       6.695         ntclkbufg_1      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q0                     tco                   0.223       6.918 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.189       7.107         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   7.107         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.126%), Route: 0.189ns(45.874%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.690 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.177         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.483 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.483         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.483 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.483         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.837       5.646                          
 clock uncertainty                                       0.150       5.796                          

 Hold time                                               0.532       6.328                          

 Data required time                                                  6.328                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.328                          
 Data arrival time                                                  -7.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.779                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I3
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.519
  Launch Clock Delay      :  6.485
  Clock Pessimism Removal :  0.914

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.865       6.485         rx_clki_clkbufg  
 CLMA_146_348/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK

 CLMA_146_348/Q1                   tco                   0.261       6.746 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       1.152       7.898         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [13]
 CLMA_146_297/Y3                   td                    0.276       8.174 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.261       8.435         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29048
 CLMA_146_297/Y1                   td                    0.169       8.604 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_16/gateop_perm/Z
                                   net (fanout=1)        1.106       9.710         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29051
 CLMA_142_344/Y0                   td                    0.164       9.874 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_17/gateop_perm/Z
                                   net (fanout=29)       0.773      10.647         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24645
 CLMA_142_364/Y1                   td                    0.209      10.856 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N589_11/gateop_perm/Z
                                   net (fanout=1)        0.626      11.482         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N589 [11]
 CLMA_138_365/Y0                   td                    0.387      11.869 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_4/gateop_perm/Z
                                   net (fanout=1)        0.574      12.443         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N28659
 CLMS_134_361/Y2                   td                    0.165      12.608 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_10/gateop_perm/Z
                                   net (fanout=1)        0.424      13.032         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N28665
 CLMS_126_361/A0                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  13.032         Logic Levels: 6  
                                                                                   Logic: 1.631ns(24.912%), Route: 4.916ns(75.088%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.584    1005.519         rx_clki_clkbufg  
 CLMS_126_361/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.914    1006.433                          
 clock uncertainty                                      -0.050    1006.383                          

 Setup time                                             -0.180    1006.203                          

 Data required time                                               1006.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.203                          
 Data arrival time                                                 -13.032                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.171                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.519
  Launch Clock Delay      :  6.485
  Clock Pessimism Removal :  0.914

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.865       6.485         rx_clki_clkbufg  
 CLMA_146_348/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK

 CLMA_146_348/Q1                   tco                   0.261       6.746 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       1.152       7.898         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [13]
 CLMA_146_297/Y3                   td                    0.276       8.174 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.261       8.435         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29048
 CLMA_146_297/Y1                   td                    0.169       8.604 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_16/gateop_perm/Z
                                   net (fanout=1)        1.106       9.710         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29051
 CLMA_142_344/Y0                   td                    0.164       9.874 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_17/gateop_perm/Z
                                   net (fanout=29)       0.469      10.343         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24645
 CLMA_130_345/Y0                   td                    0.387      10.730 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N590_16/gateop_perm/Z
                                   net (fanout=1)        0.730      11.460         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/dfbc [0]
                                                         0.334      11.794 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_0/gateop_A2/Cout
                                                         0.000      11.794         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [2]
 CLMA_130_356/COUT                 td                    0.097      11.891 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.891         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [6]
                                                         0.060      11.951 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_4/gateop_A2/Cout
                                                         0.000      11.951         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [10]
 CLMA_130_360/Y3                   td                    0.340      12.291 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.415      12.706         _N31             
 CLMS_126_361/A2                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2

 Data arrival time                                                  12.706         Logic Levels: 6  
                                                                                   Logic: 2.088ns(33.564%), Route: 4.133ns(66.436%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.584    1005.519         rx_clki_clkbufg  
 CLMS_126_361/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.914    1006.433                          
 clock uncertainty                                      -0.050    1006.383                          

 Setup time                                             -0.353    1006.030                          

 Data required time                                               1006.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.030                          
 Data arrival time                                                 -12.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I1
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.519
  Launch Clock Delay      :  6.485
  Clock Pessimism Removal :  0.914

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.865       6.485         rx_clki_clkbufg  
 CLMA_146_348/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK

 CLMA_146_348/Q1                   tco                   0.261       6.746 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       1.152       7.898         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [13]
 CLMA_146_297/Y3                   td                    0.276       8.174 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.261       8.435         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29048
 CLMA_146_297/Y1                   td                    0.169       8.604 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_16/gateop_perm/Z
                                   net (fanout=1)        1.106       9.710         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29051
 CLMA_142_344/Y0                   td                    0.164       9.874 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_17/gateop_perm/Z
                                   net (fanout=29)       0.790      10.664         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24645
 CLMS_134_365/Y1                   td                    0.276      10.940 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N589_14/gateop_perm/Z
                                   net (fanout=1)        0.260      11.200         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N589 [14]
 CLMS_134_365/Y2                   td                    0.216      11.416 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_6/gateop_perm/Z
                                   net (fanout=1)        0.581      11.997         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N28661
 CLMS_134_353/Y1                   td                    0.209      12.206 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_9/gateop_perm/Z
                                   net (fanout=1)        0.435      12.641         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N28664
 CLMS_126_361/A1                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I1

 Data arrival time                                                  12.641         Logic Levels: 6  
                                                                                   Logic: 1.571ns(25.520%), Route: 4.585ns(74.480%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.584    1005.519         rx_clki_clkbufg  
 CLMS_126_361/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.914    1006.433                          
 clock uncertainty                                      -0.050    1006.383                          

 Setup time                                             -0.248    1006.135                          

 Data required time                                               1006.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.135                          
 Data arrival time                                                 -12.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.494                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[8]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.427
  Launch Clock Delay      :  5.463
  Clock Pessimism Removal :  -0.914

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.528       5.463         rx_clki_clkbufg  
 CLMA_118_296/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[5]/opit_0_L5Q_perm/CLK

 CLMA_118_296/Q2                   tco                   0.223       5.686 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.174       5.860         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr [5]
 DRM_122_288/ADA0[8]                                                       f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[8]

 Data arrival time                                                   5.860         Logic Levels: 0  
                                                                                   Logic: 0.223ns(56.171%), Route: 0.174ns(43.829%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.807       6.427         rx_clki_clkbufg  
 DRM_122_288/CLKA[0]                                                       r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.914       5.513                          
 clock uncertainty                                       0.000       5.513                          

 Hold time                                               0.142       5.655                          

 Data required time                                                  5.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.655                          
 Data arrival time                                                  -5.860                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.205                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[1]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.427
  Launch Clock Delay      :  5.466
  Clock Pessimism Removal :  -0.914

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.531       5.466         rx_clki_clkbufg  
 CLMS_114_297/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[1]/opit_0/CLK

 CLMS_114_297/Q0                   tco                   0.223       5.689 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[1]/opit_0/Q
                                   net (fanout=1)        0.222       5.911         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d [1]
 DRM_122_288/DA0[1]                                                        f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]

 Data arrival time                                                   5.911         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.112%), Route: 0.222ns(49.888%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.807       6.427         rx_clki_clkbufg  
 DRM_122_288/CLKA[0]                                                       r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.914       5.513                          
 clock uncertainty                                       0.000       5.513                          

 Hold time                                               0.137       5.650                          

 Data required time                                                  5.650                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.650                          
 Data arrival time                                                  -5.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[7]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.427
  Launch Clock Delay      :  5.458
  Clock Pessimism Removal :  -0.914

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.523       5.458         rx_clki_clkbufg  
 CLMA_118_300/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[4]/opit_0_L5Q_perm/CLK

 CLMA_118_300/Q3                   tco                   0.223       5.681 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.258       5.939         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr [4]
 DRM_122_288/ADA0[7]                                                       f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[7]

 Data arrival time                                                   5.939         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.362%), Route: 0.258ns(53.638%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.807       6.427         rx_clki_clkbufg  
 DRM_122_288/CLKA[0]                                                       r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.914       5.513                          
 clock uncertainty                                       0.000       5.513                          

 Hold time                                               0.142       5.655                          

 Data required time                                                  5.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.655                          
 Data arrival time                                                  -5.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.284                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : cmos_xclk/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m
Path Type   : max
Path Class  : async timing path
Clock Skew :    -4.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.765
  Launch Clock Delay      :  7.958
  Clock Pessimism Removal :  0.165

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      11.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      11.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845      15.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526      15.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477      16.152         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      16.152 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.806      17.958         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.261      18.219 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     2.776      20.995         SYSRESETn        
 CLMA_146_229/RS                                                           r       cmos_xclk/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  20.995         Logic Levels: 0  
                                                                                   Logic: 0.261ns(8.594%), Route: 2.776ns(91.406%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                         20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.056      21.084 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N44             
 USCM_74_109/CLK_USCM              td                    0.000      22.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.573      23.765         ntclkbufg_0      
 CLMA_146_229/CLK                                                          r       cmos_xclk/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.165      23.930                          
 clock uncertainty                                      -0.050      23.880                          

 Recovery time                                          -0.277      23.603                          

 Data required time                                                 23.603                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.603                          
 Data arrival time                                                 -20.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.608                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : cmos_xclk/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.442  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.692
  Clock Pessimism Removal :  -0.165

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      24.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      24.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      25.164         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      25.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.528      26.692         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.223      26.915 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     2.271      29.186         SYSRESETn        
 CLMA_146_229/RS                                                           f       cmos_xclk/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  29.186         Logic Levels: 0  
                                                                                   Logic: 0.223ns(8.941%), Route: 2.271ns(91.059%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                         20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.067      21.260 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N44             
 USCM_74_109/CLK_USCM              td                    0.000      22.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.851      24.415         ntclkbufg_0      
 CLMA_146_229/CLK                                                          r       cmos_xclk/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.165      24.250                          
 clock uncertainty                                       0.050      24.300                          

 Removal time                                           -0.211      24.089                          

 Data required time                                                 24.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.089                          
 Data arrival time                                                 -29.186                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.097                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.705
  Launch Clock Delay      :  7.939
  Clock Pessimism Removal :  1.214

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.672 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.149         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.149 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.790       7.939         ntclkbufg_1      
 CLMA_42_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_48/Q1                     tco                   0.261       8.200 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=86)       1.600       9.800         u_DDR3/global_reset_n
 CLMS_26_89/RS                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.800         Logic Levels: 0  
                                                                                   Logic: 0.261ns(14.025%), Route: 1.600ns(85.975%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      24.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.756 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.161         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.161 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.544      26.705         ntclkbufg_1      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.214      27.919                          
 clock uncertainty                                      -0.150      27.769                          

 Recovery time                                          -0.277      27.492                          

 Data required time                                                 27.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.492                          
 Data arrival time                                                  -9.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.705
  Launch Clock Delay      :  7.939
  Clock Pessimism Removal :  1.214

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.672 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.149         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.149 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.790       7.939         ntclkbufg_1      
 CLMA_42_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_48/Q1                     tco                   0.261       8.200 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=86)       1.600       9.800         u_DDR3/global_reset_n
 CLMS_26_89/RS                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.800         Logic Levels: 0  
                                                                                   Logic: 0.261ns(14.025%), Route: 1.600ns(85.975%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      24.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.756 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.161         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.161 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.544      26.705         ntclkbufg_1      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.214      27.919                          
 clock uncertainty                                      -0.150      27.769                          

 Recovery time                                          -0.277      27.492                          

 Data required time                                                 27.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.492                          
 Data arrival time                                                  -9.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[6]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.698
  Launch Clock Delay      :  7.939
  Clock Pessimism Removal :  1.214

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.672 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.149         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.149 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.790       7.939         ntclkbufg_1      
 CLMA_42_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_48/Q1                     tco                   0.261       8.200 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=86)       1.554       9.754         u_DDR3/global_reset_n
 CLMA_42_93/RS                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[6]/opit_0_inv/RS

 Data arrival time                                                   9.754         Logic Levels: 0  
                                                                                   Logic: 0.261ns(14.380%), Route: 1.554ns(85.620%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      24.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.756 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.161         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.161 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.537      26.698         ntclkbufg_1      
 CLMA_42_93/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[6]/opit_0_inv/CLK
 clock pessimism                                         1.214      27.912                          
 clock uncertainty                                      -0.150      27.762                          

 Recovery time                                          -0.277      27.485                          

 Data required time                                                 27.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.485                          
 Data arrival time                                                  -9.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.731                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/ddrphy_rst/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.939
  Launch Clock Delay      :  6.673
  Clock Pessimism Removal :  -1.233

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.756 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.161         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.161 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.512       6.673         ntclkbufg_1      
 CLMA_42_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_48/Q1                     tco                   0.223       6.896 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=86)       0.160       7.056         u_DDR3/global_reset_n
 CLMA_42_49/RS                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/ddrphy_rst/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.056         Logic Levels: 0  
                                                                                   Logic: 0.223ns(58.225%), Route: 0.160ns(41.775%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.672 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.149         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.149 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.790       7.939         ntclkbufg_1      
 CLMA_42_49/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/ddrphy_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.233       6.706                          
 clock uncertainty                                       0.000       6.706                          

 Removal time                                           -0.211       6.495                          

 Data required time                                                  6.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.495                          
 Data arrival time                                                  -7.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.561                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.939
  Launch Clock Delay      :  6.673
  Clock Pessimism Removal :  -1.233

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.756 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.161         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.161 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.512       6.673         ntclkbufg_1      
 CLMA_42_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_48/Q1                     tco                   0.223       6.896 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=86)       0.160       7.056         u_DDR3/global_reset_n
 CLMA_42_49/RS                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.056         Logic Levels: 0  
                                                                                   Logic: 0.223ns(58.225%), Route: 0.160ns(41.775%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.672 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.149         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.149 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.790       7.939         ntclkbufg_1      
 CLMA_42_49/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.233       6.706                          
 clock uncertainty                                       0.000       6.706                          

 Removal time                                           -0.211       6.495                          

 Data required time                                                  6.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.495                          
 Data arrival time                                                  -7.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.561                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.939
  Launch Clock Delay      :  6.673
  Clock Pessimism Removal :  -1.233

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.756 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.161         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.161 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.512       6.673         ntclkbufg_1      
 CLMA_42_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_48/Q1                     tco                   0.223       6.896 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=86)       0.160       7.056         u_DDR3/global_reset_n
 CLMA_42_49/RS                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.056         Logic Levels: 0  
                                                                                   Logic: 0.223ns(58.225%), Route: 0.160ns(41.775%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.672 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.149         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.149 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.790       7.939         ntclkbufg_1      
 CLMA_42_49/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.233       6.706                          
 clock uncertainty                                       0.000       6.706                          

 Removal time                                           -0.211       6.495                          

 Data required time                                                  6.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.495                          
 Data arrival time                                                  -7.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.561                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/nfcs/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.258  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.712
  Launch Clock Delay      :  7.958
  Clock Pessimism Removal :  0.988

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.152         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.152 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.806       7.958         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.258       8.216 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     2.109      10.325         SYSRESETn        
 CLMA_118_113/RSCO                 td                    0.118      10.443 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/fSCL[0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.443         _N573            
 CLMA_118_117/RSCO                 td                    0.089      10.532 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/cmd_ack/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.532         _N572            
 CLMA_118_121/RSCO                 td                    0.089      10.621 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.621         _N571            
 CLMA_118_125/RSCO                 td                    0.089      10.710 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/tip/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.710         _N570            
 CLMA_118_129/RSCO                 td                    0.089      10.799 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.799         _N569            
 CLMA_118_133/RSCO                 td                    0.089      10.888 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_ctrl[7]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.888         _N568            
 CLMA_118_137/RSCO                 td                    0.089      10.977 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_tx[3]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.977         _N567            
 CLMA_118_141/RSCO                 td                    0.089      11.066 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rxd_sync_2/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.066         _N566            
 CLMA_118_145/RSCO                 td                    0.089      11.155 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_shift_buf[5]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      11.155         _N565            
 CLMA_118_149/RSCO                 td                    0.089      11.244 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_div[6]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      11.244         _N564            
 CLMA_118_153/RSCO                 td                    0.089      11.333 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.333         _N563            
 CLMA_118_157/RSCO                 td                    0.089      11.422 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_tx_overrun/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.422         _N562            
 CLMA_118_161/RSCO                 td                    0.089      11.511 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_buf_full/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.511         _N561            
 CLMA_118_165/RSCO                 td                    0.089      11.600 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.600         _N560            
 CLMA_118_169/RSCO                 td                    0.089      11.689 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[3]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      11.689         _N559            
 CLMA_118_173/RSCO                 td                    0.089      11.778 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[7]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      11.778         _N558            
 CLMA_118_177/RSCO                 td                    0.089      11.867 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_div[19]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.867         _N557            
 CLMA_118_181/RSCO                 td                    0.089      11.956 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_div[15]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      11.956         _N556            
 CLMA_118_189/RSCO                 td                    0.089      12.045 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_div[14]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      12.045         _N555            
 CLMA_118_193/RSCO                 td                    0.089      12.134 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[6]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000      12.134         _N554            
 CLMA_118_197/RSCO                 td                    0.089      12.223 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_reload_val[7]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      12.223         _N553            
 CLMA_118_201/RSCO                 td                    0.089      12.312 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[0]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      12.312         _N552            
 CLMA_118_205/RSCO                 td                    0.089      12.401 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_reload_val[11]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      12.401         _N551            
 CLMA_118_209/RSCO                 td                    0.089      12.490 r       u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[10]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      12.490         _N550            
 CLMA_118_213/RSCO                 td                    0.089      12.579 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.579         _N549            
 CLMA_118_217/RSCO                 td                    0.089      12.668 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.668         _N548            
 CLMA_118_221/RSCO                 td                    0.089      12.757 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[21]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.757         _N547            
 CLMA_118_225/RSCO                 td                    0.089      12.846 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.846         _N546            
 CLMA_118_229/RSCO                 td                    0.089      12.935 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[26]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.935         _N545            
 CLMA_118_233/RSCO                 td                    0.089      13.024 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_reload_val[30]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      13.024         _N544            
 CLMA_118_237/RSCO                 td                    0.089      13.113 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[28]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.113         _N543            
 CLMA_118_241/RSCO                 td                    0.089      13.202 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[7]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      13.202         _N542            
 CLMA_118_245/RSCO                 td                    0.089      13.291 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      13.291         _N541            
 CLMA_118_249/RSCO                 td                    0.089      13.380 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[20]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      13.380         _N540            
 CLMA_118_253/RSCO                 td                    0.089      13.469 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[24]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      13.469         _N539            
 CLMA_118_257/RSCO                 td                    0.089      13.558 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[27]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      13.558         _N538            
 CLMA_118_261/RSCO                 td                    0.089      13.647 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[5]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      13.647         _N537            
 CLMA_118_265/RSCO                 td                    0.089      13.736 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[45]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.736         _N536            
 CLMA_118_269/RSCO                 td                    0.089      13.825 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[29]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      13.825         _N535            
 CLMA_118_273/RSCO                 td                    0.089      13.914 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/sstct/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      13.914         _N534            
 CLMA_118_277/RSCO                 td                    0.089      14.003 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[9]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      14.003         _N533            
 CLMA_118_281/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/nfcs/opit_0_inv/RS

 Data arrival time                                                  14.003         Logic Levels: 41 
                                                                                   Logic: 3.936ns(65.112%), Route: 2.109ns(34.888%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      14.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.164         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.548      16.712         ntclkbufg_3      
 CLMA_118_281/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/nfcs/opit_0_inv/CLK
 clock pessimism                                         0.988      17.700                          
 clock uncertainty                                      -0.150      17.550                          

 Recovery time                                           0.000      17.550                          

 Data required time                                                 17.550                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.550                          
 Data arrival time                                                 -14.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.547                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[9]/opit_0_inv_MUX4TO1Q/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.253  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.717
  Launch Clock Delay      :  7.958
  Clock Pessimism Removal :  0.988

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.152         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.152 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.806       7.958         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.258       8.216 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     2.109      10.325         SYSRESETn        
 CLMA_118_113/RSCO                 td                    0.118      10.443 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/fSCL[0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.443         _N573            
 CLMA_118_117/RSCO                 td                    0.089      10.532 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/cmd_ack/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.532         _N572            
 CLMA_118_121/RSCO                 td                    0.089      10.621 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.621         _N571            
 CLMA_118_125/RSCO                 td                    0.089      10.710 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/tip/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.710         _N570            
 CLMA_118_129/RSCO                 td                    0.089      10.799 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.799         _N569            
 CLMA_118_133/RSCO                 td                    0.089      10.888 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_ctrl[7]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.888         _N568            
 CLMA_118_137/RSCO                 td                    0.089      10.977 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_tx[3]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.977         _N567            
 CLMA_118_141/RSCO                 td                    0.089      11.066 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rxd_sync_2/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.066         _N566            
 CLMA_118_145/RSCO                 td                    0.089      11.155 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_shift_buf[5]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      11.155         _N565            
 CLMA_118_149/RSCO                 td                    0.089      11.244 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_div[6]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      11.244         _N564            
 CLMA_118_153/RSCO                 td                    0.089      11.333 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.333         _N563            
 CLMA_118_157/RSCO                 td                    0.089      11.422 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_tx_overrun/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.422         _N562            
 CLMA_118_161/RSCO                 td                    0.089      11.511 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_buf_full/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.511         _N561            
 CLMA_118_165/RSCO                 td                    0.089      11.600 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.600         _N560            
 CLMA_118_169/RSCO                 td                    0.089      11.689 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[3]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      11.689         _N559            
 CLMA_118_173/RSCO                 td                    0.089      11.778 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[7]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      11.778         _N558            
 CLMA_118_177/RSCO                 td                    0.089      11.867 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_div[19]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.867         _N557            
 CLMA_118_181/RSCO                 td                    0.089      11.956 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_div[15]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      11.956         _N556            
 CLMA_118_189/RSCO                 td                    0.089      12.045 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_div[14]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      12.045         _N555            
 CLMA_118_193/RSCO                 td                    0.089      12.134 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[6]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000      12.134         _N554            
 CLMA_118_197/RSCO                 td                    0.089      12.223 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_reload_val[7]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      12.223         _N553            
 CLMA_118_201/RSCO                 td                    0.089      12.312 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[0]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      12.312         _N552            
 CLMA_118_205/RSCO                 td                    0.089      12.401 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_reload_val[11]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      12.401         _N551            
 CLMA_118_209/RSCO                 td                    0.089      12.490 r       u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[10]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      12.490         _N550            
 CLMA_118_213/RSCO                 td                    0.089      12.579 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.579         _N549            
 CLMA_118_217/RSCO                 td                    0.089      12.668 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.668         _N548            
 CLMA_118_221/RSCO                 td                    0.089      12.757 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[21]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.757         _N547            
 CLMA_118_225/RSCO                 td                    0.089      12.846 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.846         _N546            
 CLMA_118_229/RSCO                 td                    0.089      12.935 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[26]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.935         _N545            
 CLMA_118_233/RSCO                 td                    0.089      13.024 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_reload_val[30]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      13.024         _N544            
 CLMA_118_237/RSCO                 td                    0.089      13.113 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[28]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.113         _N543            
 CLMA_118_241/RSCO                 td                    0.089      13.202 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[7]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      13.202         _N542            
 CLMA_118_245/RSCO                 td                    0.089      13.291 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      13.291         _N541            
 CLMA_118_249/RSCO                 td                    0.089      13.380 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[20]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      13.380         _N540            
 CLMA_118_253/RSCO                 td                    0.089      13.469 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[24]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      13.469         _N539            
 CLMA_118_257/RSCO                 td                    0.089      13.558 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[27]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      13.558         _N538            
 CLMA_118_261/RSCO                 td                    0.089      13.647 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[5]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      13.647         _N537            
 CLMA_118_265/RSCO                 td                    0.089      13.736 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[45]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.736         _N536            
 CLMA_118_269/RSCO                 td                    0.089      13.825 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[29]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      13.825         _N535            
 CLMA_118_273/RSCO                 td                    0.089      13.914 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/sstct/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      13.914         _N534            
 CLMA_118_277/RSCI                                                         r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[9]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                  13.914         Logic Levels: 40 
                                                                                   Logic: 3.847ns(64.590%), Route: 2.109ns(35.410%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      14.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.164         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.553      16.717         ntclkbufg_3      
 CLMA_118_277/CLK                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[9]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.988      17.705                          
 clock uncertainty                                      -0.150      17.555                          

 Recovery time                                           0.000      17.555                          

 Data required time                                                 17.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.555                          
 Data arrival time                                                 -13.914                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.641                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/sstct/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.722
  Launch Clock Delay      :  7.958
  Clock Pessimism Removal :  0.988

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.152         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.152 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.806       7.958         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.258       8.216 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     2.109      10.325         SYSRESETn        
 CLMA_118_113/RSCO                 td                    0.118      10.443 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/fSCL[0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.443         _N573            
 CLMA_118_117/RSCO                 td                    0.089      10.532 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/cmd_ack/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.532         _N572            
 CLMA_118_121/RSCO                 td                    0.089      10.621 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.621         _N571            
 CLMA_118_125/RSCO                 td                    0.089      10.710 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/tip/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.710         _N570            
 CLMA_118_129/RSCO                 td                    0.089      10.799 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.799         _N569            
 CLMA_118_133/RSCO                 td                    0.089      10.888 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_ctrl[7]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.888         _N568            
 CLMA_118_137/RSCO                 td                    0.089      10.977 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_tx[3]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.977         _N567            
 CLMA_118_141/RSCO                 td                    0.089      11.066 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rxd_sync_2/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.066         _N566            
 CLMA_118_145/RSCO                 td                    0.089      11.155 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_shift_buf[5]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      11.155         _N565            
 CLMA_118_149/RSCO                 td                    0.089      11.244 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_div[6]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      11.244         _N564            
 CLMA_118_153/RSCO                 td                    0.089      11.333 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.333         _N563            
 CLMA_118_157/RSCO                 td                    0.089      11.422 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_tx_overrun/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.422         _N562            
 CLMA_118_161/RSCO                 td                    0.089      11.511 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_buf_full/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.511         _N561            
 CLMA_118_165/RSCO                 td                    0.089      11.600 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.600         _N560            
 CLMA_118_169/RSCO                 td                    0.089      11.689 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[3]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      11.689         _N559            
 CLMA_118_173/RSCO                 td                    0.089      11.778 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[7]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      11.778         _N558            
 CLMA_118_177/RSCO                 td                    0.089      11.867 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_div[19]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.867         _N557            
 CLMA_118_181/RSCO                 td                    0.089      11.956 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_div[15]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      11.956         _N556            
 CLMA_118_189/RSCO                 td                    0.089      12.045 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_div[14]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      12.045         _N555            
 CLMA_118_193/RSCO                 td                    0.089      12.134 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[6]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000      12.134         _N554            
 CLMA_118_197/RSCO                 td                    0.089      12.223 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_reload_val[7]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      12.223         _N553            
 CLMA_118_201/RSCO                 td                    0.089      12.312 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[0]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      12.312         _N552            
 CLMA_118_205/RSCO                 td                    0.089      12.401 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_reload_val[11]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      12.401         _N551            
 CLMA_118_209/RSCO                 td                    0.089      12.490 r       u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[10]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      12.490         _N550            
 CLMA_118_213/RSCO                 td                    0.089      12.579 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.579         _N549            
 CLMA_118_217/RSCO                 td                    0.089      12.668 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.668         _N548            
 CLMA_118_221/RSCO                 td                    0.089      12.757 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[21]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.757         _N547            
 CLMA_118_225/RSCO                 td                    0.089      12.846 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.846         _N546            
 CLMA_118_229/RSCO                 td                    0.089      12.935 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[26]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.935         _N545            
 CLMA_118_233/RSCO                 td                    0.089      13.024 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_reload_val[30]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      13.024         _N544            
 CLMA_118_237/RSCO                 td                    0.089      13.113 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[28]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.113         _N543            
 CLMA_118_241/RSCO                 td                    0.089      13.202 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[7]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      13.202         _N542            
 CLMA_118_245/RSCO                 td                    0.089      13.291 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      13.291         _N541            
 CLMA_118_249/RSCO                 td                    0.089      13.380 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[20]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      13.380         _N540            
 CLMA_118_253/RSCO                 td                    0.089      13.469 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[24]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      13.469         _N539            
 CLMA_118_257/RSCO                 td                    0.089      13.558 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[27]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      13.558         _N538            
 CLMA_118_261/RSCO                 td                    0.089      13.647 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[5]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      13.647         _N537            
 CLMA_118_265/RSCO                 td                    0.089      13.736 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[45]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.736         _N536            
 CLMA_118_269/RSCO                 td                    0.089      13.825 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[29]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      13.825         _N535            
 CLMA_118_273/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/sstct/opit_0_inv/RS

 Data arrival time                                                  13.825         Logic Levels: 39 
                                                                                   Logic: 3.758ns(64.053%), Route: 2.109ns(35.947%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      14.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.164         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.558      16.722         ntclkbufg_3      
 CLMA_118_273/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/sstct/opit_0_inv/CLK
 clock pessimism                                         0.988      17.710                          
 clock uncertainty                                      -0.150      17.560                          

 Recovery time                                           0.000      17.560                          

 Data required time                                                 17.560                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.560                          
 Data arrival time                                                 -13.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.735                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[23]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.959
  Launch Clock Delay      :  6.692
  Clock Pessimism Removal :  -1.214

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.164         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.528       6.692         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.223       6.915 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     0.276       7.191         SYSRESETn        
 CLMA_58_165/RSCO                  td                    0.104       7.295 r       u_integration_kit_dbg/u_ahb_mux/sel_ethernet_reg/opit_0_inv_L5Q/RSOUT
                                   net (fanout=4)        0.000       7.295         _N194            
 CLMA_58_169/RSCI                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[23]/opit_0_inv/RS

 Data arrival time                                                   7.295         Logic Levels: 1  
                                                                                   Logic: 0.327ns(54.229%), Route: 0.276ns(45.771%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.152         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.152 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.807       7.959         ntclkbufg_3      
 CLMA_58_169/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[23]/opit_0_inv/CLK
 clock pessimism                                        -1.214       6.745                          
 clock uncertainty                                       0.000       6.745                          

 Removal time                                            0.000       6.745                          

 Data required time                                                  6.745                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.745                          
 Data arrival time                                                  -7.295                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[1]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.959
  Launch Clock Delay      :  6.692
  Clock Pessimism Removal :  -1.214

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.164         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.528       6.692         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.223       6.915 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     0.276       7.191         SYSRESETn        
 CLMA_58_165/RSCO                  td                    0.104       7.295 r       u_integration_kit_dbg/u_ahb_mux/sel_ethernet_reg/opit_0_inv_L5Q/RSOUT
                                   net (fanout=4)        0.000       7.295         _N194            
 CLMA_58_169/RSCI                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[1]/opit_0_inv/RS

 Data arrival time                                                   7.295         Logic Levels: 1  
                                                                                   Logic: 0.327ns(54.229%), Route: 0.276ns(45.771%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.152         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.152 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.807       7.959         ntclkbufg_3      
 CLMA_58_169/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[1]/opit_0_inv/CLK
 clock pessimism                                        -1.214       6.745                          
 clock uncertainty                                       0.000       6.745                          

 Removal time                                            0.000       6.745                          

 Data required time                                                  6.745                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.745                          
 Data arrival time                                                  -7.295                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[7]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.959
  Launch Clock Delay      :  6.692
  Clock Pessimism Removal :  -1.214

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.164         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.528       6.692         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.223       6.915 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     0.276       7.191         SYSRESETn        
 CLMA_58_165/RSCO                  td                    0.104       7.295 r       u_integration_kit_dbg/u_ahb_mux/sel_ethernet_reg/opit_0_inv_L5Q/RSOUT
                                   net (fanout=4)        0.000       7.295         _N194            
 CLMA_58_169/RSCI                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[7]/opit_0_inv/RS

 Data arrival time                                                   7.295         Logic Levels: 1  
                                                                                   Logic: 0.327ns(54.229%), Route: 0.276ns(45.771%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.152         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.152 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.807       7.959         ntclkbufg_3      
 CLMA_58_169/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[7]/opit_0_inv/CLK
 clock pessimism                                        -1.214       6.745                          
 clock uncertainty                                       0.000       6.745                          

 Removal time                                            0.000       6.745                          

 Data required time                                                  6.745                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.745                          
 Data arrival time                                                  -7.295                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.415  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.691
  Launch Clock Delay      :  7.943
  Clock Pessimism Removal :  0.837

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.672 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.149         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.149 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.794       7.943         ntclkbufg_1      
 CLMA_30_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_69/Q0                     tco                   0.261       8.204 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        4.042      12.246         nt_LED[2]        
 CLMA_86_196/Y1                    td                    0.276      12.522 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        1.528      14.050         u_rst_gen/N3     
 CLMA_42_160/RS                                                            r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                  14.050         Logic Levels: 1  
                                                                                   Logic: 0.537ns(8.793%), Route: 5.570ns(91.207%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      14.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.164         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.527      16.691         ntclkbufg_3      
 CLMA_42_160/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.837      17.528                          
 clock uncertainty                                      -0.150      17.378                          

 Recovery time                                          -0.277      17.101                          

 Data required time                                                 17.101                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.101                          
 Data arrival time                                                 -14.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.051                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.415  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.691
  Launch Clock Delay      :  7.943
  Clock Pessimism Removal :  0.837

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.672 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.149         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.149 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.794       7.943         ntclkbufg_1      
 CLMA_30_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_69/Q0                     tco                   0.261       8.204 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        4.042      12.246         nt_LED[2]        
 CLMA_86_196/Y1                    td                    0.276      12.522 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        1.528      14.050         u_rst_gen/N3     
 CLMA_42_160/RS                                                            r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                  14.050         Logic Levels: 1  
                                                                                   Logic: 0.537ns(8.793%), Route: 5.570ns(91.207%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      14.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.164         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.527      16.691         ntclkbufg_3      
 CLMA_42_160/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.837      17.528                          
 clock uncertainty                                      -0.150      17.378                          

 Recovery time                                          -0.277      17.101                          

 Data required time                                                 17.101                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.101                          
 Data arrival time                                                 -14.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.051                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.420  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.686
  Launch Clock Delay      :  7.943
  Clock Pessimism Removal :  0.837

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.672 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.149         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.149 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.794       7.943         ntclkbufg_1      
 CLMA_30_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_69/Q0                     tco                   0.261       8.204 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        4.042      12.246         nt_LED[2]        
 CLMA_86_196/Y1                    td                    0.276      12.522 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        1.528      14.050         u_rst_gen/N3     
 CLMA_42_160/RSCO                  td                    0.118      14.168 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      14.168         _N674            
 CLMA_42_164/RSCI                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                  14.168         Logic Levels: 2  
                                                                                   Logic: 0.655ns(10.522%), Route: 5.570ns(89.478%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      14.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.164         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.522      16.686         ntclkbufg_3      
 CLMA_42_164/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.837      17.523                          
 clock uncertainty                                      -0.150      17.373                          

 Recovery time                                           0.000      17.373                          

 Data required time                                                 17.373                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.373                          
 Data arrival time                                                 -14.168                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.205                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.438  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.952
  Launch Clock Delay      :  6.677
  Clock Pessimism Removal :  -0.837

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.756 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.161         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.161 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.516       6.677         ntclkbufg_1      
 CLMA_30_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_69/Q0                     tco                   0.223       6.900 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        3.140      10.040         nt_LED[2]        
 CLMA_86_196/Y1                    td                    0.226      10.266 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        1.171      11.437         u_rst_gen/N3     
 CLMA_42_160/RSCO                  td                    0.113      11.550 f       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      11.550         _N674            
 CLMA_42_164/RSCI                                                          f       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                  11.550         Logic Levels: 2  
                                                                                   Logic: 0.562ns(11.533%), Route: 4.311ns(88.467%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.152         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.152 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.800       7.952         ntclkbufg_3      
 CLMA_42_164/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.837       7.115                          
 clock uncertainty                                       0.150       7.265                          

 Removal time                                            0.000       7.265                          

 Data required time                                                  7.265                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.265                          
 Data arrival time                                                 -11.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.443  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.957
  Launch Clock Delay      :  6.677
  Clock Pessimism Removal :  -0.837

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.756 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.161         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.161 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.516       6.677         ntclkbufg_1      
 CLMA_30_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_69/Q0                     tco                   0.223       6.900 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        3.140      10.040         nt_LED[2]        
 CLMA_86_196/Y1                    td                    0.226      10.266 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        1.171      11.437         u_rst_gen/N3     
 CLMA_42_160/RS                                                            f       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                  11.437         Logic Levels: 1  
                                                                                   Logic: 0.449ns(9.433%), Route: 4.311ns(90.567%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.152         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.152 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.805       7.957         ntclkbufg_3      
 CLMA_42_160/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.837       7.120                          
 clock uncertainty                                       0.150       7.270                          

 Removal time                                           -0.211       7.059                          

 Data required time                                                  7.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.059                          
 Data arrival time                                                 -11.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.378                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.443  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.957
  Launch Clock Delay      :  6.677
  Clock Pessimism Removal :  -0.837

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.756 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.161         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.161 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.516       6.677         ntclkbufg_1      
 CLMA_30_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_69/Q0                     tco                   0.223       6.900 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        3.140      10.040         nt_LED[2]        
 CLMA_86_196/Y1                    td                    0.226      10.266 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        1.171      11.437         u_rst_gen/N3     
 CLMA_42_160/RS                                                            f       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                  11.437         Logic Levels: 1  
                                                                                   Logic: 0.449ns(9.433%), Route: 4.311ns(90.567%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.152         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.152 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.805       7.957         ntclkbufg_3      
 CLMA_42_160/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.837       7.120                          
 clock uncertainty                                       0.150       7.270                          

 Removal time                                           -0.211       7.059                          

 Data required time                                                  7.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.059                          
 Data arrival time                                                 -11.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.378                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[8]/opit_0_inv_AQ/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.733
  Launch Clock Delay      :  7.994
  Clock Pessimism Removal :  1.233

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.152         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.152 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.842       7.994         ntclkbufg_2      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.261       8.255 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.963       9.218         frame_read_write_m0/write_fifo_aclr
 CLMA_82_9/RSCO                    td                    0.118       9.336 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/RSOUT
                                   net (fanout=1)        0.000       9.336         _N1224           
 CLMA_82_13/RSCO                   td                    0.089       9.425 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q/RSOUT
                                   net (fanout=2)        0.000       9.425         _N1223           
 CLMA_82_17/RSCO                   td                    0.089       9.514 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.514         _N1222           
 CLMA_82_21/RSCO                   td                    0.089       9.603 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.603         _N1221           
 CLMA_82_25/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[8]/opit_0_inv_AQ/RS

 Data arrival time                                                   9.603         Logic Levels: 4  
                                                                                   Logic: 0.646ns(40.149%), Route: 0.963ns(59.851%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      14.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.164         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.569      16.733         ntclkbufg_2      
 CLMA_82_25/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[8]/opit_0_inv_AQ/CLK
 clock pessimism                                         1.233      17.966                          
 clock uncertainty                                      -0.150      17.816                          

 Recovery time                                           0.000      17.816                          

 Data required time                                                 17.816                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.816                          
 Data arrival time                                                  -9.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.213                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.266  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.740
  Launch Clock Delay      :  7.994
  Clock Pessimism Removal :  0.988

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.152         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.152 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.842       7.994         ntclkbufg_2      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.261       8.255 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.756       9.011         frame_read_write_m0/write_fifo_aclr
 CLMS_86_17/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/RS

 Data arrival time                                                   9.011         Logic Levels: 0  
                                                                                   Logic: 0.261ns(25.664%), Route: 0.756ns(74.336%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      14.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.164         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.576      16.740         ntclkbufg_2      
 CLMS_86_17/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.988      17.728                          
 clock uncertainty                                      -0.150      17.578                          

 Recovery time                                          -0.277      17.301                          

 Data required time                                                 17.301                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.301                          
 Data arrival time                                                  -9.011                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.290                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.277  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.729
  Launch Clock Delay      :  7.994
  Clock Pessimism Removal :  0.988

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.152         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.152 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.842       7.994         ntclkbufg_2      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.261       8.255 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.738       8.993         frame_read_write_m0/write_fifo_aclr
 CLMS_94_21/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/RS

 Data arrival time                                                   8.993         Logic Levels: 0  
                                                                                   Logic: 0.261ns(26.126%), Route: 0.738ns(73.874%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      14.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.164         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.565      16.729         ntclkbufg_2      
 CLMS_94_21/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         0.988      17.717                          
 clock uncertainty                                      -0.150      17.567                          

 Recovery time                                          -0.277      17.290                          

 Data required time                                                 17.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.290                          
 Data arrival time                                                  -8.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.297                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.277  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.993
  Launch Clock Delay      :  6.728
  Clock Pessimism Removal :  -0.988

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       4.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.164         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.564       6.728         ntclkbufg_2      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.223       6.951 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.426       7.377         frame_read_write_m0/write_fifo_aclr
 CLMA_90_21/RSCO                   td                    0.113       7.490 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/RSOUT
                                   net (fanout=1)        0.000       7.490         _N1225           
 CLMA_90_25/RSCI                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/RS

 Data arrival time                                                   7.490         Logic Levels: 1  
                                                                                   Logic: 0.336ns(44.094%), Route: 0.426ns(55.906%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.152         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.152 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.841       7.993         ntclkbufg_2      
 CLMA_90_25/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.988       7.005                          
 clock uncertainty                                       0.000       7.005                          

 Removal time                                            0.000       7.005                          

 Data required time                                                  7.005                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.005                          
 Data arrival time                                                  -7.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.485                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.001
  Launch Clock Delay      :  6.728
  Clock Pessimism Removal :  -0.988

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       4.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.164         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.564       6.728         ntclkbufg_2      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.223       6.951 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.526       7.477         frame_read_write_m0/write_fifo_aclr
 CLMA_86_16/RSCO                   td                    0.113       7.590 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.590         _N1229           
 CLMA_86_20/RSCI                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/RS

 Data arrival time                                                   7.590         Logic Levels: 1  
                                                                                   Logic: 0.336ns(38.979%), Route: 0.526ns(61.021%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.152         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.152 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.849       8.001         ntclkbufg_2      
 CLMA_86_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/CLK
 clock pessimism                                        -0.988       7.013                          
 clock uncertainty                                       0.000       7.013                          

 Removal time                                            0.000       7.013                          

 Data required time                                                  7.013                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.013                          
 Data arrival time                                                  -7.590                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.577                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.001
  Launch Clock Delay      :  6.728
  Clock Pessimism Removal :  -0.988

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       4.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.164         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.564       6.728         ntclkbufg_2      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.223       6.951 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.526       7.477         frame_read_write_m0/write_fifo_aclr
 CLMA_86_16/RSCO                   td                    0.113       7.590 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.590         _N1229           
 CLMA_86_20/RSCI                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/RS

 Data arrival time                                                   7.590         Logic Levels: 1  
                                                                                   Logic: 0.336ns(38.979%), Route: 0.526ns(61.021%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.152         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.152 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.849       8.001         ntclkbufg_2      
 CLMA_86_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/CLK
 clock pessimism                                        -0.988       7.013                          
 clock uncertainty                                       0.000       7.013                          

 Removal time                                            0.000       7.013                          

 Data required time                                                  7.013                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.013                          
 Data arrival time                                                  -7.590                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.577                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/rd_fifo_cnt[31]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.403  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.718
  Launch Clock Delay      :  7.958
  Clock Pessimism Removal :  0.837

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.152         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.152 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.806       7.958         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.261       8.219 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     2.650      10.869         SYSRESETn        
 CLMA_82_8/RSCO                    td                    0.128      10.997 f       u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.997         _N73             
 CLMA_82_12/RSCO                   td                    0.085      11.082 f       u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.082         _N72             
 CLMA_82_16/RSCO                   td                    0.085      11.167 f       u_aq_axi_master/rd_fifo_cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.167         _N71             
 CLMA_82_20/RSCO                   td                    0.085      11.252 f       u_aq_axi_master/rd_fifo_cnt[15]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.252         _N70             
 CLMA_82_24/RSCO                   td                    0.085      11.337 f       u_aq_axi_master/rd_fifo_cnt[19]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.337         _N69             
 CLMA_82_28/RSCO                   td                    0.085      11.422 f       u_aq_axi_master/rd_fifo_cnt[23]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.422         _N68             
 CLMA_82_32/RSCO                   td                    0.085      11.507 f       u_aq_axi_master/rd_fifo_cnt[27]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.507         _N67             
 CLMA_82_36/RSCI                                                           f       u_aq_axi_master/rd_fifo_cnt[31]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  11.507         Logic Levels: 7  
                                                                                   Logic: 0.899ns(25.331%), Route: 2.650ns(74.669%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      14.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.164         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.554      16.718         ntclkbufg_2      
 CLMA_82_36/CLK                                                            r       u_aq_axi_master/rd_fifo_cnt[31]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.837      17.555                          
 clock uncertainty                                      -0.150      17.405                          

 Recovery time                                           0.000      17.405                          

 Data required time                                                 17.405                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.405                          
 Data arrival time                                                 -11.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.898                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/rd_fifo_cnt[29]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.403  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.718
  Launch Clock Delay      :  7.958
  Clock Pessimism Removal :  0.837

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.152         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.152 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.806       7.958         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.261       8.219 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     2.650      10.869         SYSRESETn        
 CLMA_82_8/RSCO                    td                    0.128      10.997 f       u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.997         _N73             
 CLMA_82_12/RSCO                   td                    0.085      11.082 f       u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.082         _N72             
 CLMA_82_16/RSCO                   td                    0.085      11.167 f       u_aq_axi_master/rd_fifo_cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.167         _N71             
 CLMA_82_20/RSCO                   td                    0.085      11.252 f       u_aq_axi_master/rd_fifo_cnt[15]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.252         _N70             
 CLMA_82_24/RSCO                   td                    0.085      11.337 f       u_aq_axi_master/rd_fifo_cnt[19]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.337         _N69             
 CLMA_82_28/RSCO                   td                    0.085      11.422 f       u_aq_axi_master/rd_fifo_cnt[23]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.422         _N68             
 CLMA_82_32/RSCO                   td                    0.085      11.507 f       u_aq_axi_master/rd_fifo_cnt[27]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.507         _N67             
 CLMA_82_36/RSCI                                                           f       u_aq_axi_master/rd_fifo_cnt[29]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  11.507         Logic Levels: 7  
                                                                                   Logic: 0.899ns(25.331%), Route: 2.650ns(74.669%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      14.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.164         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.554      16.718         ntclkbufg_2      
 CLMA_82_36/CLK                                                            r       u_aq_axi_master/rd_fifo_cnt[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.837      17.555                          
 clock uncertainty                                      -0.150      17.405                          

 Recovery time                                           0.000      17.405                          

 Data required time                                                 17.405                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.405                          
 Data arrival time                                                 -11.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.898                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/rd_fifo_cnt[27]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.398  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.723
  Launch Clock Delay      :  7.958
  Clock Pessimism Removal :  0.837

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.152         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.152 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.806       7.958         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.261       8.219 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     2.650      10.869         SYSRESETn        
 CLMA_82_8/RSCO                    td                    0.128      10.997 f       u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.997         _N73             
 CLMA_82_12/RSCO                   td                    0.085      11.082 f       u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.082         _N72             
 CLMA_82_16/RSCO                   td                    0.085      11.167 f       u_aq_axi_master/rd_fifo_cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.167         _N71             
 CLMA_82_20/RSCO                   td                    0.085      11.252 f       u_aq_axi_master/rd_fifo_cnt[15]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.252         _N70             
 CLMA_82_24/RSCO                   td                    0.085      11.337 f       u_aq_axi_master/rd_fifo_cnt[19]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.337         _N69             
 CLMA_82_28/RSCO                   td                    0.085      11.422 f       u_aq_axi_master/rd_fifo_cnt[23]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.422         _N68             
 CLMA_82_32/RSCI                                                           f       u_aq_axi_master/rd_fifo_cnt[27]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  11.422         Logic Levels: 6  
                                                                                   Logic: 0.814ns(23.499%), Route: 2.650ns(76.501%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190      14.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.164         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.559      16.723         ntclkbufg_2      
 CLMA_82_32/CLK                                                            r       u_aq_axi_master/rd_fifo_cnt[27]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.837      17.560                          
 clock uncertainty                                      -0.150      17.410                          

 Recovery time                                           0.000      17.410                          

 Data required time                                                 17.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.410                          
 Data arrival time                                                 -11.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.988                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_len[5]/opit_0_inv_MUX4TO1Q/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.423  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.952
  Launch Clock Delay      :  6.692
  Clock Pessimism Removal :  -0.837

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.164         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.528       6.692         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.223       6.915 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     0.938       7.853         SYSRESETn        
 CLMA_42_80/RS                                                             f       u_aq_axi_master/reg_r_len[5]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.853         Logic Levels: 0  
                                                                                   Logic: 0.223ns(19.208%), Route: 0.938ns(80.792%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.152         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.152 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.800       7.952         ntclkbufg_2      
 CLMA_42_80/CLK                                                            r       u_aq_axi_master/reg_r_len[5]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.837       7.115                          
 clock uncertainty                                       0.150       7.265                          

 Removal time                                           -0.211       7.054                          

 Data required time                                                  7.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.054                          
 Data arrival time                                                  -7.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.799                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_len[4]/opit_0_inv_MUX4TO1Q/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.423  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.952
  Launch Clock Delay      :  6.692
  Clock Pessimism Removal :  -0.837

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.164         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.528       6.692         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.223       6.915 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     0.938       7.853         SYSRESETn        
 CLMA_42_80/RS                                                             f       u_aq_axi_master/reg_r_len[4]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.853         Logic Levels: 0  
                                                                                   Logic: 0.223ns(19.208%), Route: 0.938ns(80.792%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.152         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.152 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.800       7.952         ntclkbufg_2      
 CLMA_42_80/CLK                                                            r       u_aq_axi_master/reg_r_len[4]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.837       7.115                          
 clock uncertainty                                       0.150       7.265                          

 Removal time                                           -0.211       7.054                          

 Data required time                                                  7.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.054                          
 Data arrival time                                                  -7.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.799                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.436  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.965
  Launch Clock Delay      :  6.692
  Clock Pessimism Removal :  -0.837

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.190       4.312         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.759 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.164         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.528       6.692         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.223       6.915 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     0.951       7.866         SYSRESETn        
 CLMS_38_89/RS                                                             f       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.866         Logic Levels: 0  
                                                                                   Logic: 0.223ns(18.995%), Route: 0.951ns(81.005%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.152         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.152 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.813       7.965         ntclkbufg_2      
 CLMS_38_89/CLK                                                            r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.837       7.128                          
 clock uncertainty                                       0.150       7.278                          

 Removal time                                           -0.211       7.067                          

 Data required time                                                  7.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.067                          
 Data arrival time                                                  -7.866                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.799                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[7]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.246  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.518
  Launch Clock Delay      :  6.449
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.829       6.449         rx_clki_clkbufg  
 CLMA_118_280/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_118_280/Q1                   tco                   0.261       6.710 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.261       6.971         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_118_280/Y2                   td                    0.384       7.355 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/gateop_perm/Z
                                   net (fanout=174)      1.388       8.743         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_146_237/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.743         Logic Levels: 1  
                                                                                   Logic: 0.645ns(28.117%), Route: 1.649ns(71.883%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.583    1005.518         rx_clki_clkbufg  
 CLMA_146_237/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.203                          
 clock uncertainty                                      -0.050    1006.153                          

 Recovery time                                          -0.277    1005.876                          

 Data required time                                               1005.876                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.876                          
 Data arrival time                                                  -8.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.133                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[0]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.261  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.503
  Launch Clock Delay      :  6.449
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.829       6.449         rx_clki_clkbufg  
 CLMA_118_280/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_118_280/Q1                   tco                   0.261       6.710 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.261       6.971         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_118_280/Y2                   td                    0.384       7.355 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/gateop_perm/Z
                                   net (fanout=174)      1.359       8.714         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_146_225/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.714         Logic Levels: 1  
                                                                                   Logic: 0.645ns(28.477%), Route: 1.620ns(71.523%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.568    1005.503         rx_clki_clkbufg  
 CLMA_146_225/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.188                          
 clock uncertainty                                      -0.050    1006.138                          

 Recovery time                                          -0.277    1005.861                          

 Data required time                                               1005.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.861                          
 Data arrival time                                                  -8.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.147                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[4]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.261  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.503
  Launch Clock Delay      :  6.449
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.829       6.449         rx_clki_clkbufg  
 CLMA_118_280/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_118_280/Q1                   tco                   0.261       6.710 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.261       6.971         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_118_280/Y2                   td                    0.384       7.355 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/gateop_perm/Z
                                   net (fanout=174)      1.359       8.714         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_146_225/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.714         Logic Levels: 1  
                                                                                   Logic: 0.645ns(28.477%), Route: 1.620ns(71.523%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.568    1005.503         rx_clki_clkbufg  
 CLMA_146_225/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.188                          
 clock uncertainty                                      -0.050    1006.138                          

 Recovery time                                          -0.277    1005.861                          

 Data required time                                               1005.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.861                          
 Data arrival time                                                  -8.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.147                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[0]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.429
  Launch Clock Delay      :  5.478
  Clock Pessimism Removal :  -0.933

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.543       5.478         rx_clki_clkbufg  
 CLMA_118_285/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_118_285/Q3                   tco                   0.223       5.701 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.145       5.846         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_118_285/Y3                   td                    0.176       6.022 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_3/gateop_perm/Z
                                   net (fanout=58)       0.218       6.240         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_118_293/RSCO                 td                    0.104       6.344 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsvp_i_d1/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.344         _N1299           
 CLMA_118_297/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[0]/opit_0/RS

 Data arrival time                                                   6.344         Logic Levels: 2  
                                                                                   Logic: 0.503ns(58.083%), Route: 0.363ns(41.917%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.809       6.429         rx_clki_clkbufg  
 CLMA_118_297/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[0]/opit_0/CLK
 clock pessimism                                        -0.933       5.496                          
 clock uncertainty                                       0.000       5.496                          

 Removal time                                            0.000       5.496                          

 Data required time                                                  5.496                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.496                          
 Data arrival time                                                  -6.344                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.848                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[6]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.429
  Launch Clock Delay      :  5.478
  Clock Pessimism Removal :  -0.933

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.543       5.478         rx_clki_clkbufg  
 CLMA_118_285/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_118_285/Q3                   tco                   0.223       5.701 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.145       5.846         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_118_285/Y3                   td                    0.176       6.022 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_3/gateop_perm/Z
                                   net (fanout=58)       0.218       6.240         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_118_293/RSCO                 td                    0.104       6.344 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsvp_i_d1/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.344         _N1299           
 CLMA_118_297/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[6]/opit_0/RS

 Data arrival time                                                   6.344         Logic Levels: 2  
                                                                                   Logic: 0.503ns(58.083%), Route: 0.363ns(41.917%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.809       6.429         rx_clki_clkbufg  
 CLMA_118_297/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[6]/opit_0/CLK
 clock pessimism                                        -0.933       5.496                          
 clock uncertainty                                       0.000       5.496                          

 Removal time                                            0.000       5.496                          

 Data required time                                                  5.496                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.496                          
 Data arrival time                                                  -6.344                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.848                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[2]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.429
  Launch Clock Delay      :  5.478
  Clock Pessimism Removal :  -0.933

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.543       5.478         rx_clki_clkbufg  
 CLMA_118_285/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_118_285/Q3                   tco                   0.223       5.701 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.145       5.846         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_118_285/Y3                   td                    0.176       6.022 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_3/gateop_perm/Z
                                   net (fanout=58)       0.218       6.240         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_118_293/RSCO                 td                    0.104       6.344 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsvp_i_d1/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.344         _N1299           
 CLMA_118_297/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[2]/opit_0/RS

 Data arrival time                                                   6.344         Logic Levels: 2  
                                                                                   Logic: 0.503ns(58.083%), Route: 0.363ns(41.917%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.809       6.429         rx_clki_clkbufg  
 CLMA_118_297/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[2]/opit_0/CLK
 clock pessimism                                        -0.933       5.496                          
 clock uncertainty                                       0.000       5.496                          

 Removal time                                            0.000       5.496                          

 Data required time                                                  5.496                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.496                          
 Data arrival time                                                  -6.344                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.848                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[6]/opit_0_inv/CLK
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.152         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.152 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.829       7.981         ntclkbufg_3      
 CLMA_106_149/CLK                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[6]/opit_0_inv/CLK

 CLMA_106_149/Q3                   tco                   0.261       8.242 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[6]/opit_0_inv/Q
                                   net (fanout=1)        0.576       8.818         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss [6]
 CLMA_106_149/Y0                   td                    0.164       8.982 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_6/gateop_perm/Z
                                   net (fanout=1)        0.726       9.708         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N29828
 CLMA_106_153/Y2                   td                    0.284       9.992 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_8/gateop_perm/Z
                                   net (fanout=1)        0.579      10.571         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103
 CLMS_102_145/Y0                   td                    0.164      10.735 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=5)        0.582      11.317         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N1
 CLMA_102_152/Y2                   td                    0.176      11.493 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/gateop_perm/Z
                                   net (fanout=1)        3.625      15.118         nt_spi0_cs       
 IOL_7_350/DO                      td                    0.122      15.240 f       spi0_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      15.240         spi0_cs_obuf/ntO 
 IOBD_0_350/PAD                    td                    2.720      17.960 f       spi0_cs_obuf/opit_0/O
                                   net (fanout=1)        0.090      18.050         spi0_cs          
 B8                                                                        f       spi0_cs (port)   

 Data arrival time                                                  18.050         Logic Levels: 6  
                                                                                   Logic: 3.891ns(38.643%), Route: 6.178ns(61.357%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK
Endpoint    : spi0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.152         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.152 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.823       7.975         ntclkbufg_3      
 CLMA_114_148/CLK                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK

 CLMA_114_148/Q1                   tco                   0.261       8.236 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/Q
                                   net (fanout=10)       0.265       8.501         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL [0]
 CLMA_114_148/Y0                   td                    0.282       8.783 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N270/gateop_perm/Z
                                   net (fanout=2)        0.427       9.210         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/CLKDIV [2]
                                                         0.438       9.648 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_0/gateop_A2/Cout
                                                         0.000       9.648         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.co [2]
 CLMA_118_144/Y2                   td                    0.122       9.770 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/gateop_perm/Y
                                   net (fanout=11)       3.921      13.691         _N22             
 IOL_7_353/DO                      td                    0.122      13.813 f       spi0_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.813         spi0_clk_obuf/ntO
 IOBS_0_353/PAD                    td                    2.720      16.533 f       spi0_clk_obuf/opit_0/O
                                   net (fanout=1)        0.098      16.631         spi0_clk         
 C9                                                                        f       spi0_clk (port)  

 Data arrival time                                                  16.631         Logic Levels: 4  
                                                                                   Logic: 3.945ns(45.575%), Route: 4.711ns(54.425%)
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/wr_state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : finish_flag (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.845       5.149         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.675 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.152         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.152 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.807       7.959         ntclkbufg_2      
 CLMS_26_45/CLK                                                            r       u_aq_axi_master/wr_state_6/opit_0_inv_L5Q_perm/CLK

 CLMS_26_45/Q0                     tco                   0.258       8.217 f       u_aq_axi_master/wr_state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=44)       2.674      10.891         nt_finish_flag   
 IOL_151_89/DO                     td                    0.122      11.013 f       finish_flag_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.013         finish_flag_obuf/ntO
 IOBS_152_89/PAD                   td                    2.720      13.733 f       finish_flag_obuf/opit_0/O
                                   net (fanout=1)        0.157      13.890         finish_flag      
 T11                                                                       f       finish_flag (port)

 Data arrival time                                                  13.890         Logic Levels: 2  
                                                                                   Logic: 3.100ns(52.268%), Route: 2.831ns(47.732%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.493       0.527 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.527         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.548%), Route: 0.034ns(6.452%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.493       0.528 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.528         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.528         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.371%), Route: 0.035ns(6.629%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.493       0.529 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.529         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.195%), Route: 0.036ns(6.805%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : cmos_xclk/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos_xclk/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_50m
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.119
  Launch Clock Delay      :  3.574
  Clock Pessimism Removal :  0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.047       1.038 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N44             
 USCM_74_109/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.507       3.574         ntclkbufg_0      
 CLMA_146_229/CLK                                                          r       cmos_xclk/opit_0_inv_L5Q_perm/CLK

 CLMA_146_229/Q0                   tco                   0.209       3.783 r       cmos_xclk/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.242       4.025         nt_cmos_xclk     
 CLMA_146_229/A4                                                           r       cmos_xclk/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.025         Logic Levels: 0  
                                                                                   Logic: 0.209ns(46.341%), Route: 0.242ns(53.659%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                         20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.041      20.915 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N44             
 USCM_74_109/CLK_USCM              td                    0.000      21.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.310      23.119         ntclkbufg_0      
 CLMA_146_229/CLK                                                          r       cmos_xclk/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.455      23.574                          
 clock uncertainty                                      -0.050      23.524                          

 Setup time                                             -0.071      23.453                          

 Data required time                                                 23.453                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.453                          
 Data arrival time                                                  -4.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.428                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_xclk/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos_xclk/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_50m
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.574
  Launch Clock Delay      :  3.119
  Clock Pessimism Removal :  -0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.041       0.915 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N44             
 USCM_74_109/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.310       3.119         ntclkbufg_0      
 CLMA_146_229/CLK                                                          r       cmos_xclk/opit_0_inv_L5Q_perm/CLK

 CLMA_146_229/Q0                   tco                   0.197       3.316 f       cmos_xclk/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.139       3.455         nt_cmos_xclk     
 CLMA_146_229/A4                                                           f       cmos_xclk/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.455         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.047       1.038 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N44             
 USCM_74_109/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.507       3.574         ntclkbufg_0      
 CLMA_146_229/CLK                                                          r       cmos_xclk/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.455       3.119                          
 clock uncertainty                                       0.000       3.119                          

 Hold time                                              -0.055       3.064                          

 Data required time                                                  3.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.064                          
 Data arrival time                                                  -3.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[4]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.721
  Launch Clock Delay      :  6.425
  Clock Pessimism Removal :  0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.583 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.951         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.951 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.474       6.425         ntclkbufg_1      
 CLMA_42_25/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_42_25/Q3                     tco                   0.209       6.634 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.589       7.223         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [3]
 CLMA_38_36/Y0                     td                    0.226       7.449 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.349       7.798         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N30437
 CLMA_38_40/Y3                     td                    0.135       7.933 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.287       8.220         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_30_41/Y3                     td                    0.221       8.441 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       0.834       9.275         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24070
 CLMA_58_25/Y1                     td                    0.217       9.492 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[4]/gateop_perm/Z
                                   net (fanout=1)        0.685      10.177         u_DDR3/ddrc_paddr [4]
 HMEMC_16_1/SRB_IOL4_TX_DATA[5]                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[4]

 Data arrival time                                                  10.177         Logic Levels: 4  
                                                                                   Logic: 1.008ns(26.866%), Route: 2.744ns(73.134%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      23.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.094 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.413         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.413 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      25.721         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.696      26.417                          
 clock uncertainty                                      -0.150      26.267                          

 Setup time                                             -1.260      25.007                          

 Data required time                                                 25.007                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.007                          
 Data arrival time                                                 -10.177                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.830                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[5]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.721
  Launch Clock Delay      :  6.425
  Clock Pessimism Removal :  0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.583 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.951         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.951 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.474       6.425         ntclkbufg_1      
 CLMA_42_25/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_42_25/Q3                     tco                   0.209       6.634 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.589       7.223         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [3]
 CLMA_38_36/Y0                     td                    0.226       7.449 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.349       7.798         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N30437
 CLMA_38_40/Y3                     td                    0.135       7.933 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.287       8.220         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_30_41/Y3                     td                    0.221       8.441 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       0.577       9.018         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24070
 CLMA_50_41/Y0                     td                    0.226       9.244 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[5]/gateop_perm/Z
                                   net (fanout=1)        0.911      10.155         u_DDR3/ddrc_paddr [5]
 HMEMC_16_1/SRB_IOL4_TX_DATA[2]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[5]

 Data arrival time                                                  10.155         Logic Levels: 4  
                                                                                   Logic: 1.017ns(27.265%), Route: 2.713ns(72.735%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      23.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.094 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.413         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.413 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      25.721         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.696      26.417                          
 clock uncertainty                                      -0.150      26.267                          

 Setup time                                             -1.245      25.022                          

 Data required time                                                 25.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.022                          
 Data arrival time                                                 -10.155                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.867                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.721
  Launch Clock Delay      :  6.425
  Clock Pessimism Removal :  0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.583 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.951         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.951 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.474       6.425         ntclkbufg_1      
 CLMA_42_25/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_42_25/Q3                     tco                   0.209       6.634 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.589       7.223         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [3]
 CLMA_38_36/Y0                     td                    0.226       7.449 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.349       7.798         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N30437
 CLMA_38_40/Y3                     td                    0.135       7.933 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.287       8.220         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_30_41/Y3                     td                    0.221       8.441 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       0.778       9.219         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24070
 CLMA_38_20/Y0                     td                    0.226       9.445 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/gateop_perm/Z
                                   net (fanout=1)        0.552       9.997         u_DDR3/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                   9.997         Logic Levels: 4  
                                                                                   Logic: 1.017ns(28.471%), Route: 2.555ns(71.529%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      23.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.094 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.413         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.413 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      25.721         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.696      26.417                          
 clock uncertainty                                      -0.150      26.267                          

 Setup time                                             -1.394      24.873                          

 Data required time                                                 24.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.873                          
 Data arrival time                                                  -9.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.876                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.433
  Launch Clock Delay      :  5.698
  Clock Pessimism Removal :  -0.734

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.094 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.413         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.413 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.285       5.698         ntclkbufg_1      
 CLMA_38_100/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/CLK

 CLMA_38_100/Q0                    tco                   0.198       5.896 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/Q
                                   net (fanout=1)        0.142       6.038         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [0]
 CLMA_38_100/M1                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/D

 Data arrival time                                                   6.038         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.583 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.951         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.951 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.482       6.433         ntclkbufg_1      
 CLMA_38_100/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/CLK
 clock pessimism                                        -0.734       5.699                          
 clock uncertainty                                       0.000       5.699                          

 Hold time                                              -0.003       5.696                          

 Data required time                                                  5.696                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.696                          
 Data arrival time                                                  -6.038                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.412
  Launch Clock Delay      :  5.677
  Clock Pessimism Removal :  -0.734

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.094 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.413         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.413 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.264       5.677         ntclkbufg_1      
 CLMA_30_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMA_30_76/Q1                     tco                   0.198       5.875 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.143       6.018         u_DDR3/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMA_30_76/M0                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/D

 Data arrival time                                                   6.018         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.583 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.951         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.951 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.461       6.412         ntclkbufg_1      
 CLMA_30_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
 clock pessimism                                        -0.734       5.678                          
 clock uncertainty                                       0.000       5.678                          

 Hold time                                              -0.003       5.675                          

 Data required time                                                  5.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.675                          
 Data arrival time                                                  -6.018                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[3]/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.421
  Launch Clock Delay      :  5.687
  Clock Pessimism Removal :  -0.734

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.094 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.413         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.413 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.274       5.687         ntclkbufg_1      
 CLMA_30_37/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_37/Q1                     tco                   0.197       5.884 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.139       6.023         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt [2]
 CLMA_30_37/A4                                                             f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.023         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.583 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.951         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.951 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.470       6.421         ntclkbufg_1      
 CLMA_30_37/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.734       5.687                          
 clock uncertainty                                       0.000       5.687                          

 Hold time                                              -0.055       5.632                          

 Data required time                                                  5.632                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.632                          
 Data arrival time                                                  -6.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.838  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.658
  Launch Clock Delay      :  5.259
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121      20.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      20.596 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.015         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.259 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.259         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.259 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.259         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      22.550 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.806      23.356         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_68/Y2                     td                    0.132      23.488 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.200      23.688         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_42_68/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  23.688         Logic Levels: 1  
                                                                                   Logic: 1.423ns(58.584%), Route: 1.006ns(41.416%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      23.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.094 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.413         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.413 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.245      25.658         ntclkbufg_1      
 CLMA_42_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.439      26.097                          
 clock uncertainty                                      -0.150      25.947                          

 Setup time                                             -0.223      25.724                          

 Data required time                                                 25.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.724                          
 Data arrival time                                                 -23.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.036                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.838  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.658
  Launch Clock Delay      :  5.259
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121      20.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      20.596 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.015         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.259 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.259         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.259 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.259         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      22.550 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.806      23.356         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_68/Y2                     td                    0.132      23.488 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.200      23.688         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_42_68/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  23.688         Logic Levels: 1  
                                                                                   Logic: 1.423ns(58.584%), Route: 1.006ns(41.416%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      23.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.094 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.413         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.413 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.245      25.658         ntclkbufg_1      
 CLMA_42_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.439      26.097                          
 clock uncertainty                                      -0.150      25.947                          

 Setup time                                             -0.223      25.724                          

 Data required time                                                 25.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.724                          
 Data arrival time                                                 -23.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.036                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.838  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.658
  Launch Clock Delay      :  5.259
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121      20.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      20.596 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.015         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.259 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.259         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.259 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.259         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      22.550 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.806      23.356         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_68/Y2                     td                    0.132      23.488 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.200      23.688         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_42_69/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  23.688         Logic Levels: 1  
                                                                                   Logic: 1.423ns(58.584%), Route: 1.006ns(41.416%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      23.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.094 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.413         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.413 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.245      25.658         ntclkbufg_1      
 CLMA_42_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.439      26.097                          
 clock uncertainty                                      -0.150      25.947                          

 Setup time                                             -0.223      25.724                          

 Data required time                                                 25.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.724                          
 Data arrival time                                                 -23.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.036                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.393
  Launch Clock Delay      :  4.681
  Clock Pessimism Removal :  -0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      23.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.104 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.468         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.681 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.681         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.681 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.681         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      25.711 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.766      26.477         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_68/A4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.477         Logic Levels: 0  
                                                                                   Logic: 1.030ns(57.350%), Route: 0.766ns(42.650%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121      24.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      24.583 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.951         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.951 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.442      26.393         ntclkbufg_1      
 CLMA_42_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.439      25.954                          
 clock uncertainty                                       0.150      26.104                          

 Hold time                                              -0.055      26.049                          

 Data required time                                                 26.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.049                          
 Data arrival time                                                 -26.477                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.393
  Launch Clock Delay      :  4.681
  Clock Pessimism Removal :  -0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      23.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.104 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.468         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.681 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.681         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.681 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.681         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      25.711 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.766      26.477         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_68/B4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.477         Logic Levels: 0  
                                                                                   Logic: 1.030ns(57.350%), Route: 0.766ns(42.650%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121      24.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      24.583 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.951         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.951 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.442      26.393         ntclkbufg_1      
 CLMA_42_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.439      25.954                          
 clock uncertainty                                       0.150      26.104                          

 Hold time                                              -0.057      26.047                          

 Data required time                                                 26.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.047                          
 Data arrival time                                                 -26.477                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.430                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.434
  Launch Clock Delay      :  4.681
  Clock Pessimism Removal :  -0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      23.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.104 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.468         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.681 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.681         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.681 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.681         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.046      25.727 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        0.938      26.665         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMS_26_93/CD                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  26.665         Logic Levels: 0  
                                                                                   Logic: 1.046ns(52.722%), Route: 0.938ns(47.278%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121      24.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      24.583 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.951         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.951 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.483      26.434         ntclkbufg_1      
 CLMS_26_93/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.439      25.995                          
 clock uncertainty                                       0.150      26.145                          

 Hold time                                               0.027      26.172                          

 Data required time                                                 26.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.172                          
 Data arrival time                                                 -26.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.493                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/L4
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.168  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.729
  Launch Clock Delay      :  6.436
  Clock Pessimism Removal :  0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.954         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.954 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.482       6.436         ntclkbufg_3      
 DRM_62_144/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_62_144/QA1[3]                 tco                   1.881       8.317 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[3]
                                   net (fanout=1)        0.519       8.836         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [3]
                                                         0.310       9.146 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/gateop_A2/Cout
                                                         0.000       9.146         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
 CLMA_66_152/COUT                  td                    0.083       9.229 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.229         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                         0.055       9.284 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/gateop_A2/Cout
                                                         0.000       9.284         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
 CLMA_66_156/COUT                  td                    0.083       9.367 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.367         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
 CLMA_66_160/Y1                    td                    0.272       9.639 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/gateop_A2/Y1
                                   net (fanout=18)       0.246       9.885         _N20             
 CLMA_70_160/Y1                    td                    0.135      10.020 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.485      10.505         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_78_176/Y0                    td                    0.192      10.697 f       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=100)      2.090      12.787         HREADY           
 CLMA_10_300/Y0                    td                    0.169      12.956 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_85_8/gateop/F
                                   net (fanout=1)        0.240      13.196         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N29128
 CLMA_10_300/Y1                    td                    0.221      13.417 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_85_10/gateop/F
                                   net (fanout=1)        0.468      13.885         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N29130
 CLMA_14_280/Y1                    td                    0.135      14.020 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_85_11/gateop_perm/Z
                                   net (fanout=1)        0.239      14.259         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N29131
 CLMA_14_280/A4                                                            r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  14.259         Logic Levels: 8  
                                                                                   Logic: 3.536ns(45.200%), Route: 4.287ns(54.800%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      13.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.415         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.415 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.314      15.729         ntclkbufg_3      
 CLMA_14_280/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.539      16.268                          
 clock uncertainty                                      -0.150      16.118                          

 Setup time                                             -0.071      16.047                          

 Data required time                                                 16.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.047                          
 Data arrival time                                                 -14.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.788                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/opit_0_inv_L5Q_perm/L4
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.160  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.737
  Launch Clock Delay      :  6.436
  Clock Pessimism Removal :  0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.954         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.954 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.482       6.436         ntclkbufg_3      
 DRM_62_144/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_62_144/QA1[3]                 tco                   1.881       8.317 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[3]
                                   net (fanout=1)        0.519       8.836         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [3]
                                                         0.310       9.146 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/gateop_A2/Cout
                                                         0.000       9.146         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
 CLMA_66_152/COUT                  td                    0.083       9.229 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.229         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                         0.055       9.284 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/gateop_A2/Cout
                                                         0.000       9.284         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
 CLMA_66_156/COUT                  td                    0.083       9.367 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.367         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
 CLMA_66_160/Y1                    td                    0.272       9.639 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/gateop_A2/Y1
                                   net (fanout=18)       0.246       9.885         _N20             
 CLMA_70_160/Y1                    td                    0.135      10.020 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.485      10.505         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_78_176/Y0                    td                    0.192      10.697 f       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=100)      1.028      11.725         HREADY           
 CLMA_50_224/Y2                    td                    0.189      11.914 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_108_5/gateop/F
                                   net (fanout=1)        1.121      13.035         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N25481
 CLMA_10_276/Y1                    td                    0.221      13.256 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_108_4/gateop/F
                                   net (fanout=1)        0.239      13.495         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N22439
 CLMA_10_276/Y2                    td                    0.132      13.627 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_140/gateop_perm/Z
                                   net (fanout=1)        0.239      13.866         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N22430
 CLMA_10_276/A4                                                            r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.866         Logic Levels: 8  
                                                                                   Logic: 3.553ns(47.820%), Route: 3.877ns(52.180%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      13.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.415         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.415 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.322      15.737         ntclkbufg_3      
 CLMA_10_276/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.539      16.276                          
 clock uncertainty                                      -0.150      16.126                          

 Setup time                                             -0.071      16.055                          

 Data required time                                                 16.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.055                          
 Data arrival time                                                 -13.866                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.189                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/L1
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.168  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.729
  Launch Clock Delay      :  6.436
  Clock Pessimism Removal :  0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.954         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.954 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.482       6.436         ntclkbufg_3      
 DRM_62_144/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_62_144/QA1[3]                 tco                   1.881       8.317 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[3]
                                   net (fanout=1)        0.519       8.836         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [3]
                                                         0.310       9.146 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/gateop_A2/Cout
                                                         0.000       9.146         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
 CLMA_66_152/COUT                  td                    0.083       9.229 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.229         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                         0.055       9.284 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/gateop_A2/Cout
                                                         0.000       9.284         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
 CLMA_66_156/COUT                  td                    0.083       9.367 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.367         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
 CLMA_66_160/Y1                    td                    0.272       9.639 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/gateop_A2/Y1
                                   net (fanout=18)       0.246       9.885         _N20             
 CLMA_70_160/Y1                    td                    0.135      10.020 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.485      10.505         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_78_176/Y0                    td                    0.192      10.697 f       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=100)      1.234      11.931         HREADY           
 CLMA_26_216/Y3                    td                    0.143      12.074 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N80/gateop_perm/Z
                                   net (fanout=4)        0.955      13.029         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N80
 CLMA_14_273/Y0                    td                    0.169      13.198 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_98_4/gateop/F
                                   net (fanout=1)        0.469      13.667         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N22371
 CLMA_14_280/A1                                                            r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  13.667         Logic Levels: 7  
                                                                                   Logic: 3.323ns(45.955%), Route: 3.908ns(54.045%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      13.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.415         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.415 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.314      15.729         ntclkbufg_3      
 CLMA_14_280/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.539      16.268                          
 clock uncertainty                                      -0.150      16.118                          

 Setup time                                             -0.149      15.969                          

 Data required time                                                 15.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.969                          
 Data arrival time                                                 -13.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.302                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_top/W_CNT[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_sd_top/BUF_W_4_6/gateop/WADM0
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.446
  Launch Clock Delay      :  5.706
  Clock Pessimism Removal :  -0.709

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.415         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.415 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.291       5.706         ntclkbufg_3      
 CLMA_86_84/CLK                                                            r       u_sd_top/W_CNT[1]/opit_0_inv_A2Q21/CLK

 CLMA_86_84/Q0                     tco                   0.197       5.903 f       u_sd_top/W_CNT[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=259)      0.217       6.120         u_sd_top/W_CNT [0]
 CLMS_86_89/M0                                                             f       u_sd_top/BUF_W_4_6/gateop/WADM0

 Data arrival time                                                   6.120         Logic Levels: 0  
                                                                                   Logic: 0.197ns(47.585%), Route: 0.217ns(52.415%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.954         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.954 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.492       6.446         ntclkbufg_3      
 CLMS_86_89/CLK                                                            r       u_sd_top/BUF_W_4_6/gateop/WCLK
 clock pessimism                                        -0.709       5.737                          
 clock uncertainty                                       0.000       5.737                          

 Hold time                                               0.313       6.050                          

 Data required time                                                  6.050                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.050                          
 Data arrival time                                                  -6.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.070                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_top/W_CNT[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_sd_top/BUF_W_4_12/gateop/WADM0
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.446
  Launch Clock Delay      :  5.706
  Clock Pessimism Removal :  -0.709

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.415         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.415 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.291       5.706         ntclkbufg_3      
 CLMA_86_84/CLK                                                            r       u_sd_top/W_CNT[1]/opit_0_inv_A2Q21/CLK

 CLMA_86_84/Q0                     tco                   0.197       5.903 f       u_sd_top/W_CNT[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=259)      0.217       6.120         u_sd_top/W_CNT [0]
 CLMS_86_89/M0                                                             f       u_sd_top/BUF_W_4_12/gateop/WADM0

 Data arrival time                                                   6.120         Logic Levels: 0  
                                                                                   Logic: 0.197ns(47.585%), Route: 0.217ns(52.415%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.954         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.954 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.492       6.446         ntclkbufg_3      
 CLMS_86_89/CLK                                                            r       u_sd_top/BUF_W_4_12/gateop/WCLK
 clock pessimism                                        -0.709       5.737                          
 clock uncertainty                                       0.000       5.737                          

 Hold time                                               0.313       6.050                          

 Data required time                                                  6.050                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.050                          
 Data arrival time                                                  -6.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.070                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_top/W_CNT[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_sd_top/BUF_W_4_4/gateop/WADM0
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.446
  Launch Clock Delay      :  5.706
  Clock Pessimism Removal :  -0.709

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.415         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.415 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.291       5.706         ntclkbufg_3      
 CLMA_86_84/CLK                                                            r       u_sd_top/W_CNT[1]/opit_0_inv_A2Q21/CLK

 CLMA_86_84/Q0                     tco                   0.197       5.903 f       u_sd_top/W_CNT[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=259)      0.217       6.120         u_sd_top/W_CNT [0]
 CLMS_86_89/M0                                                             f       u_sd_top/BUF_W_4_4/gateop/WADM0

 Data arrival time                                                   6.120         Logic Levels: 0  
                                                                                   Logic: 0.197ns(47.585%), Route: 0.217ns(52.415%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.954         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.954 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.492       6.446         ntclkbufg_3      
 CLMS_86_89/CLK                                                            r       u_sd_top/BUF_W_4_4/gateop/WCLK
 clock pessimism                                        -0.709       5.737                          
 clock uncertainty                                       0.000       5.737                          

 Hold time                                               0.313       6.050                          

 Data required time                                                  6.050                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.050                          
 Data arrival time                                                  -6.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.070                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L0
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.817
  Launch Clock Delay      :  3.237
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N45             
 USCM_74_108/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.508       3.237         cmos_pclk_g      
 CLMS_66_13/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_66_13/Q1                     tco                   0.209       3.446 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.469       3.915         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [1]
                                                         0.310       4.225 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.225         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2496
 CLMS_66_13/Y3                     td                    0.305       4.530 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.476       5.006         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [3]
 CLMA_66_0/Y0                      td                    0.131       5.137 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[3]/gateop_perm/Z
                                   net (fanout=1)        0.696       5.833         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [3]
                                                         0.310       6.143 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_0/gateop_A2/Cout
                                                         0.000       6.143         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [2]
 CLMA_90_9/COUT                    td                    0.083       6.226 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.226         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_90_13/Y0                     td                    0.104       6.330 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.365       6.695         _N26             
 CLMA_90_20/D0                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.695         Logic Levels: 4  
                                                                                   Logic: 1.452ns(41.990%), Route: 2.006ns(58.010%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041    1000.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N45             
 USCM_74_108/CLK_USCM              td                    0.000    1001.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.306    1002.817         cmos_pclk_g      
 CLMA_90_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.218    1003.035                          
 clock uncertainty                                      -0.050    1002.985                          

 Setup time                                             -0.103    1002.882                          

 Data required time                                               1002.882                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.882                          
 Data arrival time                                                  -6.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.187                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/L1
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.817
  Launch Clock Delay      :  3.237
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N45             
 USCM_74_108/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.508       3.237         cmos_pclk_g      
 CLMS_66_13/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_66_13/Q1                     tco                   0.209       3.446 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.469       3.915         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [1]
                                                         0.310       4.225 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.225         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2496
 CLMS_66_13/COUT                   td                    0.083       4.308 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.308         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2498
                                                         0.057       4.365 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.365         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2500
 CLMS_66_17/COUT                   td                    0.083       4.448 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.448         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2502
                                                         0.057       4.505 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.505         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2504
 CLMS_66_21/Y2                     td                    0.158       4.663 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[10]/opit_0_inv_AQ/Y
                                   net (fanout=3)        0.795       5.458         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [10]
 CLMA_90_20/A1                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.458         Logic Levels: 3  
                                                                                   Logic: 0.957ns(43.089%), Route: 1.264ns(56.911%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041    1000.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N45             
 USCM_74_108/CLK_USCM              td                    0.000    1001.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.306    1002.817         cmos_pclk_g      
 CLMA_90_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.218    1003.035                          
 clock uncertainty                                      -0.050    1002.985                          

 Setup time                                             -0.149    1002.836                          

 Data required time                                               1002.836                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.836                          
 Data arrival time                                                  -5.458                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.378                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L3
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.817
  Launch Clock Delay      :  3.237
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N45             
 USCM_74_108/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.508       3.237         cmos_pclk_g      
 CLMS_66_13/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_66_13/Q1                     tco                   0.209       3.446 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.469       3.915         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [1]
                                                         0.310       4.225 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.225         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2496
 CLMS_66_13/COUT                   td                    0.083       4.308 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.308         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2498
                                                         0.057       4.365 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.365         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2500
 CLMS_66_17/COUT                   td                    0.083       4.448 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.448         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2502
                                                         0.057       4.505 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.505         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2504
 CLMS_66_21/Y2                     td                    0.158       4.663 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[10]/opit_0_inv_AQ/Y
                                   net (fanout=3)        0.556       5.219         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [10]
 CLMA_90_20/D3                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L3

 Data arrival time                                                   5.219         Logic Levels: 3  
                                                                                   Logic: 0.957ns(48.285%), Route: 1.025ns(51.715%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041    1000.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N45             
 USCM_74_108/CLK_USCM              td                    0.000    1001.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.306    1002.817         cmos_pclk_g      
 CLMA_90_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.218    1003.035                          
 clock uncertainty                                      -0.050    1002.985                          

 Setup time                                             -0.215    1002.770                          

 Data required time                                               1002.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.770                          
 Data arrival time                                                  -5.219                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.551                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.211
  Launch Clock Delay      :  2.807
  Clock Pessimism Removal :  -0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N45             
 USCM_74_108/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.296       2.807         cmos_pclk_g      
 CLMA_58_21/CLK                                                            r       cmos_8_16bit_m0/pdata_o[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_21/Q0                     tco                   0.197       3.004 f       cmos_8_16bit_m0/pdata_o[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.181       3.185         cmos_16bit_data[8]
 DRM_62_20/DA0[0]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                   3.185         Logic Levels: 0  
                                                                                   Logic: 0.197ns(52.116%), Route: 0.181ns(47.884%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N45             
 USCM_74_108/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.482       3.211         cmos_pclk_g      
 DRM_62_20/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.376       2.835                          
 clock uncertainty                                       0.000       2.835                          

 Hold time                                               0.075       2.910                          

 Data required time                                                  2.910                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.910                          
 Data arrival time                                                  -3.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[5]
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.211
  Launch Clock Delay      :  2.807
  Clock Pessimism Removal :  -0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N45             
 USCM_74_108/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.296       2.807         cmos_pclk_g      
 CLMA_58_21/CLK                                                            r       cmos_8_16bit_m0/pdata_o[13]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_21/Q1                     tco                   0.197       3.004 f       cmos_8_16bit_m0/pdata_o[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.234       3.238         cmos_16bit_data[13]
 DRM_62_20/DA0[5]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[5]

 Data arrival time                                                   3.238         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.708%), Route: 0.234ns(54.292%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N45             
 USCM_74_108/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.482       3.211         cmos_pclk_g      
 DRM_62_20/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.376       2.835                          
 clock uncertainty                                       0.000       2.835                          

 Hold time                                               0.075       2.910                          

 Data required time                                                  2.910                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.910                          
 Data arrival time                                                  -3.238                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.328                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[6]
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.211
  Launch Clock Delay      :  2.807
  Clock Pessimism Removal :  -0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N45             
 USCM_74_108/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.296       2.807         cmos_pclk_g      
 CLMA_58_21/CLK                                                            r       cmos_8_16bit_m0/pdata_o[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_21/Q2                     tco                   0.197       3.004 f       cmos_8_16bit_m0/pdata_o[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.235       3.239         cmos_16bit_data[14]
 DRM_62_20/DA0[6]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[6]

 Data arrival time                                                   3.239         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.602%), Route: 0.235ns(54.398%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N45             
 USCM_74_108/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.482       3.211         cmos_pclk_g      
 DRM_62_20/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.376       2.835                          
 clock uncertainty                                       0.000       2.835                          

 Hold time                                               0.075       2.910                          

 Data required time                                                  2.910                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.910                          
 Data arrival time                                                  -3.239                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.329                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_1
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.149  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.732
  Launch Clock Delay      :  6.420
  Clock Pessimism Removal :  0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.954         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.954 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.466       6.420         ntclkbufg_2      
 CLMA_30_80/CLK                                                            r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_30_80/Q0                     tco                   0.206       6.626 f       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.216       7.842         s00_axi_awvalid  
 HMEMC_16_1/SRB_IOL42_LRS                                                  f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_1

 Data arrival time                                                   7.842         Logic Levels: 0  
                                                                                   Logic: 0.206ns(14.487%), Route: 1.216ns(85.513%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      13.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.415         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.415 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.317      15.732         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.539      16.271                          
 clock uncertainty                                      -0.150      16.121                          

 Setup time                                             -5.134      10.987                          

 Data required time                                                 10.987                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.987                          
 Data arrival time                                                  -7.842                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.145                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_1
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.732
  Launch Clock Delay      :  6.422
  Clock Pessimism Removal :  0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.954         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.954 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.468       6.422         ntclkbufg_2      
 CLMS_38_89/CLK                                                            r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK

 CLMS_38_89/Q3                     tco                   0.209       6.631 r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.783       7.414         s00_axi_arvalid  
 HMEMC_16_1/SRB_IOL34_TX_DATA[4]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_1

 Data arrival time                                                   7.414         Logic Levels: 0  
                                                                                   Logic: 0.209ns(21.069%), Route: 0.783ns(78.931%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      13.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.415         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.415 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.317      15.732         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.539      16.271                          
 clock uncertainty                                      -0.150      16.121                          

 Setup time                                             -5.135      10.986                          

 Data required time                                                 10.986                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.986                          
 Data arrival time                                                  -7.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.572                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.716
  Launch Clock Delay      :  6.468
  Clock Pessimism Removal :  0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.954         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.954 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.514       6.468         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.890       7.358 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        0.886       8.244         s00_axi_wready   
 CLMA_30_76/Y2                     td                    0.141       8.385 f       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        1.459       9.844         u_aq_axi_master/N5
                                                         0.221      10.065 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.065         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2508
 CLMA_82_17/Y2                     td                    0.158      10.223 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.550      10.773         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [2]
 CLMS_78_13/Y0                     td                    0.131      10.904 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[2]/gateop_perm/Z
                                   net (fanout=2)        0.516      11.420         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [2]
 CLMA_90_17/COUT                   td                    0.346      11.766 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.766         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [3]
                                                         0.055      11.821 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.fsub_4/gateop_A2/Cout
                                                         0.000      11.821         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [5]
 CLMA_90_21/COUT                   td                    0.082      11.903 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      11.903         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [7]
 CLMA_90_25/CIN                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  11.903         Logic Levels: 5  
                                                                                   Logic: 2.024ns(37.240%), Route: 3.411ns(62.760%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      13.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.415         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.415 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.301      15.716         ntclkbufg_2      
 CLMA_90_25/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.539      16.255                          
 clock uncertainty                                      -0.150      16.105                          

 Setup time                                             -0.110      15.995                          

 Data required time                                                 15.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.995                          
 Data arrival time                                                 -11.903                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.092                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[8]/opit_0_inv_AQ/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/L0
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.460
  Launch Clock Delay      :  5.723
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.415         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.415 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.308       5.723         ntclkbufg_2      
 CLMA_82_25/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[8]/opit_0_inv_AQ/CLK

 CLMA_82_25/Q0                     tco                   0.197       5.920 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[8]/opit_0_inv_AQ/Q
                                   net (fanout=4)        0.216       6.136         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin [8]
 CLMA_86_20/A0                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.136         Logic Levels: 0  
                                                                                   Logic: 0.197ns(47.700%), Route: 0.216ns(52.300%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.954         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.954 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.506       6.460         ntclkbufg_2      
 CLMA_86_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.539       5.921                          
 clock uncertainty                                       0.000       5.921                          

 Hold time                                              -0.082       5.839                          

 Data required time                                                  5.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.839                          
 Data arrival time                                                  -6.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.297                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[30]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.468
  Launch Clock Delay      :  5.697
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.415         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.415 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.282       5.697         ntclkbufg_2      
 CLMA_26_88/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_A2Q21/CLK

 CLMA_26_88/Q3                     tco                   0.197       5.894 f       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.458       6.352         s00_axi_araddr[30]
 HMEMC_16_1/SRB_IOL35_TX_DATA[3]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[30]

 Data arrival time                                                   6.352         Logic Levels: 0  
                                                                                   Logic: 0.197ns(30.076%), Route: 0.458ns(69.924%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.954         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.954 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.514       6.468         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.539       5.929                          
 clock uncertainty                                       0.000       5.929                          

 Hold time                                               0.108       6.037                          

 Data required time                                                  6.037                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.037                          
 Data arrival time                                                  -6.352                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_r_len[7]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARLEN_1[7]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.255  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.468
  Launch Clock Delay      :  5.674
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.415         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.415 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.259       5.674         ntclkbufg_2      
 CLMA_26_68/CLK                                                            r       u_aq_axi_master/reg_r_len[7]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_26_68/Q2                     tco                   0.197       5.871 f       u_aq_axi_master/reg_r_len[7]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=3)        0.474       6.345         s00_axi_arlen[7] 
 HMEMC_16_1/SRB_IOL35_IODLY_CTRL[0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARLEN_1[7]

 Data arrival time                                                   6.345         Logic Levels: 0  
                                                                                   Logic: 0.197ns(29.359%), Route: 0.474ns(70.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.954         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.954 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.514       6.468         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.539       5.929                          
 clock uncertainty                                       0.000       5.929                          

 Hold time                                               0.101       6.030                          

 Data required time                                                  6.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.030                          
 Data arrival time                                                  -6.345                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.655
  Launch Clock Delay      :  6.416
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.954         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.954 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.462       6.416         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.209       6.625 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     1.472       8.097         SYSRESETn        
 CLMA_42_56/Y1                     td                    0.135       8.232 r       u_aq_axi_master/N540/gateop_perm/Z
                                   net (fanout=1)        0.202       8.434         u_aq_axi_master/N540
 CLMA_42_56/CE                                                             r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE

 Data arrival time                                                   8.434         Logic Levels: 1  
                                                                                   Logic: 0.344ns(17.047%), Route: 1.674ns(82.953%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      13.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.415         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.415 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.240      15.655         ntclkbufg_2      
 CLMA_42_56/CLK                                                            r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.439      16.094                          
 clock uncertainty                                      -0.150      15.944                          

 Setup time                                             -0.223      15.721                          

 Data required time                                                 15.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.721                          
 Data arrival time                                                  -8.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.287                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.271  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.391
  Launch Clock Delay      :  5.681
  Clock Pessimism Removal :  -0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.415         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.415 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.266       5.681         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.197       5.878 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     1.193       7.071         SYSRESETn        
 CLMA_42_56/Y1                     td                    0.126       7.197 r       u_aq_axi_master/N540/gateop_perm/Z
                                   net (fanout=1)        0.149       7.346         u_aq_axi_master/N540
 CLMA_42_56/CE                                                             r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE

 Data arrival time                                                   7.346         Logic Levels: 1  
                                                                                   Logic: 0.323ns(19.399%), Route: 1.342ns(80.601%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.954         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.954 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.437       6.391         ntclkbufg_2      
 CLMA_42_56/CLK                                                            r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.439       5.952                          
 clock uncertainty                                       0.150       6.102                          

 Hold time                                              -0.195       5.907                          

 Data required time                                                  5.907                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.907                          
 Data arrival time                                                  -7.346                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.741
  Launch Clock Delay      :  5.318
  Clock Pessimism Removal :  0.578

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.596 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.015         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.259 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.318         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.436       5.754 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.754         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.754         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       5.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.104 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.468         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.681 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.741         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.578       7.319                          
 clock uncertainty                                      -0.150       7.169                          

 Setup time                                             -0.065       7.104                          

 Data required time                                                  7.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.104                          
 Data arrival time                                                  -5.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.741
  Launch Clock Delay      :  5.318
  Clock Pessimism Removal :  0.578

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.596 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.015         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.259 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.318         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.436       5.754 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.754         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.754         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       5.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.104 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.468         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.681 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.741         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.578       7.319                          
 clock uncertainty                                      -0.150       7.169                          

 Setup time                                             -0.065       7.104                          

 Data required time                                                  7.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.104                          
 Data arrival time                                                  -5.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.741
  Launch Clock Delay      :  5.318
  Clock Pessimism Removal :  0.578

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.596 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.015         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.259 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.318         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.436       5.754 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.754         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.754         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       5.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.104 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.468         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.681 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.741         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.578       7.319                          
 clock uncertainty                                      -0.150       7.169                          

 Setup time                                             -0.065       7.104                          

 Data required time                                                  7.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.104                          
 Data arrival time                                                  -5.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.339
  Launch Clock Delay      :  4.731
  Clock Pessimism Removal :  -0.578

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.104 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.468         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.681 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.731         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.361       5.092 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.092         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.092         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.596 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.015         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.259 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.339         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.578       4.761                          
 clock uncertainty                                       0.000       4.761                          

 Hold time                                              -0.043       4.718                          

 Data required time                                                  4.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.718                          
 Data arrival time                                                  -5.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.339
  Launch Clock Delay      :  4.731
  Clock Pessimism Removal :  -0.578

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.104 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.468         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.681 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.731         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.361       5.092 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.092         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.092         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.596 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.015         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.259 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.339         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.578       4.761                          
 clock uncertainty                                       0.000       4.761                          

 Hold time                                              -0.043       4.718                          

 Data required time                                                  4.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.718                          
 Data arrival time                                                  -5.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.339
  Launch Clock Delay      :  4.731
  Clock Pessimism Removal :  -0.578

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.104 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.468         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.681 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.731         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.361       5.092 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.092         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.092         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.596 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.015         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.259 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.339         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.578       4.761                          
 clock uncertainty                                       0.000       4.761                          

 Hold time                                              -0.043       4.718                          

 Data required time                                                  4.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.718                          
 Data arrival time                                                  -5.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.681
  Launch Clock Delay      :  6.420
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.583 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.951         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.951 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       6.420         ntclkbufg_1      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q0                     tco                   0.209       6.629 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.239       6.868         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   6.868         Logic Levels: 0  
                                                                                   Logic: 0.209ns(46.652%), Route: 0.239ns(53.348%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       7.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.104 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.468         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       8.681 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.681         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.681 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.681         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.439       9.120                          
 clock uncertainty                                      -0.150       8.970                          

 Setup time                                             -0.588       8.382                          

 Data required time                                                  8.382                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.382                          
 Data arrival time                                                  -6.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.514                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.681
  Launch Clock Delay      :  6.412
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.583 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.951         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.951 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.461       6.412         ntclkbufg_1      
 CLMA_30_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMA_30_76/Q0                     tco                   0.209       6.621 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.242       6.863         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d
 CLMA_30_77/Y0                     td                    0.171       7.034 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.362       7.396         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   7.396         Logic Levels: 1  
                                                                                   Logic: 0.380ns(38.618%), Route: 0.604ns(61.382%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       7.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.104 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.468         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       8.681 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.681         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.681 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.681         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.439       9.120                          
 clock uncertainty                                      -0.150       8.970                          

 Setup time                                             -0.051       8.919                          

 Data required time                                                  8.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.919                          
 Data arrival time                                                  -7.396                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.523                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.681
  Launch Clock Delay      :  6.420
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.583 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.951         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.951 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       6.420         ntclkbufg_1      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q1                     tco                   0.209       6.629 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.237       6.866         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   6.866         Logic Levels: 0  
                                                                                   Logic: 0.209ns(46.861%), Route: 0.237ns(53.139%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       7.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.104 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.468         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       8.681 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.681         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.681 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.681         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.439       9.120                          
 clock uncertainty                                      -0.150       8.970                          

 Setup time                                             -0.541       8.429                          

 Data required time                                                  8.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.429                          
 Data arrival time                                                  -6.866                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.866  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.259
  Launch Clock Delay      :  5.686
  Clock Pessimism Removal :  -0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.094 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.413         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.413 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.273       5.686         ntclkbufg_1      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q2                     tco                   0.197       5.883 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.248       6.131         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[5]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK

 Data arrival time                                                   6.131         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.270%), Route: 0.248ns(55.730%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.596 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.015         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.259 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.259         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.259 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.259         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.439       4.820                          
 clock uncertainty                                       0.150       4.970                          

 Hold time                                               0.522       5.492                          

 Data required time                                                  5.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.492                          
 Data arrival time                                                  -6.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.639                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.866  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.259
  Launch Clock Delay      :  5.686
  Clock Pessimism Removal :  -0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.094 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.413         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.413 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.273       5.686         ntclkbufg_1      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q0                     tco                   0.197       5.883 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.182       6.065         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   6.065         Logic Levels: 0  
                                                                                   Logic: 0.197ns(51.979%), Route: 0.182ns(48.021%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.596 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.015         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.259 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.259         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.259 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.259         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.439       4.820                          
 clock uncertainty                                       0.150       4.970                          

 Hold time                                               0.416       5.386                          

 Data required time                                                  5.386                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.386                          
 Data arrival time                                                  -6.065                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.679                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.851  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.259
  Launch Clock Delay      :  5.671
  Clock Pessimism Removal :  -0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.094 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.413         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.413 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.258       5.671         ntclkbufg_1      
 CLMA_38_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_76/Q2                     tco                   0.198       5.869 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.311       6.180         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   6.180         Logic Levels: 0  
                                                                                   Logic: 0.198ns(38.900%), Route: 0.311ns(61.100%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.596 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.015         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.259 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.259         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.259 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.259         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.439       4.820                          
 clock uncertainty                                       0.150       4.970                          

 Hold time                                               0.526       5.496                          

 Data required time                                                  5.496                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.496                          
 Data arrival time                                                  -6.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.684                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I3
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.453
  Launch Clock Delay      :  5.117
  Clock Pessimism Removal :  0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.528       5.117         rx_clki_clkbufg  
 CLMA_146_348/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK

 CLMA_146_348/Q1                   tco                   0.206       5.323 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.908       6.231         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [13]
 CLMA_146_297/Y3                   td                    0.221       6.452 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.240       6.692         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29048
 CLMA_146_297/Y1                   td                    0.135       6.827 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_16/gateop_perm/Z
                                   net (fanout=1)        0.855       7.682         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29051
 CLMA_142_344/Y0                   td                    0.131       7.813 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_17/gateop_perm/Z
                                   net (fanout=29)       0.621       8.434         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24645
 CLMA_142_364/Y1                   td                    0.167       8.601 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N589_11/gateop_perm/Z
                                   net (fanout=1)        0.485       9.086         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N589 [11]
 CLMA_138_365/Y0                   td                    0.310       9.396 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_4/gateop_perm/Z
                                   net (fanout=1)        0.469       9.865         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N28659
 CLMS_134_361/Y2                   td                    0.132       9.997 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_10/gateop_perm/Z
                                   net (fanout=1)        0.361      10.358         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N28665
 CLMS_126_361/A0                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  10.358         Logic Levels: 6  
                                                                                   Logic: 1.302ns(24.843%), Route: 3.939ns(75.157%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.324    1004.453         rx_clki_clkbufg  
 CLMS_126_361/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.622    1005.075                          
 clock uncertainty                                      -0.050    1005.025                          

 Setup time                                             -0.109    1004.916                          

 Data required time                                               1004.916                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.916                          
 Data arrival time                                                 -10.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.558                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.453
  Launch Clock Delay      :  5.117
  Clock Pessimism Removal :  0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.528       5.117         rx_clki_clkbufg  
 CLMA_146_348/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK

 CLMA_146_348/Q1                   tco                   0.206       5.323 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.908       6.231         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [13]
 CLMA_146_297/Y3                   td                    0.221       6.452 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.240       6.692         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29048
 CLMA_146_297/Y1                   td                    0.135       6.827 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_16/gateop_perm/Z
                                   net (fanout=1)        0.855       7.682         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29051
 CLMA_142_344/Y0                   td                    0.131       7.813 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_17/gateop_perm/Z
                                   net (fanout=29)       0.371       8.184         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24645
 CLMA_130_345/Y0                   td                    0.310       8.494 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N590_16/gateop_perm/Z
                                   net (fanout=1)        0.579       9.073         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/dfbc [0]
                                                         0.267       9.340 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_0/gateop_A2/Cout
                                                         0.000       9.340         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [2]
 CLMA_130_356/COUT                 td                    0.083       9.423 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.423         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [6]
                                                         0.055       9.478 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_4/gateop_A2/Cout
                                                         0.000       9.478         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [10]
 CLMA_130_360/Y3                   td                    0.272       9.750 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.353      10.103         _N31             
 CLMS_126_361/A2                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2

 Data arrival time                                                  10.103         Logic Levels: 6  
                                                                                   Logic: 1.680ns(33.694%), Route: 3.306ns(66.306%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.324    1004.453         rx_clki_clkbufg  
 CLMS_126_361/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.622    1005.075                          
 clock uncertainty                                      -0.050    1005.025                          

 Setup time                                             -0.225    1004.800                          

 Data required time                                               1004.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.800                          
 Data arrival time                                                 -10.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.697                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I1
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.453
  Launch Clock Delay      :  5.117
  Clock Pessimism Removal :  0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.528       5.117         rx_clki_clkbufg  
 CLMA_146_348/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK

 CLMA_146_348/Q1                   tco                   0.206       5.323 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.908       6.231         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [13]
 CLMA_146_297/Y3                   td                    0.221       6.452 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.240       6.692         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29048
 CLMA_146_297/Y1                   td                    0.135       6.827 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_16/gateop_perm/Z
                                   net (fanout=1)        0.855       7.682         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29051
 CLMA_142_344/Y0                   td                    0.131       7.813 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_17/gateop_perm/Z
                                   net (fanout=29)       0.635       8.448         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24645
 CLMS_134_365/Y1                   td                    0.221       8.669 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N589_14/gateop_perm/Z
                                   net (fanout=1)        0.239       8.908         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N589 [14]
 CLMS_134_365/Y2                   td                    0.173       9.081 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_6/gateop_perm/Z
                                   net (fanout=1)        0.476       9.557         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N28661
 CLMS_134_353/Y1                   td                    0.185       9.742 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_9/gateop_perm/Z
                                   net (fanout=1)        0.326      10.068         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N28664
 CLMS_126_361/A1                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I1

 Data arrival time                                                  10.068         Logic Levels: 6  
                                                                                   Logic: 1.272ns(25.692%), Route: 3.679ns(74.308%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.324    1004.453         rx_clki_clkbufg  
 CLMS_126_361/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.622    1005.075                          
 clock uncertainty                                      -0.050    1005.025                          

 Setup time                                             -0.154    1004.871                          

 Data required time                                               1004.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.871                          
 Data arrival time                                                 -10.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.803                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[8]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  4.400
  Clock Pessimism Removal :  -0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.271       4.400         rx_clki_clkbufg  
 CLMA_118_296/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[5]/opit_0_L5Q_perm/CLK

 CLMA_118_296/Q2                   tco                   0.197       4.597 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.169       4.766         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr [5]
 DRM_122_288/ADA0[8]                                                       f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[8]

 Data arrival time                                                   4.766         Logic Levels: 0  
                                                                                   Logic: 0.197ns(53.825%), Route: 0.169ns(46.175%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.470       5.059         rx_clki_clkbufg  
 DRM_122_288/CLKA[0]                                                       r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.622       4.437                          
 clock uncertainty                                       0.000       4.437                          

 Hold time                                               0.063       4.500                          

 Data required time                                                  4.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.500                          
 Data arrival time                                                  -4.766                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[1]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  4.404
  Clock Pessimism Removal :  -0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.275       4.404         rx_clki_clkbufg  
 CLMS_114_297/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[1]/opit_0/CLK

 CLMS_114_297/Q0                   tco                   0.197       4.601 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[1]/opit_0/Q
                                   net (fanout=1)        0.211       4.812         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d [1]
 DRM_122_288/DA0[1]                                                        f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]

 Data arrival time                                                   4.812         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.284%), Route: 0.211ns(51.716%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.470       5.059         rx_clki_clkbufg  
 DRM_122_288/CLKA[0]                                                       r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.622       4.437                          
 clock uncertainty                                       0.000       4.437                          

 Hold time                                               0.075       4.512                          

 Data required time                                                  4.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.512                          
 Data arrival time                                                  -4.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d5[7]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata[7]/opit_0/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.098
  Launch Clock Delay      :  4.438
  Clock Pessimism Removal :  -0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.309       4.438         rx_clki_clkbufg  
 CLMA_106_273/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d5[7]/opit_0/CLK

 CLMA_106_273/Q0                   tco                   0.198       4.636 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d5[7]/opit_0/Q
                                   net (fanout=1)        0.140       4.776         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d5 [7]
 CLMA_106_272/M0                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata[7]/opit_0/D

 Data arrival time                                                   4.776         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.509       5.098         rx_clki_clkbufg  
 CLMA_106_272/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata[7]/opit_0/CLK
 clock pessimism                                        -0.633       4.465                          
 clock uncertainty                                       0.000       4.465                          

 Hold time                                              -0.003       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                  -4.776                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : cmos_xclk/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.119
  Launch Clock Delay      :  6.416
  Clock Pessimism Removal :  0.117

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      10.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      11.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121      14.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393      14.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368      14.954         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.954 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.462      16.416         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.206      16.622 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     2.556      19.178         SYSRESETn        
 CLMA_146_229/RS                                                           f       cmos_xclk/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  19.178         Logic Levels: 0  
                                                                                   Logic: 0.206ns(7.458%), Route: 2.556ns(92.542%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                         20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.041      20.915 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N44             
 USCM_74_109/CLK_USCM              td                    0.000      21.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.310      23.119         ntclkbufg_0      
 CLMA_146_229/CLK                                                          r       cmos_xclk/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.117      23.236                          
 clock uncertainty                                      -0.050      23.186                          

 Recovery time                                          -0.212      22.974                          

 Data required time                                                 22.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.974                          
 Data arrival time                                                 -19.178                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.796                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : cmos_xclk/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.224  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.574
  Launch Clock Delay      :  5.681
  Clock Pessimism Removal :  -0.117

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      23.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      24.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      24.415         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      24.415 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.266      25.681         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.198      25.879 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     2.180      28.059         SYSRESETn        
 CLMA_146_229/RS                                                           r       cmos_xclk/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  28.059         Logic Levels: 0  
                                                                                   Logic: 0.198ns(8.326%), Route: 2.180ns(91.674%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                         20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.047      21.038 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N44             
 USCM_74_109/CLK_USCM              td                    0.000      22.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.507      23.574         ntclkbufg_0      
 CLMA_146_229/CLK                                                          r       cmos_xclk/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.117      23.457                          
 clock uncertainty                                       0.050      23.507                          

 Removal time                                           -0.195      23.312                          

 Data required time                                                 23.312                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.312                          
 Data arrival time                                                 -28.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.747                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.695
  Launch Clock Delay      :  6.397
  Clock Pessimism Removal :  0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.583 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.951         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.951 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.446       6.397         ntclkbufg_1      
 CLMA_42_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_48/Q1                     tco                   0.209       6.606 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=86)       1.220       7.826         u_DDR3/global_reset_n
 CLMS_26_89/RS                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.826         Logic Levels: 0  
                                                                                   Logic: 0.209ns(14.626%), Route: 1.220ns(85.374%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      23.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.094 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.413         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.413 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282      25.695         ntclkbufg_1      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.696      26.391                          
 clock uncertainty                                      -0.150      26.241                          

 Recovery time                                          -0.223      26.018                          

 Data required time                                                 26.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.018                          
 Data arrival time                                                  -7.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.192                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.695
  Launch Clock Delay      :  6.397
  Clock Pessimism Removal :  0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.583 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.951         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.951 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.446       6.397         ntclkbufg_1      
 CLMA_42_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_48/Q1                     tco                   0.209       6.606 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=86)       1.220       7.826         u_DDR3/global_reset_n
 CLMS_26_89/RS                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.826         Logic Levels: 0  
                                                                                   Logic: 0.209ns(14.626%), Route: 1.220ns(85.374%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      23.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.094 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.413         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.413 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282      25.695         ntclkbufg_1      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.696      26.391                          
 clock uncertainty                                      -0.150      26.241                          

 Recovery time                                          -0.223      26.018                          

 Data required time                                                 26.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.018                          
 Data arrival time                                                  -7.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.192                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[5]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.686
  Launch Clock Delay      :  6.397
  Clock Pessimism Removal :  0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.583 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.951         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.951 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.446       6.397         ntclkbufg_1      
 CLMA_42_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_48/Q1                     tco                   0.209       6.606 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=86)       1.162       7.768         u_DDR3/global_reset_n
 CLMA_42_93/RS                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[5]/opit_0_inv/RS

 Data arrival time                                                   7.768         Logic Levels: 0  
                                                                                   Logic: 0.209ns(15.244%), Route: 1.162ns(84.756%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      23.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.094 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.413         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.413 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.273      25.686         ntclkbufg_1      
 CLMA_42_93/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[5]/opit_0_inv/CLK
 clock pessimism                                         0.696      26.382                          
 clock uncertainty                                      -0.150      26.232                          

 Recovery time                                          -0.223      26.009                          

 Data required time                                                 26.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.009                          
 Data arrival time                                                  -7.768                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/ddrphy_rst/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.397
  Launch Clock Delay      :  5.663
  Clock Pessimism Removal :  -0.708

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.094 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.413         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.413 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.250       5.663         ntclkbufg_1      
 CLMA_42_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_48/Q1                     tco                   0.197       5.860 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=86)       0.154       6.014         u_DDR3/global_reset_n
 CLMA_42_49/RS                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/ddrphy_rst/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.014         Logic Levels: 0  
                                                                                   Logic: 0.197ns(56.125%), Route: 0.154ns(43.875%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.583 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.951         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.951 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.446       6.397         ntclkbufg_1      
 CLMA_42_49/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/ddrphy_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.708       5.689                          
 clock uncertainty                                       0.000       5.689                          

 Removal time                                           -0.186       5.503                          

 Data required time                                                  5.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.503                          
 Data arrival time                                                  -6.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.511                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.397
  Launch Clock Delay      :  5.663
  Clock Pessimism Removal :  -0.708

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.094 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.413         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.413 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.250       5.663         ntclkbufg_1      
 CLMA_42_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_48/Q1                     tco                   0.197       5.860 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=86)       0.154       6.014         u_DDR3/global_reset_n
 CLMA_42_49/RS                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.014         Logic Levels: 0  
                                                                                   Logic: 0.197ns(56.125%), Route: 0.154ns(43.875%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.583 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.951         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.951 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.446       6.397         ntclkbufg_1      
 CLMA_42_49/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.708       5.689                          
 clock uncertainty                                       0.000       5.689                          

 Removal time                                           -0.186       5.503                          

 Data required time                                                  5.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.503                          
 Data arrival time                                                  -6.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.511                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.397
  Launch Clock Delay      :  5.663
  Clock Pessimism Removal :  -0.708

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.094 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.413         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.413 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.250       5.663         ntclkbufg_1      
 CLMA_42_48/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_48/Q1                     tco                   0.197       5.860 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=86)       0.154       6.014         u_DDR3/global_reset_n
 CLMA_42_49/RS                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.014         Logic Levels: 0  
                                                                                   Logic: 0.197ns(56.125%), Route: 0.154ns(43.875%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.583 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.951         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.951 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.446       6.397         ntclkbufg_1      
 CLMA_42_49/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.708       5.689                          
 clock uncertainty                                       0.000       5.689                          

 Removal time                                           -0.186       5.503                          

 Data required time                                                  5.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.503                          
 Data arrival time                                                  -6.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.511                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/nfcs/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.172  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.705
  Launch Clock Delay      :  6.416
  Clock Pessimism Removal :  0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.954         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.954 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.462       6.416         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.206       6.622 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     2.190       8.812         SYSRESETn        
 CLMA_118_113/RSCO                 td                    0.094       8.906 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/fSCL[0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.906         _N573            
 CLMA_118_117/RSCO                 td                    0.078       8.984 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/cmd_ack/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.984         _N572            
 CLMA_118_121/RSCO                 td                    0.078       9.062 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.062         _N571            
 CLMA_118_125/RSCO                 td                    0.078       9.140 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/tip/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.140         _N570            
 CLMA_118_129/RSCO                 td                    0.078       9.218 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.218         _N569            
 CLMA_118_133/RSCO                 td                    0.078       9.296 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_ctrl[7]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.296         _N568            
 CLMA_118_137/RSCO                 td                    0.078       9.374 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_tx[3]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.374         _N567            
 CLMA_118_141/RSCO                 td                    0.078       9.452 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rxd_sync_2/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.452         _N566            
 CLMA_118_145/RSCO                 td                    0.078       9.530 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_shift_buf[5]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.530         _N565            
 CLMA_118_149/RSCO                 td                    0.078       9.608 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_div[6]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.608         _N564            
 CLMA_118_153/RSCO                 td                    0.078       9.686 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.686         _N563            
 CLMA_118_157/RSCO                 td                    0.078       9.764 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_tx_overrun/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.764         _N562            
 CLMA_118_161/RSCO                 td                    0.078       9.842 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_buf_full/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.842         _N561            
 CLMA_118_165/RSCO                 td                    0.078       9.920 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.920         _N560            
 CLMA_118_169/RSCO                 td                    0.078       9.998 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[3]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       9.998         _N559            
 CLMA_118_173/RSCO                 td                    0.078      10.076 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[7]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      10.076         _N558            
 CLMA_118_177/RSCO                 td                    0.078      10.154 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_div[19]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.154         _N557            
 CLMA_118_181/RSCO                 td                    0.078      10.232 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_div[15]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.232         _N556            
 CLMA_118_189/RSCO                 td                    0.078      10.310 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_div[14]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.310         _N555            
 CLMA_118_193/RSCO                 td                    0.078      10.388 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[6]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000      10.388         _N554            
 CLMA_118_197/RSCO                 td                    0.078      10.466 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_reload_val[7]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.466         _N553            
 CLMA_118_201/RSCO                 td                    0.078      10.544 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[0]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      10.544         _N552            
 CLMA_118_205/RSCO                 td                    0.078      10.622 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_reload_val[11]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.622         _N551            
 CLMA_118_209/RSCO                 td                    0.078      10.700 r       u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[10]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      10.700         _N550            
 CLMA_118_213/RSCO                 td                    0.078      10.778 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.778         _N549            
 CLMA_118_217/RSCO                 td                    0.078      10.856 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.856         _N548            
 CLMA_118_221/RSCO                 td                    0.078      10.934 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[21]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.934         _N547            
 CLMA_118_225/RSCO                 td                    0.078      11.012 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.012         _N546            
 CLMA_118_229/RSCO                 td                    0.078      11.090 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[26]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.090         _N545            
 CLMA_118_233/RSCO                 td                    0.078      11.168 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_reload_val[30]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      11.168         _N544            
 CLMA_118_237/RSCO                 td                    0.078      11.246 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[28]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.246         _N543            
 CLMA_118_241/RSCO                 td                    0.078      11.324 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[7]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      11.324         _N542            
 CLMA_118_245/RSCO                 td                    0.078      11.402 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      11.402         _N541            
 CLMA_118_249/RSCO                 td                    0.078      11.480 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[20]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      11.480         _N540            
 CLMA_118_253/RSCO                 td                    0.078      11.558 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[24]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      11.558         _N539            
 CLMA_118_257/RSCO                 td                    0.078      11.636 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[27]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      11.636         _N538            
 CLMA_118_261/RSCO                 td                    0.078      11.714 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[5]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      11.714         _N537            
 CLMA_118_265/RSCO                 td                    0.078      11.792 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[45]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.792         _N536            
 CLMA_118_269/RSCO                 td                    0.078      11.870 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[29]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      11.870         _N535            
 CLMA_118_273/RSCO                 td                    0.078      11.948 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/sstct/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      11.948         _N534            
 CLMA_118_277/RSCO                 td                    0.078      12.026 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[9]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      12.026         _N533            
 CLMA_118_281/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/nfcs/opit_0_inv/RS

 Data arrival time                                                  12.026         Logic Levels: 41 
                                                                                   Logic: 3.420ns(60.963%), Route: 2.190ns(39.037%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      13.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.415         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.415 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.290      15.705         ntclkbufg_3      
 CLMA_118_281/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/nfcs/opit_0_inv/CLK
 clock pessimism                                         0.539      16.244                          
 clock uncertainty                                      -0.150      16.094                          

 Recovery time                                           0.000      16.094                          

 Data required time                                                 16.094                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.094                          
 Data arrival time                                                 -12.026                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.068                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[9]/opit_0_inv_MUX4TO1Q/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.168  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.709
  Launch Clock Delay      :  6.416
  Clock Pessimism Removal :  0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.954         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.954 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.462       6.416         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.206       6.622 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     2.190       8.812         SYSRESETn        
 CLMA_118_113/RSCO                 td                    0.094       8.906 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/fSCL[0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.906         _N573            
 CLMA_118_117/RSCO                 td                    0.078       8.984 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/cmd_ack/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.984         _N572            
 CLMA_118_121/RSCO                 td                    0.078       9.062 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.062         _N571            
 CLMA_118_125/RSCO                 td                    0.078       9.140 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/tip/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.140         _N570            
 CLMA_118_129/RSCO                 td                    0.078       9.218 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.218         _N569            
 CLMA_118_133/RSCO                 td                    0.078       9.296 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_ctrl[7]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.296         _N568            
 CLMA_118_137/RSCO                 td                    0.078       9.374 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_tx[3]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.374         _N567            
 CLMA_118_141/RSCO                 td                    0.078       9.452 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rxd_sync_2/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.452         _N566            
 CLMA_118_145/RSCO                 td                    0.078       9.530 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_shift_buf[5]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.530         _N565            
 CLMA_118_149/RSCO                 td                    0.078       9.608 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_div[6]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.608         _N564            
 CLMA_118_153/RSCO                 td                    0.078       9.686 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.686         _N563            
 CLMA_118_157/RSCO                 td                    0.078       9.764 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_tx_overrun/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.764         _N562            
 CLMA_118_161/RSCO                 td                    0.078       9.842 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_buf_full/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.842         _N561            
 CLMA_118_165/RSCO                 td                    0.078       9.920 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.920         _N560            
 CLMA_118_169/RSCO                 td                    0.078       9.998 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[3]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       9.998         _N559            
 CLMA_118_173/RSCO                 td                    0.078      10.076 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[7]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      10.076         _N558            
 CLMA_118_177/RSCO                 td                    0.078      10.154 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_div[19]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.154         _N557            
 CLMA_118_181/RSCO                 td                    0.078      10.232 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_div[15]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.232         _N556            
 CLMA_118_189/RSCO                 td                    0.078      10.310 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_div[14]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.310         _N555            
 CLMA_118_193/RSCO                 td                    0.078      10.388 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[6]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000      10.388         _N554            
 CLMA_118_197/RSCO                 td                    0.078      10.466 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_reload_val[7]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.466         _N553            
 CLMA_118_201/RSCO                 td                    0.078      10.544 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[0]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      10.544         _N552            
 CLMA_118_205/RSCO                 td                    0.078      10.622 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_reload_val[11]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.622         _N551            
 CLMA_118_209/RSCO                 td                    0.078      10.700 r       u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[10]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      10.700         _N550            
 CLMA_118_213/RSCO                 td                    0.078      10.778 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.778         _N549            
 CLMA_118_217/RSCO                 td                    0.078      10.856 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.856         _N548            
 CLMA_118_221/RSCO                 td                    0.078      10.934 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[21]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.934         _N547            
 CLMA_118_225/RSCO                 td                    0.078      11.012 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.012         _N546            
 CLMA_118_229/RSCO                 td                    0.078      11.090 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[26]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.090         _N545            
 CLMA_118_233/RSCO                 td                    0.078      11.168 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_reload_val[30]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      11.168         _N544            
 CLMA_118_237/RSCO                 td                    0.078      11.246 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[28]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.246         _N543            
 CLMA_118_241/RSCO                 td                    0.078      11.324 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[7]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      11.324         _N542            
 CLMA_118_245/RSCO                 td                    0.078      11.402 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      11.402         _N541            
 CLMA_118_249/RSCO                 td                    0.078      11.480 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[20]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      11.480         _N540            
 CLMA_118_253/RSCO                 td                    0.078      11.558 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[24]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      11.558         _N539            
 CLMA_118_257/RSCO                 td                    0.078      11.636 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[27]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      11.636         _N538            
 CLMA_118_261/RSCO                 td                    0.078      11.714 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[5]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      11.714         _N537            
 CLMA_118_265/RSCO                 td                    0.078      11.792 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[45]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.792         _N536            
 CLMA_118_269/RSCO                 td                    0.078      11.870 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[29]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      11.870         _N535            
 CLMA_118_273/RSCO                 td                    0.078      11.948 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/sstct/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      11.948         _N534            
 CLMA_118_277/RSCI                                                         r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[9]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                  11.948         Logic Levels: 40 
                                                                                   Logic: 3.342ns(60.412%), Route: 2.190ns(39.588%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      13.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.415         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.415 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.294      15.709         ntclkbufg_3      
 CLMA_118_277/CLK                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[9]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.539      16.248                          
 clock uncertainty                                      -0.150      16.098                          

 Recovery time                                           0.000      16.098                          

 Data required time                                                 16.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.098                          
 Data arrival time                                                 -11.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.150                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/sstct/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.163  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.714
  Launch Clock Delay      :  6.416
  Clock Pessimism Removal :  0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.954         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.954 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.462       6.416         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.206       6.622 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     2.190       8.812         SYSRESETn        
 CLMA_118_113/RSCO                 td                    0.094       8.906 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/fSCL[0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.906         _N573            
 CLMA_118_117/RSCO                 td                    0.078       8.984 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/cmd_ack/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.984         _N572            
 CLMA_118_121/RSCO                 td                    0.078       9.062 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.062         _N571            
 CLMA_118_125/RSCO                 td                    0.078       9.140 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/tip/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.140         _N570            
 CLMA_118_129/RSCO                 td                    0.078       9.218 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.218         _N569            
 CLMA_118_133/RSCO                 td                    0.078       9.296 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_ctrl[7]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.296         _N568            
 CLMA_118_137/RSCO                 td                    0.078       9.374 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_tx[3]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.374         _N567            
 CLMA_118_141/RSCO                 td                    0.078       9.452 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rxd_sync_2/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.452         _N566            
 CLMA_118_145/RSCO                 td                    0.078       9.530 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_shift_buf[5]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.530         _N565            
 CLMA_118_149/RSCO                 td                    0.078       9.608 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_div[6]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.608         _N564            
 CLMA_118_153/RSCO                 td                    0.078       9.686 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.686         _N563            
 CLMA_118_157/RSCO                 td                    0.078       9.764 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_tx_overrun/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.764         _N562            
 CLMA_118_161/RSCO                 td                    0.078       9.842 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_buf_full/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.842         _N561            
 CLMA_118_165/RSCO                 td                    0.078       9.920 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.920         _N560            
 CLMA_118_169/RSCO                 td                    0.078       9.998 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[3]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       9.998         _N559            
 CLMA_118_173/RSCO                 td                    0.078      10.076 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[7]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      10.076         _N558            
 CLMA_118_177/RSCO                 td                    0.078      10.154 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_div[19]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.154         _N557            
 CLMA_118_181/RSCO                 td                    0.078      10.232 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_div[15]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.232         _N556            
 CLMA_118_189/RSCO                 td                    0.078      10.310 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_div[14]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.310         _N555            
 CLMA_118_193/RSCO                 td                    0.078      10.388 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[6]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000      10.388         _N554            
 CLMA_118_197/RSCO                 td                    0.078      10.466 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_reload_val[7]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.466         _N553            
 CLMA_118_201/RSCO                 td                    0.078      10.544 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[0]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      10.544         _N552            
 CLMA_118_205/RSCO                 td                    0.078      10.622 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_reload_val[11]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.622         _N551            
 CLMA_118_209/RSCO                 td                    0.078      10.700 r       u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[10]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      10.700         _N550            
 CLMA_118_213/RSCO                 td                    0.078      10.778 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.778         _N549            
 CLMA_118_217/RSCO                 td                    0.078      10.856 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.856         _N548            
 CLMA_118_221/RSCO                 td                    0.078      10.934 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[21]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.934         _N547            
 CLMA_118_225/RSCO                 td                    0.078      11.012 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.012         _N546            
 CLMA_118_229/RSCO                 td                    0.078      11.090 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[26]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.090         _N545            
 CLMA_118_233/RSCO                 td                    0.078      11.168 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_reload_val[30]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      11.168         _N544            
 CLMA_118_237/RSCO                 td                    0.078      11.246 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[28]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.246         _N543            
 CLMA_118_241/RSCO                 td                    0.078      11.324 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[7]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      11.324         _N542            
 CLMA_118_245/RSCO                 td                    0.078      11.402 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      11.402         _N541            
 CLMA_118_249/RSCO                 td                    0.078      11.480 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[20]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      11.480         _N540            
 CLMA_118_253/RSCO                 td                    0.078      11.558 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[24]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      11.558         _N539            
 CLMA_118_257/RSCO                 td                    0.078      11.636 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[27]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      11.636         _N538            
 CLMA_118_261/RSCO                 td                    0.078      11.714 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[5]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      11.714         _N537            
 CLMA_118_265/RSCO                 td                    0.078      11.792 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[45]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.792         _N536            
 CLMA_118_269/RSCO                 td                    0.078      11.870 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[29]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      11.870         _N535            
 CLMA_118_273/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/sstct/opit_0_inv/RS

 Data arrival time                                                  11.870         Logic Levels: 39 
                                                                                   Logic: 3.264ns(59.846%), Route: 2.190ns(40.154%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      13.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.415         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.415 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.299      15.714         ntclkbufg_3      
 CLMA_118_273/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/sstct/opit_0_inv/CLK
 clock pessimism                                         0.539      16.253                          
 clock uncertainty                                      -0.150      16.103                          

 Recovery time                                           0.000      16.103                          

 Data required time                                                 16.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.103                          
 Data arrival time                                                 -11.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.233                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[23]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.419
  Launch Clock Delay      :  5.681
  Clock Pessimism Removal :  -0.697

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.415         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.415 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.266       5.681         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.197       5.878 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     0.265       6.143         SYSRESETn        
 CLMA_58_165/RSCO                  td                    0.092       6.235 r       u_integration_kit_dbg/u_ahb_mux/sel_ethernet_reg/opit_0_inv_L5Q/RSOUT
                                   net (fanout=4)        0.000       6.235         _N194            
 CLMA_58_169/RSCI                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[23]/opit_0_inv/RS

 Data arrival time                                                   6.235         Logic Levels: 1  
                                                                                   Logic: 0.289ns(52.166%), Route: 0.265ns(47.834%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.954         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.954 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.465       6.419         ntclkbufg_3      
 CLMA_58_169/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[23]/opit_0_inv/CLK
 clock pessimism                                        -0.697       5.722                          
 clock uncertainty                                       0.000       5.722                          

 Removal time                                            0.000       5.722                          

 Data required time                                                  5.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.722                          
 Data arrival time                                                  -6.235                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.513                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[24]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.419
  Launch Clock Delay      :  5.681
  Clock Pessimism Removal :  -0.697

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.415         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.415 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.266       5.681         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.197       5.878 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     0.265       6.143         SYSRESETn        
 CLMA_58_165/RSCO                  td                    0.092       6.235 r       u_integration_kit_dbg/u_ahb_mux/sel_ethernet_reg/opit_0_inv_L5Q/RSOUT
                                   net (fanout=4)        0.000       6.235         _N194            
 CLMA_58_169/RSCI                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[24]/opit_0_inv/RS

 Data arrival time                                                   6.235         Logic Levels: 1  
                                                                                   Logic: 0.289ns(52.166%), Route: 0.265ns(47.834%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.954         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.954 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.465       6.419         ntclkbufg_3      
 CLMA_58_169/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[24]/opit_0_inv/CLK
 clock pessimism                                        -0.697       5.722                          
 clock uncertainty                                       0.000       5.722                          

 Removal time                                            0.000       5.722                          

 Data required time                                                  5.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.722                          
 Data arrival time                                                  -6.235                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.513                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[1]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.419
  Launch Clock Delay      :  5.681
  Clock Pessimism Removal :  -0.697

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.415         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.415 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.266       5.681         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.197       5.878 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     0.265       6.143         SYSRESETn        
 CLMA_58_165/RSCO                  td                    0.092       6.235 r       u_integration_kit_dbg/u_ahb_mux/sel_ethernet_reg/opit_0_inv_L5Q/RSOUT
                                   net (fanout=4)        0.000       6.235         _N194            
 CLMA_58_169/RSCI                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[1]/opit_0_inv/RS

 Data arrival time                                                   6.235         Logic Levels: 1  
                                                                                   Logic: 0.289ns(52.166%), Route: 0.265ns(47.834%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.954         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.954 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.465       6.419         ntclkbufg_3      
 CLMA_58_169/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[1]/opit_0_inv/CLK
 clock pessimism                                        -0.697       5.722                          
 clock uncertainty                                       0.000       5.722                          

 Removal time                                            0.000       5.722                          

 Data required time                                                  5.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.722                          
 Data arrival time                                                  -6.235                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.513                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.678
  Launch Clock Delay      :  6.403
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.583 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.951         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.951 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.452       6.403         ntclkbufg_1      
 CLMA_30_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_69/Q0                     tco                   0.206       6.609 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        3.520      10.129         nt_LED[2]        
 CLMA_86_196/Y1                    td                    0.217      10.346 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        1.283      11.629         u_rst_gen/N3     
 CLMA_42_160/RS                                                            f       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                  11.629         Logic Levels: 1  
                                                                                   Logic: 0.423ns(8.094%), Route: 4.803ns(91.906%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      13.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.415         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.415 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.263      15.678         ntclkbufg_3      
 CLMA_42_160/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.439      16.117                          
 clock uncertainty                                      -0.150      15.967                          

 Recovery time                                          -0.212      15.755                          

 Data required time                                                 15.755                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.755                          
 Data arrival time                                                 -11.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.126                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.678
  Launch Clock Delay      :  6.403
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.583 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.951         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.951 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.452       6.403         ntclkbufg_1      
 CLMA_30_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_69/Q0                     tco                   0.206       6.609 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        3.520      10.129         nt_LED[2]        
 CLMA_86_196/Y1                    td                    0.217      10.346 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        1.283      11.629         u_rst_gen/N3     
 CLMA_42_160/RS                                                            f       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                  11.629         Logic Levels: 1  
                                                                                   Logic: 0.423ns(8.094%), Route: 4.803ns(91.906%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      13.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.415         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.415 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.263      15.678         ntclkbufg_3      
 CLMA_42_160/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.439      16.117                          
 clock uncertainty                                      -0.150      15.967                          

 Recovery time                                          -0.212      15.755                          

 Data required time                                                 15.755                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.755                          
 Data arrival time                                                 -11.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.126                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.290  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.674
  Launch Clock Delay      :  6.403
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.583 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.951         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.951 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.452       6.403         ntclkbufg_1      
 CLMA_30_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_69/Q0                     tco                   0.206       6.609 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        3.520      10.129         nt_LED[2]        
 CLMA_86_196/Y1                    td                    0.217      10.346 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        1.283      11.629         u_rst_gen/N3     
 CLMA_42_160/RSCO                  td                    0.102      11.731 f       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      11.731         _N674            
 CLMA_42_164/RSCI                                                          f       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                  11.731         Logic Levels: 2  
                                                                                   Logic: 0.525ns(9.854%), Route: 4.803ns(90.146%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      13.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.415         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.415 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.259      15.674         ntclkbufg_3      
 CLMA_42_164/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.439      16.113                          
 clock uncertainty                                      -0.150      15.963                          

 Recovery time                                           0.000      15.963                          

 Data required time                                                 15.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.963                          
 Data arrival time                                                 -11.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.232                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.409
  Launch Clock Delay      :  5.668
  Clock Pessimism Removal :  -0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.094 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.413         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.413 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.255       5.668         ntclkbufg_1      
 CLMA_30_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_69/Q0                     tco                   0.198       5.866 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.875       8.741         nt_LED[2]        
 CLMA_86_196/Y1                    td                    0.196       8.937 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        1.079      10.016         u_rst_gen/N3     
 CLMA_42_160/RSCO                  td                    0.092      10.108 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      10.108         _N674            
 CLMA_42_164/RSCI                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                  10.108         Logic Levels: 2  
                                                                                   Logic: 0.486ns(10.946%), Route: 3.954ns(89.054%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.954         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.954 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.455       6.409         ntclkbufg_3      
 CLMA_42_164/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.439       5.970                          
 clock uncertainty                                       0.150       6.120                          

 Removal time                                            0.000       6.120                          

 Data required time                                                  6.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.120                          
 Data arrival time                                                 -10.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.988                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.414
  Launch Clock Delay      :  5.668
  Clock Pessimism Removal :  -0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.094 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.413         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.413 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.255       5.668         ntclkbufg_1      
 CLMA_30_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_69/Q0                     tco                   0.198       5.866 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.875       8.741         nt_LED[2]        
 CLMA_86_196/Y1                    td                    0.196       8.937 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        1.079      10.016         u_rst_gen/N3     
 CLMA_42_160/RS                                                            r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                  10.016         Logic Levels: 1  
                                                                                   Logic: 0.394ns(9.062%), Route: 3.954ns(90.938%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.954         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.954 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.460       6.414         ntclkbufg_3      
 CLMA_42_160/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.439       5.975                          
 clock uncertainty                                       0.150       6.125                          

 Removal time                                           -0.195       5.930                          

 Data required time                                                  5.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.930                          
 Data arrival time                                                 -10.016                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.086                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.414
  Launch Clock Delay      :  5.668
  Clock Pessimism Removal :  -0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.094 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.413         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.413 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.255       5.668         ntclkbufg_1      
 CLMA_30_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_69/Q0                     tco                   0.198       5.866 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.875       8.741         nt_LED[2]        
 CLMA_86_196/Y1                    td                    0.196       8.937 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        1.079      10.016         u_rst_gen/N3     
 CLMA_42_160/RS                                                            r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                  10.016         Logic Levels: 1  
                                                                                   Logic: 0.394ns(9.062%), Route: 3.954ns(90.938%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.954         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.954 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.460       6.414         ntclkbufg_3      
 CLMA_42_160/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.439       5.975                          
 clock uncertainty                                       0.150       6.125                          

 Removal time                                           -0.195       5.930                          

 Data required time                                                  5.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.930                          
 Data arrival time                                                 -10.016                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.086                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[8]/opit_0_inv_AQ/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.723
  Launch Clock Delay      :  6.454
  Clock Pessimism Removal :  0.709

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.954         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.954 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.500       6.454         ntclkbufg_2      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.209       6.663 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.748       7.411         frame_read_write_m0/write_fifo_aclr
 CLMA_82_9/RSCO                    td                    0.094       7.505 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.505         _N1224           
 CLMA_82_13/RSCO                   td                    0.078       7.583 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q/RSOUT
                                   net (fanout=2)        0.000       7.583         _N1223           
 CLMA_82_17/RSCO                   td                    0.078       7.661 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.661         _N1222           
 CLMA_82_21/RSCO                   td                    0.078       7.739 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       7.739         _N1221           
 CLMA_82_25/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[8]/opit_0_inv_AQ/RS

 Data arrival time                                                   7.739         Logic Levels: 4  
                                                                                   Logic: 0.537ns(41.790%), Route: 0.748ns(58.210%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      13.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.415         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.415 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.308      15.723         ntclkbufg_2      
 CLMA_82_25/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[8]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.709      16.432                          
 clock uncertainty                                      -0.150      16.282                          

 Recovery time                                           0.000      16.282                          

 Data required time                                                 16.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.282                          
 Data arrival time                                                  -7.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.543                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.728
  Launch Clock Delay      :  6.454
  Clock Pessimism Removal :  0.709

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.954         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.954 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.500       6.454         ntclkbufg_2      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.209       6.663 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.748       7.411         frame_read_write_m0/write_fifo_aclr
 CLMA_82_9/RSCO                    td                    0.094       7.505 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.505         _N1224           
 CLMA_82_13/RSCO                   td                    0.078       7.583 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q/RSOUT
                                   net (fanout=2)        0.000       7.583         _N1223           
 CLMA_82_17/RSCO                   td                    0.078       7.661 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.661         _N1222           
 CLMA_82_21/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.661         Logic Levels: 3  
                                                                                   Logic: 0.459ns(38.028%), Route: 0.748ns(61.972%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      13.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.415         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.415 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.313      15.728         ntclkbufg_2      
 CLMA_82_21/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.709      16.437                          
 clock uncertainty                                      -0.150      16.287                          

 Recovery time                                           0.000      16.287                          

 Data required time                                                 16.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.287                          
 Data arrival time                                                  -7.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.626                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.728
  Launch Clock Delay      :  6.454
  Clock Pessimism Removal :  0.709

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.954         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.954 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.500       6.454         ntclkbufg_2      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.209       6.663 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.748       7.411         frame_read_write_m0/write_fifo_aclr
 CLMA_82_9/RSCO                    td                    0.094       7.505 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.505         _N1224           
 CLMA_82_13/RSCO                   td                    0.078       7.583 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q/RSOUT
                                   net (fanout=2)        0.000       7.583         _N1223           
 CLMA_82_17/RSCO                   td                    0.078       7.661 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.661         _N1222           
 CLMA_82_21/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.661         Logic Levels: 3  
                                                                                   Logic: 0.459ns(38.028%), Route: 0.748ns(61.972%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      13.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.415         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.415 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.313      15.728         ntclkbufg_2      
 CLMA_82_21/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.709      16.437                          
 clock uncertainty                                      -0.150      16.287                          

 Recovery time                                           0.000      16.287                          

 Data required time                                                 16.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.287                          
 Data arrival time                                                  -7.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.626                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.452
  Launch Clock Delay      :  5.719
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.415         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.415 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.304       5.719         ntclkbufg_2      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.198       5.917 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.406       6.323         frame_read_write_m0/write_fifo_aclr
 CLMA_90_21/RSCO                   td                    0.092       6.415 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/RSOUT
                                   net (fanout=1)        0.000       6.415         _N1225           
 CLMA_90_25/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/RS

 Data arrival time                                                   6.415         Logic Levels: 1  
                                                                                   Logic: 0.290ns(41.667%), Route: 0.406ns(58.333%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.954         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.954 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.498       6.452         ntclkbufg_2      
 CLMA_90_25/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.539       5.913                          
 clock uncertainty                                       0.000       5.913                          

 Removal time                                            0.000       5.913                          

 Data required time                                                  5.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.913                          
 Data arrival time                                                  -6.415                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.502                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.460
  Launch Clock Delay      :  5.719
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.415         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.415 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.304       5.719         ntclkbufg_2      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.198       5.917 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.505       6.422         frame_read_write_m0/write_fifo_aclr
 CLMA_86_16/RSCO                   td                    0.092       6.514 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.514         _N1229           
 CLMA_86_20/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/RS

 Data arrival time                                                   6.514         Logic Levels: 1  
                                                                                   Logic: 0.290ns(36.478%), Route: 0.505ns(63.522%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.954         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.954 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.506       6.460         ntclkbufg_2      
 CLMA_86_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/CLK
 clock pessimism                                        -0.539       5.921                          
 clock uncertainty                                       0.000       5.921                          

 Removal time                                            0.000       5.921                          

 Data required time                                                  5.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.921                          
 Data arrival time                                                  -6.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.593                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.460
  Launch Clock Delay      :  5.719
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.415         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.415 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.304       5.719         ntclkbufg_2      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.198       5.917 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.505       6.422         frame_read_write_m0/write_fifo_aclr
 CLMA_86_16/RSCO                   td                    0.092       6.514 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.514         _N1229           
 CLMA_86_20/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/RS

 Data arrival time                                                   6.514         Logic Levels: 1  
                                                                                   Logic: 0.290ns(36.478%), Route: 0.505ns(63.522%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.954         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.954 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.506       6.460         ntclkbufg_2      
 CLMA_86_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/CLK
 clock pessimism                                        -0.539       5.921                          
 clock uncertainty                                       0.000       5.921                          

 Removal time                                            0.000       5.921                          

 Data required time                                                  5.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.921                          
 Data arrival time                                                  -6.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.593                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/rd_fifo_cnt[31]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.268  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.709
  Launch Clock Delay      :  6.416
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.954         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.954 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.462       6.416         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.206       6.622 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     2.156       8.778         SYSRESETn        
 CLMA_82_8/RSCO                    td                    0.094       8.872 r       u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.872         _N73             
 CLMA_82_12/RSCO                   td                    0.078       8.950 r       u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.950         _N72             
 CLMA_82_16/RSCO                   td                    0.078       9.028 r       u_aq_axi_master/rd_fifo_cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.028         _N71             
 CLMA_82_20/RSCO                   td                    0.078       9.106 r       u_aq_axi_master/rd_fifo_cnt[15]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.106         _N70             
 CLMA_82_24/RSCO                   td                    0.078       9.184 r       u_aq_axi_master/rd_fifo_cnt[19]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.184         _N69             
 CLMA_82_28/RSCO                   td                    0.078       9.262 r       u_aq_axi_master/rd_fifo_cnt[23]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.262         _N68             
 CLMA_82_32/RSCO                   td                    0.078       9.340 r       u_aq_axi_master/rd_fifo_cnt[27]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.340         _N67             
 CLMA_82_36/RSCI                                                           r       u_aq_axi_master/rd_fifo_cnt[31]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   9.340         Logic Levels: 7  
                                                                                   Logic: 0.768ns(26.265%), Route: 2.156ns(73.735%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      13.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.415         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.415 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.294      15.709         ntclkbufg_2      
 CLMA_82_36/CLK                                                            r       u_aq_axi_master/rd_fifo_cnt[31]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.439      16.148                          
 clock uncertainty                                      -0.150      15.998                          

 Recovery time                                           0.000      15.998                          

 Data required time                                                 15.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.998                          
 Data arrival time                                                  -9.340                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.658                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/rd_fifo_cnt[29]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.268  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.709
  Launch Clock Delay      :  6.416
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.954         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.954 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.462       6.416         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.206       6.622 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     2.156       8.778         SYSRESETn        
 CLMA_82_8/RSCO                    td                    0.094       8.872 r       u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.872         _N73             
 CLMA_82_12/RSCO                   td                    0.078       8.950 r       u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.950         _N72             
 CLMA_82_16/RSCO                   td                    0.078       9.028 r       u_aq_axi_master/rd_fifo_cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.028         _N71             
 CLMA_82_20/RSCO                   td                    0.078       9.106 r       u_aq_axi_master/rd_fifo_cnt[15]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.106         _N70             
 CLMA_82_24/RSCO                   td                    0.078       9.184 r       u_aq_axi_master/rd_fifo_cnt[19]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.184         _N69             
 CLMA_82_28/RSCO                   td                    0.078       9.262 r       u_aq_axi_master/rd_fifo_cnt[23]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.262         _N68             
 CLMA_82_32/RSCO                   td                    0.078       9.340 r       u_aq_axi_master/rd_fifo_cnt[27]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.340         _N67             
 CLMA_82_36/RSCI                                                           r       u_aq_axi_master/rd_fifo_cnt[29]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   9.340         Logic Levels: 7  
                                                                                   Logic: 0.768ns(26.265%), Route: 2.156ns(73.735%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      13.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.415         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.415 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.294      15.709         ntclkbufg_2      
 CLMA_82_36/CLK                                                            r       u_aq_axi_master/rd_fifo_cnt[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.439      16.148                          
 clock uncertainty                                      -0.150      15.998                          

 Recovery time                                           0.000      15.998                          

 Data required time                                                 15.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.998                          
 Data arrival time                                                  -9.340                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.658                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/rd_fifo_cnt[25]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.263  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.714
  Launch Clock Delay      :  6.416
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.954         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.954 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.462       6.416         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.206       6.622 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     2.156       8.778         SYSRESETn        
 CLMA_82_8/RSCO                    td                    0.094       8.872 r       u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.872         _N73             
 CLMA_82_12/RSCO                   td                    0.078       8.950 r       u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.950         _N72             
 CLMA_82_16/RSCO                   td                    0.078       9.028 r       u_aq_axi_master/rd_fifo_cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.028         _N71             
 CLMA_82_20/RSCO                   td                    0.078       9.106 r       u_aq_axi_master/rd_fifo_cnt[15]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.106         _N70             
 CLMA_82_24/RSCO                   td                    0.078       9.184 r       u_aq_axi_master/rd_fifo_cnt[19]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.184         _N69             
 CLMA_82_28/RSCO                   td                    0.078       9.262 r       u_aq_axi_master/rd_fifo_cnt[23]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.262         _N68             
 CLMA_82_32/RSCI                                                           r       u_aq_axi_master/rd_fifo_cnt[25]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   9.262         Logic Levels: 6  
                                                                                   Logic: 0.690ns(24.245%), Route: 2.156ns(75.755%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809      13.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.415         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.415 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.299      15.714         ntclkbufg_2      
 CLMA_82_32/CLK                                                            r       u_aq_axi_master/rd_fifo_cnt[25]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.439      16.153                          
 clock uncertainty                                      -0.150      16.003                          

 Recovery time                                           0.000      16.003                          

 Data required time                                                 16.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.003                          
 Data arrival time                                                  -9.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.741                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.422
  Launch Clock Delay      :  5.681
  Clock Pessimism Removal :  -0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.415         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.415 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.266       5.681         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.198       5.879 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     0.893       6.772         SYSRESETn        
 CLMS_38_89/RS                                                             r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.772         Logic Levels: 0  
                                                                                   Logic: 0.198ns(18.148%), Route: 0.893ns(81.852%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.954         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.954 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.468       6.422         ntclkbufg_2      
 CLMS_38_89/CLK                                                            r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.439       5.983                          
 clock uncertainty                                       0.150       6.133                          

 Removal time                                           -0.195       5.938                          

 Data required time                                                  5.938                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.938                          
 Data arrival time                                                  -6.772                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_len[5]/opit_0_inv_MUX4TO1Q/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.409
  Launch Clock Delay      :  5.681
  Clock Pessimism Removal :  -0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.415         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.415 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.266       5.681         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.197       5.878 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     0.890       6.768         SYSRESETn        
 CLMA_42_80/RS                                                             f       u_aq_axi_master/reg_r_len[5]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   6.768         Logic Levels: 0  
                                                                                   Logic: 0.197ns(18.123%), Route: 0.890ns(81.877%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.954         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.954 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.455       6.409         ntclkbufg_2      
 CLMA_42_80/CLK                                                            r       u_aq_axi_master/reg_r_len[5]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.439       5.970                          
 clock uncertainty                                       0.150       6.120                          

 Removal time                                           -0.186       5.934                          

 Data required time                                                  5.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.934                          
 Data arrival time                                                  -6.768                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_len[4]/opit_0_inv_MUX4TO1Q/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.409
  Launch Clock Delay      :  5.681
  Clock Pessimism Removal :  -0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        2.809       3.754         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.096 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.415         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.415 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.266       5.681         ntclkbufg_3      
 CLMA_50_164/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_50_164/Q0                    tco                   0.197       5.878 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1491)     0.890       6.768         SYSRESETn        
 CLMA_42_80/RS                                                             f       u_aq_axi_master/reg_r_len[4]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   6.768         Logic Levels: 0  
                                                                                   Logic: 0.197ns(18.123%), Route: 0.890ns(81.877%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.954         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.954 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.455       6.409         ntclkbufg_2      
 CLMA_42_80/CLK                                                            r       u_aq_axi_master/reg_r_len[4]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.439       5.970                          
 clock uncertainty                                       0.150       6.120                          

 Removal time                                           -0.186       5.934                          

 Data required time                                                  5.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.934                          
 Data arrival time                                                  -6.768                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[7]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.170  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.449
  Launch Clock Delay      :  5.079
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.490       5.079         rx_clki_clkbufg  
 CLMA_118_280/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_118_280/Q1                   tco                   0.209       5.288 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.240       5.528         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_118_280/Y2                   td                    0.279       5.807 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/gateop_perm/Z
                                   net (fanout=174)      1.129       6.936         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_146_237/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.936         Logic Levels: 1  
                                                                                   Logic: 0.488ns(26.279%), Route: 1.369ns(73.721%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.320    1004.449         rx_clki_clkbufg  
 CLMA_146_237/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.909                          
 clock uncertainty                                      -0.050    1004.859                          

 Recovery time                                          -0.212    1004.647                          

 Data required time                                               1004.647                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.647                          
 Data arrival time                                                  -6.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.711                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[6]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.184  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.435
  Launch Clock Delay      :  5.079
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.490       5.079         rx_clki_clkbufg  
 CLMA_118_280/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_118_280/Q1                   tco                   0.209       5.288 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.240       5.528         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_118_280/Y2                   td                    0.279       5.807 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/gateop_perm/Z
                                   net (fanout=174)      1.096       6.903         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_146_225/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.903         Logic Levels: 1  
                                                                                   Logic: 0.488ns(26.754%), Route: 1.336ns(73.246%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.306    1004.435         rx_clki_clkbufg  
 CLMA_146_225/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.895                          
 clock uncertainty                                      -0.050    1004.845                          

 Recovery time                                          -0.212    1004.633                          

 Data required time                                               1004.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.633                          
 Data arrival time                                                  -6.903                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.730                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[0]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.184  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.435
  Launch Clock Delay      :  5.079
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.490       5.079         rx_clki_clkbufg  
 CLMA_118_280/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_118_280/Q1                   tco                   0.209       5.288 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.240       5.528         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_118_280/Y2                   td                    0.279       5.807 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/gateop_perm/Z
                                   net (fanout=174)      1.096       6.903         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_146_225/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.903         Logic Levels: 1  
                                                                                   Logic: 0.488ns(26.754%), Route: 1.336ns(73.246%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.306    1004.435         rx_clki_clkbufg  
 CLMA_146_225/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxd[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.895                          
 clock uncertainty                                      -0.050    1004.845                          

 Recovery time                                          -0.212    1004.633                          

 Data required time                                               1004.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.633                          
 Data arrival time                                                  -6.903                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.730                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[0]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.061
  Launch Clock Delay      :  4.414
  Clock Pessimism Removal :  -0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.285       4.414         rx_clki_clkbufg  
 CLMA_118_285/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_118_285/Q3                   tco                   0.197       4.611 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.139       4.750         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_118_285/Y3                   td                    0.156       4.906 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_3/gateop_perm/Z
                                   net (fanout=58)       0.189       5.095         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_118_293/RSCO                 td                    0.092       5.187 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsvp_i_d1/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.187         _N1299           
 CLMA_118_297/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[0]/opit_0/RS

 Data arrival time                                                   5.187         Logic Levels: 2  
                                                                                   Logic: 0.445ns(57.568%), Route: 0.328ns(42.432%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.472       5.061         rx_clki_clkbufg  
 CLMA_118_297/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[0]/opit_0/CLK
 clock pessimism                                        -0.633       4.428                          
 clock uncertainty                                       0.000       4.428                          

 Removal time                                            0.000       4.428                          

 Data required time                                                  4.428                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.428                          
 Data arrival time                                                  -5.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.759                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[5]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.061
  Launch Clock Delay      :  4.414
  Clock Pessimism Removal :  -0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.285       4.414         rx_clki_clkbufg  
 CLMA_118_285/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_118_285/Q3                   tco                   0.197       4.611 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.139       4.750         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_118_285/Y3                   td                    0.156       4.906 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_3/gateop_perm/Z
                                   net (fanout=58)       0.189       5.095         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_118_293/RSCO                 td                    0.092       5.187 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsvp_i_d1/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.187         _N1299           
 CLMA_118_297/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[5]/opit_0/RS

 Data arrival time                                                   5.187         Logic Levels: 2  
                                                                                   Logic: 0.445ns(57.568%), Route: 0.328ns(42.432%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.472       5.061         rx_clki_clkbufg  
 CLMA_118_297/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[5]/opit_0/CLK
 clock pessimism                                        -0.633       4.428                          
 clock uncertainty                                       0.000       4.428                          

 Removal time                                            0.000       4.428                          

 Data required time                                                  4.428                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.428                          
 Data arrival time                                                  -5.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.759                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[6]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.061
  Launch Clock Delay      :  4.414
  Clock Pessimism Removal :  -0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.285       4.414         rx_clki_clkbufg  
 CLMA_118_285/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_118_285/Q3                   tco                   0.197       4.611 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.139       4.750         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_118_285/Y3                   td                    0.156       4.906 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_3/gateop_perm/Z
                                   net (fanout=58)       0.189       5.095         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_118_293/RSCO                 td                    0.092       5.187 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsvp_i_d1/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.187         _N1299           
 CLMA_118_297/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[6]/opit_0/RS

 Data arrival time                                                   5.187         Logic Levels: 2  
                                                                                   Logic: 0.445ns(57.568%), Route: 0.328ns(42.432%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N46             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.472       5.061         rx_clki_clkbufg  
 CLMA_118_297/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[6]/opit_0/CLK
 clock pessimism                                        -0.633       4.428                          
 clock uncertainty                                       0.000       4.428                          

 Removal time                                            0.000       4.428                          

 Data required time                                                  4.428                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.428                          
 Data arrival time                                                  -5.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.759                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[6]/opit_0_inv/CLK
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.954         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.954 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.484       6.438         ntclkbufg_3      
 CLMA_106_149/CLK                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[6]/opit_0_inv/CLK

 CLMA_106_149/Q3                   tco                   0.209       6.647 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[6]/opit_0_inv/Q
                                   net (fanout=1)        0.471       7.118         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss [6]
 CLMA_106_149/Y0                   td                    0.131       7.249 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_6/gateop_perm/Z
                                   net (fanout=1)        0.560       7.809         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N29828
 CLMA_106_153/Y2                   td                    0.227       8.036 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_8/gateop_perm/Z
                                   net (fanout=1)        0.453       8.489         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103
 CLMS_102_145/Y0                   td                    0.131       8.620 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=5)        0.473       9.093         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N1
 CLMA_102_152/Y2                   td                    0.141       9.234 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/gateop_perm/Z
                                   net (fanout=1)        3.525      12.759         nt_spi0_cs       
 IOL_7_350/DO                      td                    0.081      12.840 f       spi0_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      12.840         spi0_cs_obuf/ntO 
 IOBD_0_350/PAD                    td                    2.029      14.869 f       spi0_cs_obuf/opit_0/O
                                   net (fanout=1)        0.090      14.959         spi0_cs          
 B8                                                                        f       spi0_cs (port)   

 Data arrival time                                                  14.959         Logic Levels: 6  
                                                                                   Logic: 2.949ns(34.609%), Route: 5.572ns(65.391%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK
Endpoint    : spi0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.954         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.954 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.477       6.431         ntclkbufg_3      
 CLMA_114_148/CLK                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK

 CLMA_114_148/Q1                   tco                   0.209       6.640 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/Q
                                   net (fanout=10)       0.244       6.884         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL [0]
 CLMA_114_148/Y0                   td                    0.226       7.110 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N270/gateop_perm/Z
                                   net (fanout=2)        0.363       7.473         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/CLKDIV [2]
                                                         0.351       7.824 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_0/gateop_A2/Cout
                                                         0.000       7.824         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.co [2]
 CLMA_118_144/Y2                   td                    0.097       7.921 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/gateop_perm/Y
                                   net (fanout=11)       3.642      11.563         _N22             
 IOL_7_353/DO                      td                    0.081      11.644 f       spi0_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.644         spi0_clk_obuf/ntO
 IOBS_0_353/PAD                    td                    2.029      13.673 f       spi0_clk_obuf/opit_0/O
                                   net (fanout=1)        0.098      13.771         spi0_clk         
 C9                                                                        f       spi0_clk (port)  

 Data arrival time                                                  13.771         Logic Levels: 4  
                                                                                   Logic: 2.993ns(40.777%), Route: 4.347ns(59.223%)
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/wr_state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : finish_flag (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.121       4.193         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.586 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.954         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.954 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.465       6.419         ntclkbufg_2      
 CLMS_26_45/CLK                                                            r       u_aq_axi_master/wr_state_6/opit_0_inv_L5Q_perm/CLK

 CLMS_26_45/Q0                     tco                   0.206       6.625 f       u_aq_axi_master/wr_state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=44)       2.496       9.121         nt_finish_flag   
 IOL_151_89/DO                     td                    0.081       9.202 f       finish_flag_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.202         finish_flag_obuf/ntO
 IOBS_152_89/PAD                   td                    2.029      11.231 f       finish_flag_obuf/opit_0/O
                                   net (fanout=1)        0.157      11.388         finish_flag      
 T11                                                                       f       finish_flag (port)

 Data arrival time                                                  11.388         Logic Levels: 2  
                                                                                   Logic: 2.316ns(46.609%), Route: 2.653ns(53.391%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.395       0.429 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.429         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.429         Logic Levels: 1  
                                                                                   Logic: 0.395ns(92.075%), Route: 0.034ns(7.925%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.395       0.430 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.430         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.430         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.860%), Route: 0.035ns(8.140%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.395       0.431 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.431         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.431         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.647%), Route: 0.036ns(8.353%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 45.000 sec
Action report_timing: CPU time elapsed is 39.203 sec
Current time: Thu Jun  3 23:40:26 2021
Action report_timing: Peak memory pool usage is 645,873,664 bytes
Report timing is finished successfully.
