###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin4.ecn.purdue.edu)
#  Generated on:      Thu Oct 23 16:37:44 2014
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.920
- Setup                         4.830
+ Phase Shift                 100.000
= Required Time                96.090
- Arrival Time                  3.342
= Slack Time                   92.748
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   93.864 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.020 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   94.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   94.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | S ^ -> Y ^     | MUX2X1   | 1.119 | 0.958 |   3.198 |   95.946 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216               | A ^ -> Y v     | MUX2X1   | 0.403 | 0.144 |   3.342 |   96.090 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | D v            | DFFPOSX1 | 0.403 | 0.000 |   3.342 |   96.090 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.648 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -92.506 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.175 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |  -91.841 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.341 | 0.013 |   0.920 |  -91.828 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.919
- Setup                         4.764
+ Phase Shift                 100.000
= Required Time                96.155
- Arrival Time                  3.329
= Slack Time                   92.826
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   93.942 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   94.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.066 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | S ^ -> Y ^     | MUX2X1   | 1.108 | 0.948 |   3.188 |   96.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U135               | A ^ -> Y v     | MUX2X1   | 0.400 | 0.141 |   3.328 |   96.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D v            | DFFPOSX1 | 0.400 | 0.000 |   3.329 |   96.155 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.726 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -92.584 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.253 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |  -91.919 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.340 | 0.012 |   0.919 |  -91.907 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.919
- Setup                         4.732
+ Phase Shift                 100.000
= Required Time                96.187
- Arrival Time                  3.326
= Slack Time                   92.861
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   93.977 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.133 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   94.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | S ^ -> Y ^     | MUX2X1   | 1.108 | 0.948 |   3.188 |   96.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | A ^ -> Y v     | MUX2X1   | 0.398 | 0.138 |   3.326 |   96.187 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D v            | DFFPOSX1 | 0.398 | 0.000 |   3.326 |   96.187 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.761 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -92.618 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.288 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |  -91.954 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.340 | 0.012 |   0.919 |  -91.942 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.920
- Setup                         4.711
+ Phase Shift                 100.000
= Required Time                96.208
- Arrival Time                  3.333
= Slack Time                   92.875
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   93.992 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.147 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   94.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.116 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | S ^ -> Y ^     | MUX2X1   | 1.119 | 0.958 |   3.198 |   96.073 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U215               | A ^ -> Y v     | MUX2X1   | 0.397 | 0.135 |   3.333 |   96.208 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | D v            | DFFPOSX1 | 0.397 | 0.000 |   3.333 |   96.208 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.775 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -92.633 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.303 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |  -91.968 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.340 | 0.013 |   0.920 |  -91.956 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.931
- Setup                         4.652
+ Phase Shift                 100.000
= Required Time                96.279
- Arrival Time                  3.364
= Slack Time                   92.915
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.031 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.186 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   94.572 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.155 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | S ^ -> Y ^     | MUX2X1   | 1.119 | 0.958 |   3.198 |   96.113 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U209               | A ^ -> Y v     | MUX2X1   | 0.421 | 0.166 |   3.364 |   96.278 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | D v            | DFFPOSX1 | 0.421 | 0.001 |   3.364 |   96.279 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.815 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -92.672 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.342 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.333 | 0.316 |   0.888 |  -92.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.367 | 0.043 |   0.931 |  -91.984 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.919
- Setup                         4.659
+ Phase Shift                 100.000
= Required Time                96.260
- Arrival Time                  3.314
= Slack Time                   92.946
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.062 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   94.604 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.186 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | S ^ -> Y ^     | MUX2X1   | 1.041 | 0.899 |   3.139 |   96.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U22                | B ^ -> Y v     | MUX2X1   | 0.401 | 0.174 |   3.313 |   96.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D v            | DFFPOSX1 | 0.401 | 0.001 |   3.314 |   96.260 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.846 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -92.704 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.374 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |  -92.054 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.348 | 0.026 |   0.919 |  -92.028 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.925
- Setup                         4.563
+ Phase Shift                 100.000
= Required Time                96.362
- Arrival Time                  3.322
= Slack Time                   93.039
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.156 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   94.697 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | S ^ -> Y ^     | MUX2X1   | 1.108 | 0.948 |   3.188 |   96.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A ^ -> Y v     | MUX2X1   | 0.397 | 0.134 |   3.322 |   96.361 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D v            | DFFPOSX1 | 0.397 | 0.000 |   3.322 |   96.362 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.939 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -92.797 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.467 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |  -92.147 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.349 | 0.032 |   0.925 |  -92.114 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.923
- Setup                         4.568
+ Phase Shift                 100.000
= Required Time                96.355
- Arrival Time                  3.301
= Slack Time                   93.054
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.170 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.325 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   94.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | S ^ -> Y ^     | MUX2X1   | 1.041 | 0.899 |   3.139 |   96.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U292               | A ^ -> Y v     | MUX2X1   | 0.397 | 0.161 |   3.301 |   96.354 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | D v            | DFFPOSX1 | 0.397 | 0.000 |   3.301 |   96.355 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.954 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -92.811 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.481 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |  -92.161 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.349 | 0.031 |   0.923 |  -92.130 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.920
- Setup                         4.534
+ Phase Shift                 100.000
= Required Time                96.385
- Arrival Time                  3.298
= Slack Time                   93.088
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.204 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.359 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   94.745 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | S ^ -> Y ^     | MUX2X1   | 1.041 | 0.899 |   3.139 |   96.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U297               | A ^ -> Y v     | MUX2X1   | 0.395 | 0.158 |   3.297 |   96.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D v            | DFFPOSX1 | 0.395 | 0.001 |   3.298 |   96.385 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.988 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -92.845 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.515 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |  -92.195 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.349 | 0.027 |   0.920 |  -92.168 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.907
- Setup                         4.456
+ Phase Shift                 100.000
= Required Time                96.450
- Arrival Time                  3.322
= Slack Time                   93.128
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.245 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   94.786 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.368 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | S ^ -> Y ^     | MUX2X1   | 1.108 | 0.948 |   3.188 |   96.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A ^ -> Y v     | MUX2X1   | 0.397 | 0.134 |   3.322 |   96.450 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D v            | DFFPOSX1 | 0.397 | 0.000 |   3.322 |   96.450 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.028 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -92.886 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.556 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   0.885 |  -92.243 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.356 | 0.021 |   0.907 |  -92.222 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.931
- Setup                         4.434
+ Phase Shift                 100.000
= Required Time                96.497
- Arrival Time                  3.334
= Slack Time                   93.163
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.279 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   94.820 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | S ^ -> Y ^     | MUX2X1   | 1.108 | 0.948 |   3.188 |   96.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A ^ -> Y v     | MUX2X1   | 0.404 | 0.146 |   3.334 |   96.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D v            | DFFPOSX1 | 0.404 | 0.000 |   3.334 |   96.497 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.063 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -92.920 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.590 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   0.885 |  -92.277 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.365 | 0.045 |   0.931 |  -92.232 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.917
- Setup                         4.442
+ Phase Shift                 100.000
= Required Time                96.475
- Arrival Time                  3.296
= Slack Time                   93.179
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.295 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.450 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   94.836 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.419 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | S ^ -> Y ^     | MUX2X1   | 1.041 | 0.899 |   3.139 |   96.318 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U23                | B ^ -> Y v     | MUX2X1   | 0.390 | 0.157 |   3.296 |   96.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D v            | DFFPOSX1 | 0.390 | 0.000 |   3.296 |   96.475 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.079 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -92.936 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.606 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |  -92.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.348 | 0.024 |   0.917 |  -92.262 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.902
- Setup                         4.403
+ Phase Shift                 100.000
= Required Time                96.499
- Arrival Time                  3.312
= Slack Time                   93.188
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.304 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   94.845 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | S ^ -> Y ^     | MUX2X1   | 1.108 | 0.948 |   3.188 |   96.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137               | A ^ -> Y v     | MUX2X1   | 0.391 | 0.124 |   3.311 |   96.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D v            | DFFPOSX1 | 0.391 | 0.000 |   3.312 |   96.499 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.088 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -92.945 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.615 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   0.885 |  -92.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.352 | 0.017 |   0.902 |  -92.285 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.929
- Setup                         4.392
+ Phase Shift                 100.000
= Required Time                96.538
- Arrival Time                  3.347
= Slack Time                   93.191
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.307 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.463 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   94.848 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | S ^ -> Y ^     | MUX2X1   | 1.119 | 0.958 |   3.198 |   96.389 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214               | A ^ -> Y v     | MUX2X1   | 0.408 | 0.148 |   3.346 |   96.537 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | D v            | DFFPOSX1 | 0.408 | 0.000 |   3.347 |   96.538 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.091 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -92.949 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.618 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.315 |   0.887 |  -92.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.371 | 0.042 |   0.929 |  -92.262 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.918
- Setup                         4.403
+ Phase Shift                 100.000
= Required Time                96.515
- Arrival Time                  3.286
= Slack Time                   93.229
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.345 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   94.886 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | S ^ -> Y ^     | MUX2X1   | 1.044 | 0.907 |   3.147 |   96.376 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U242               | A ^ -> Y v     | MUX2X1   | 0.381 | 0.139 |   3.286 |   96.515 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | D v            | DFFPOSX1 | 0.381 | 0.000 |   3.286 |   96.515 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.129 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -92.986 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.656 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |  -92.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.340 | 0.011 |   0.918 |  -92.310 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.927
- Setup                         4.339
+ Phase Shift                 100.000
= Required Time                96.588
- Arrival Time                  3.348
= Slack Time                   93.240
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.357 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.512 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   94.898 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.480 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | S ^ -> Y ^     | MUX2X1   | 1.119 | 0.958 |   3.198 |   96.438 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U10                | B ^ -> Y v     | MUX2X1   | 0.405 | 0.150 |   3.347 |   96.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | D v            | DFFPOSX1 | 0.405 | 0.000 |   3.348 |   96.588 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.140 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -92.998 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.668 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.315 |   0.887 |  -92.353 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.371 | 0.040 |   0.927 |  -92.313 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.906
- Setup                         4.392
+ Phase Shift                 100.000
= Required Time                96.514
- Arrival Time                  3.248
= Slack Time                   93.266
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.383 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   94.924 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37                | S ^ -> Y ^     | MUX2X1   | 0.962 | 0.858 |   3.098 |   96.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | MUX2X1   | 0.368 | 0.149 |   3.247 |   96.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | D v            | DFFPOSX1 | 0.368 | 0.000 |   3.248 |   96.514 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.166 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.024 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.694 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.315 | 0.325 |   0.897 |  -92.369 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.323 | 0.009 |   0.906 |  -92.360 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.920
- Setup                         4.355
+ Phase Shift                 100.000
= Required Time                96.564
- Arrival Time                  3.282
= Slack Time                   93.282
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.398 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.554 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   94.940 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U34                | S ^ -> Y ^     | MUX2X1   | 1.021 | 0.897 |   3.138 |   96.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U189               | A ^ -> Y v     | MUX2X1   | 0.379 | 0.144 |   3.282 |   96.564 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | D v            | DFFPOSX1 | 0.379 | 0.000 |   3.282 |   96.564 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.182 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.040 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.709 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |  -92.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.340 | 0.013 |   0.920 |  -92.362 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.913
- Setup                         4.308
+ Phase Shift                 100.000
= Required Time                96.605
- Arrival Time                  3.316
= Slack Time                   93.289
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.406 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   94.947 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | S ^ -> Y ^     | MUX2X1   | 1.108 | 0.948 |   3.188 |   96.477 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130               | A ^ -> Y v     | MUX2X1   | 0.393 | 0.128 |   3.316 |   96.605 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D v            | DFFPOSX1 | 0.393 | 0.000 |   3.316 |   96.605 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.189 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.047 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.717 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   0.885 |  -92.404 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.360 | 0.027 |   0.913 |  -92.377 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.929
- Setup                         4.305
+ Phase Shift                 100.000
= Required Time                96.624
- Arrival Time                  3.326
= Slack Time                   93.298
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.414 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   94.955 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | S ^ -> Y ^     | MUX2X1   | 1.119 | 0.958 |   3.198 |   96.495 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218               | A ^ -> Y v     | MUX2X1   | 0.399 | 0.129 |   3.326 |   96.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | D v            | DFFPOSX1 | 0.399 | 0.000 |   3.326 |   96.624 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.198 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.055 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.725 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.333 | 0.316 |   0.888 |  -92.409 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.367 | 0.041 |   0.929 |  -92.368 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.931
- Setup                         4.280
+ Phase Shift                 100.000
= Required Time                96.651
- Arrival Time                  3.329
= Slack Time                   93.322
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.438 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   94.979 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.562 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | S ^ -> Y ^     | MUX2X1   | 1.119 | 0.958 |   3.198 |   96.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U211               | A ^ -> Y v     | MUX2X1   | 0.398 | 0.131 |   3.329 |   96.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | D v            | DFFPOSX1 | 0.398 | 0.000 |   3.329 |   96.651 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.222 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.079 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.749 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.333 | 0.316 |   0.888 |  -92.433 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.367 | 0.043 |   0.931 |  -92.391 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.918
- Setup                         4.314
+ Phase Shift                 100.000
= Required Time                96.605
- Arrival Time                  3.280
= Slack Time                   93.325
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.441 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.596 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   94.982 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | S ^ -> Y ^     | MUX2X1   | 1.044 | 0.907 |   3.147 |   96.472 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | A ^ -> Y v     | MUX2X1   | 0.377 | 0.132 |   3.280 |   96.605 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | D v            | DFFPOSX1 | 0.377 | 0.000 |   3.280 |   96.605 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.225 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.082 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.752 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |  -92.418 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.340 | 0.011 |   0.918 |  -92.406 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.924
- Setup                         4.309
+ Phase Shift                 100.000
= Required Time                96.615
- Arrival Time                  3.282
= Slack Time                   93.333
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.449 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.604 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   94.990 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | S ^ -> Y ^     | MUX2X1   | 1.041 | 0.899 |   3.139 |   96.472 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U290               | A ^ -> Y v     | MUX2X1   | 0.384 | 0.142 |   3.281 |   96.614 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D v            | DFFPOSX1 | 0.384 | 0.000 |   3.282 |   96.615 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.233 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.090 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.760 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |  -92.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.349 | 0.031 |   0.924 |  -92.409 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.930
- Setup                         4.262
+ Phase Shift                 100.000
= Required Time                96.668
- Arrival Time                  3.326
= Slack Time                   93.342
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.458 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.614 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   94.999 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.582 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | S ^ -> Y ^     | MUX2X1   | 1.119 | 0.958 |   3.198 |   96.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U213               | A ^ -> Y v     | MUX2X1   | 0.396 | 0.128 |   3.325 |   96.667 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | D v            | DFFPOSX1 | 0.396 | 0.000 |   3.326 |   96.668 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.242 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.100 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.769 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.333 | 0.316 |   0.888 |  -92.454 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.367 | 0.042 |   0.930 |  -92.412 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.920
- Setup                         4.271
+ Phase Shift                 100.000
= Required Time                96.648
- Arrival Time                  3.277
= Slack Time                   93.371
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.488 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   95.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | S ^ -> Y ^     | MUX2X1   | 1.044 | 0.907 |   3.147 |   96.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238               | A ^ -> Y v     | MUX2X1   | 0.375 | 0.129 |   3.277 |   96.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | D v            | DFFPOSX1 | 0.375 | 0.000 |   3.277 |   96.648 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.271 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.129 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.799 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |  -92.465 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.340 | 0.013 |   0.920 |  -92.452 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
- Setup                         4.262
+ Phase Shift                 100.000
= Required Time                96.649
- Arrival Time                  3.273
= Slack Time                   93.376
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.492 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.647 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   95.033 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.616 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | S ^ -> Y ^     | MUX2X1   | 1.041 | 0.899 |   3.139 |   96.515 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U295               | A ^ -> Y v     | MUX2X1   | 0.379 | 0.134 |   3.273 |   96.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D v            | DFFPOSX1 | 0.379 | 0.000 |   3.273 |   96.649 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.276 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.133 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.803 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |  -92.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.346 | 0.018 |   0.910 |  -92.465 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.931
- Setup                         4.210
+ Phase Shift                 100.000
= Required Time                96.720
- Arrival Time                  3.322
= Slack Time                   93.398
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.514 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.670 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   95.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | S ^ -> Y ^     | MUX2X1   | 1.108 | 0.948 |   3.188 |   96.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U20                | B ^ -> Y v     | MUX2X1   | 0.392 | 0.134 |   3.322 |   96.720 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D v            | DFFPOSX1 | 0.392 | 0.000 |   3.322 |   96.720 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.298 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.156 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.826 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   0.885 |  -92.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.365 | 0.045 |   0.931 |  -92.468 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.908
- Setup                         4.230
+ Phase Shift                 100.000
= Required Time                96.678
- Arrival Time                  3.238
= Slack Time                   93.440
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.556 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   95.097 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.680 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37                | S ^ -> Y ^     | MUX2X1   | 0.962 | 0.858 |   3.098 |   96.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101               | A ^ -> Y v     | MUX2X1   | 0.362 | 0.140 |   3.238 |   96.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | D v            | DFFPOSX1 | 0.362 | 0.000 |   3.238 |   96.678 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.340 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.197 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.867 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.315 | 0.325 |   0.897 |  -92.542 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.324 | 0.010 |   0.908 |  -92.532 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.920
- Setup                         4.196
+ Phase Shift                 100.000
= Required Time                96.725
- Arrival Time                  3.254
= Slack Time                   93.471
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.587 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.743 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   95.128 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | S ^ -> Y ^     | MUX2X1   | 0.989 | 0.870 |   3.110 |   96.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161               | A ^ -> Y v     | MUX2X1   | 0.371 | 0.143 |   3.253 |   96.724 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | D v            | DFFPOSX1 | 0.371 | 0.000 |   3.254 |   96.725 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.371 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.228 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.898 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |  -92.564 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.341 | 0.013 |   0.920 |  -92.550 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.919
- Setup                         4.164
+ Phase Shift                 100.000
= Required Time                96.756
- Arrival Time                  3.269
= Slack Time                   93.487
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.603 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.758 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   95.144 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.727 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | S ^ -> Y ^     | MUX2X1   | 1.041 | 0.899 |   3.139 |   96.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U294               | A ^ -> Y v     | MUX2X1   | 0.376 | 0.130 |   3.269 |   96.755 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D v            | DFFPOSX1 | 0.376 | 0.000 |   3.269 |   96.756 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.387 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.244 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.914 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |  -92.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.348 | 0.027 |   0.919 |  -92.567 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.922
- Setup                         4.133
+ Phase Shift                 100.000
= Required Time                96.788
- Arrival Time                  3.294
= Slack Time                   93.495
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.611 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.766 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   95.152 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.735 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | S ^ -> Y ^     | MUX2X1   | 1.044 | 0.907 |   3.147 |   96.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245               | A ^ -> Y v     | MUX2X1   | 0.387 | 0.146 |   3.293 |   96.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | D v            | DFFPOSX1 | 0.387 | 0.000 |   3.294 |   96.788 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.395 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.252 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.922 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.333 | 0.316 |   0.888 |  -92.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.365 | 0.033 |   0.922 |  -92.573 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.926
- Setup                         4.107
+ Phase Shift                 100.000
= Required Time                96.818
- Arrival Time                  3.293
= Slack Time                   93.525
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.642 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   95.183 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.766 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | S ^ -> Y ^     | MUX2X1   | 1.044 | 0.907 |   3.147 |   96.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236               | A ^ -> Y v     | MUX2X1   | 0.387 | 0.145 |   3.293 |   96.818 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | D v            | DFFPOSX1 | 0.387 | 0.000 |   3.293 |   96.818 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.425 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.283 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.953 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.333 | 0.316 |   0.888 |  -92.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.366 | 0.037 |   0.925 |  -92.600 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.906
- Setup                         4.060
+ Phase Shift                 100.000
= Required Time                96.846
- Arrival Time                  3.285
= Slack Time                   93.561
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.677 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.832 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   95.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | S ^ -> Y ^     | MUX2X1   | 1.044 | 0.907 |   3.147 |   96.708 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241               | A ^ -> Y v     | MUX2X1   | 0.380 | 0.138 |   3.285 |   96.846 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | D v            | DFFPOSX1 | 0.380 | 0.000 |   3.285 |   96.846 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.461 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.318 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -92.988 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.315 |   0.887 |  -92.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.361 | 0.019 |   0.906 |  -92.655 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.906
- Setup                         4.053
+ Phase Shift                 100.000
= Required Time                96.853
- Arrival Time                  3.275
= Slack Time                   93.578
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.694 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.850 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   95.235 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.818 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | S ^ -> Y ^     | MUX2X1   | 1.041 | 0.899 |   3.139 |   96.717 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U26                | B ^ -> Y v     | MUX2X1   | 0.375 | 0.136 |   3.275 |   96.853 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D v            | DFFPOSX1 | 0.375 | 0.000 |   3.275 |   96.853 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.478 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.335 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -93.005 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.333 | 0.316 |   0.888 |  -92.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.356 | 0.018 |   0.906 |  -92.672 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.904
- Setup                         4.077
+ Phase Shift                 100.000
= Required Time                96.827
- Arrival Time                  3.225
= Slack Time                   93.602
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.719 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.874 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   95.260 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.843 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37                | S ^ -> Y ^     | MUX2X1   | 0.962 | 0.858 |   3.098 |   96.701 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | A ^ -> Y v     | MUX2X1   | 0.353 | 0.126 |   3.224 |   96.827 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | D v            | DFFPOSX1 | 0.353 | 0.000 |   3.225 |   96.827 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.503 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.360 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -93.030 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.315 | 0.325 |   0.897 |  -92.705 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.321 | 0.007 |   0.904 |  -92.698 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.907
- Setup                         4.071
+ Phase Shift                 100.000
= Required Time                96.836
- Arrival Time                  3.227
= Slack Time                   93.610
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.726 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.881 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   95.267 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.850 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37                | S ^ -> Y ^     | MUX2X1   | 0.962 | 0.858 |   3.098 |   96.708 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U95                | A ^ -> Y v     | MUX2X1   | 0.354 | 0.128 |   3.226 |   96.836 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | D v            | DFFPOSX1 | 0.354 | 0.000 |   3.227 |   96.836 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.510 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.367 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -93.037 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.315 | 0.325 |   0.897 |  -92.713 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.324 | 0.010 |   0.907 |  -92.703 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.906
- Setup                         4.016
+ Phase Shift                 100.000
= Required Time                96.890
- Arrival Time                  3.230
= Slack Time                   93.660
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.776 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.931 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   95.317 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.900 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37                | S ^ -> Y ^     | MUX2X1   | 0.962 | 0.858 |   3.098 |   96.758 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U38                | B ^ -> Y v     | MUX2X1   | 0.351 | 0.132 |   3.230 |   96.889 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | D v            | DFFPOSX1 | 0.351 | 0.000 |   3.230 |   96.890 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.560 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.417 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -93.087 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.315 | 0.325 |   0.897 |  -92.762 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.323 | 0.009 |   0.906 |  -92.754 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.907
- Setup                         3.920
+ Phase Shift                 100.000
= Required Time                96.988
- Arrival Time                  3.284
= Slack Time                   93.704
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.820 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.976 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   95.361 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.944 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | S ^ -> Y ^     | MUX2X1   | 1.044 | 0.907 |   3.147 |   96.851 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U9                 | B ^ -> Y v     | MUX2X1   | 0.373 | 0.136 |   3.283 |   96.987 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | D v            | DFFPOSX1 | 0.373 | 0.000 |   3.284 |   96.988 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.604 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.462 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -93.131 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.315 |   0.887 |  -92.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.362 | 0.020 |   0.907 |  -92.797 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.924
- Setup                         3.926
+ Phase Shift                 100.000
= Required Time                96.997
- Arrival Time                  3.276
= Slack Time                   93.722
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.838 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   94.993 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   95.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.962 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | S ^ -> Y ^     | MUX2X1   | 1.044 | 0.907 |   3.147 |   96.869 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240               | A ^ -> Y v     | MUX2X1   | 0.377 | 0.128 |   3.275 |   96.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | D v            | DFFPOSX1 | 0.377 | 0.000 |   3.276 |   96.997 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.622 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.479 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -93.149 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.333 | 0.316 |   0.888 |  -92.833 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.366 | 0.035 |   0.924 |  -92.798 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.923
- Setup                         3.950
+ Phase Shift                 100.000
= Required Time                96.973
- Arrival Time                  3.244
= Slack Time                   93.729
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.845 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   95.000 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   95.386 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   95.969 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | S ^ -> Y ^     | MUX2X1   | 0.989 | 0.870 |   3.110 |   96.839 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U155               | A ^ -> Y v     | MUX2X1   | 0.365 | 0.134 |   3.244 |   96.973 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | D v            | DFFPOSX1 | 0.365 | 0.000 |   3.244 |   96.973 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.629 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.486 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -93.156 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |  -92.836 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.349 | 0.030 |   0.923 |  -92.806 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.925
- Setup                         3.912
+ Phase Shift                 100.000
= Required Time                97.013
- Arrival Time                  3.241
= Slack Time                   93.772
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.888 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   95.043 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   95.429 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   96.012 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | S ^ -> Y ^     | MUX2X1   | 0.989 | 0.870 |   3.110 |   96.882 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159               | A ^ -> Y v     | MUX2X1   | 0.363 | 0.131 |   3.241 |   97.013 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | D v            | DFFPOSX1 | 0.363 | 0.000 |   3.241 |   97.013 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.672 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.529 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -93.199 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |  -92.879 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.349 | 0.032 |   0.925 |  -92.847 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.924
- Setup                         3.817
+ Phase Shift                 100.000
= Required Time                97.107
- Arrival Time                  3.272
= Slack Time                   93.834
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.951 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   95.106 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   95.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   96.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U34                | S ^ -> Y ^     | MUX2X1   | 1.021 | 0.897 |   3.138 |   96.972 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184               | A ^ -> Y v     | MUX2X1   | 0.374 | 0.134 |   3.272 |   97.106 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | D v            | DFFPOSX1 | 0.374 | 0.000 |   3.272 |   97.107 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.734 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.592 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -93.262 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.315 |   0.887 |  -92.947 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.370 | 0.036 |   0.924 |  -92.911 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.928
- Setup                         3.811
+ Phase Shift                 100.000
= Required Time                97.117
- Arrival Time                  3.281
= Slack Time                   93.837
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.953 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   95.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   95.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   96.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U34                | S ^ -> Y ^     | MUX2X1   | 1.021 | 0.897 |   3.138 |   96.974 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U11                | B ^ -> Y v     | MUX2X1   | 0.375 | 0.143 |   3.280 |   97.117 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | D v            | DFFPOSX1 | 0.375 | 0.000 |   3.281 |   97.117 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.737 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.594 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -93.264 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.315 |   0.887 |  -92.949 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.371 | 0.040 |   0.928 |  -92.909 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.924
- Setup                         3.846
+ Phase Shift                 100.000
= Required Time                97.078
- Arrival Time                  3.236
= Slack Time                   93.841
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.958 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   95.113 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   95.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   96.082 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | S ^ -> Y ^     | MUX2X1   | 0.989 | 0.870 |   3.110 |   96.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U164               | A ^ -> Y v     | MUX2X1   | 0.360 | 0.126 |   3.236 |   97.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | D v            | DFFPOSX1 | 0.360 | 0.000 |   3.236 |   97.078 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.741 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.599 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -93.269 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |  -92.949 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.349 | 0.031 |   0.924 |  -92.918 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.920
- Setup                         3.837
+ Phase Shift                 100.000
= Required Time                97.082
- Arrival Time                  3.235
= Slack Time                   93.847
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.963 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   95.119 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   95.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   96.087 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | S ^ -> Y ^     | MUX2X1   | 0.989 | 0.870 |   3.110 |   96.957 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | A ^ -> Y v     | MUX2X1   | 0.359 | 0.125 |   3.235 |   97.082 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | D v            | DFFPOSX1 | 0.359 | 0.000 |   3.235 |   97.082 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.747 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.605 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -93.274 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |  -92.954 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.349 | 0.027 |   0.920 |  -92.927 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.931
- Setup                         3.808
+ Phase Shift                 100.000
= Required Time                97.123
- Arrival Time                  3.274
= Slack Time                   93.848
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.965 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   95.120 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   95.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   96.089 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U34                | S ^ -> Y ^     | MUX2X1   | 1.021 | 0.897 |   3.138 |   96.986 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U187               | A ^ -> Y v     | MUX2X1   | 0.375 | 0.136 |   3.274 |   97.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | D v            | DFFPOSX1 | 0.375 | 0.000 |   3.274 |   97.123 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.748 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.606 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -93.276 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.315 |   0.887 |  -92.961 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.371 | 0.043 |   0.930 |  -92.918 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.915
- Setup                         3.785
+ Phase Shift                 100.000
= Required Time                97.130
- Arrival Time                  3.263
= Slack Time                   93.867
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.983 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   95.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   95.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   96.107 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U34                | S ^ -> Y ^     | MUX2X1   | 1.021 | 0.897 |   3.137 |   97.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191               | A ^ -> Y v     | MUX2X1   | 0.370 | 0.125 |   3.263 |   97.130 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | D v            | DFFPOSX1 | 0.370 | 0.000 |   3.263 |   97.130 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.767 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.624 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -93.294 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.315 |   0.887 |  -92.979 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.367 | 0.027 |   0.915 |  -92.952 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.922
- Setup                         3.775
+ Phase Shift                 100.000
= Required Time                97.147
- Arrival Time                  3.268
= Slack Time                   93.880
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.996 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   95.151 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   95.537 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   96.120 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U34                | S ^ -> Y ^     | MUX2X1   | 1.021 | 0.897 |   3.138 |   97.017 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186               | A ^ -> Y v     | MUX2X1   | 0.371 | 0.130 |   3.267 |   97.147 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | D v            | DFFPOSX1 | 0.371 | 0.000 |   3.268 |   97.147 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.780 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.637 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -93.307 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.315 |   0.887 |  -92.992 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.369 | 0.034 |   0.922 |  -92.958 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.922
- Setup                         3.757
+ Phase Shift                 100.000
= Required Time                97.165
- Arrival Time                  3.266
= Slack Time                   93.899
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   95.015 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   95.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   95.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   96.139 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U34                | S ^ -> Y ^     | MUX2X1   | 1.021 | 0.897 |   3.137 |   97.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182               | A ^ -> Y v     | MUX2X1   | 0.370 | 0.128 |   3.266 |   97.164 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | D v            | DFFPOSX1 | 0.370 | 0.000 |   3.266 |   97.165 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.799 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.656 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -93.326 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.315 |   0.887 |  -93.011 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.369 | 0.034 |   0.922 |  -92.977 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.926
- Setup                         3.775
+ Phase Shift                 100.000
= Required Time                97.151
- Arrival Time                  3.248
= Slack Time                   93.903
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   95.019 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.061 | 0.155 |   1.272 |   95.175 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.313 | 0.386 |   1.657 |   95.560 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.762 | 0.583 |   2.240 |   96.143 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | S ^ -> Y ^     | MUX2X1   | 0.989 | 0.870 |   3.110 |   97.013 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U160               | A ^ -> Y v     | MUX2X1   | 0.367 | 0.137 |   3.247 |   97.150 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | D v            | DFFPOSX1 | 0.367 | 0.000 |   3.248 |   97.151 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.803 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -93.661 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -93.330 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   0.885 |  -93.018 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.364 | 0.040 |   0.926 |  -92.977 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

