#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed May 24 16:08:52 2023
# Process ID: 14472
# Current directory: D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/Test_Microblaze.runs/mainBD_dlmb_v10_0_synth_1
# Command line: vivado.exe -log mainBD_dlmb_v10_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mainBD_dlmb_v10_0.tcl
# Log file: D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/Test_Microblaze.runs/mainBD_dlmb_v10_0_synth_1/mainBD_dlmb_v10_0.vds
# Journal file: D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/Test_Microblaze.runs/mainBD_dlmb_v10_0_synth_1\vivado.jou
# Running On: DESKTOP-LJ1PS58, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 8, Host memory: 68595 MB
#-----------------------------------------------------------
source mainBD_dlmb_v10_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Personal/FPGA/XilinxFPGA/Test_Microblaze/ip_repo/AXI4_Lite_ER_5_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/Test_Microblaze.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mainBD_dlmb_v10_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 71f49fb2761ff3e0 to dir: D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/Test_Microblaze.runs/mainBD_dlmb_v10_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/Test_Microblaze.cache/ip/2022.2/7/1/71f49fb2761ff3e0/mainBD_ilmb_v10_0.dcp to D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/Test_Microblaze.runs/mainBD_dlmb_v10_0_synth_1/mainBD_dlmb_v10_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/Test_Microblaze.cache/ip/2022.2/7/1/71f49fb2761ff3e0/mainBD_ilmb_v10_0_sim_netlist.v to D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/Test_Microblaze.runs/mainBD_dlmb_v10_0_synth_1/mainBD_dlmb_v10_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/Test_Microblaze.cache/ip/2022.2/7/1/71f49fb2761ff3e0/mainBD_ilmb_v10_0_sim_netlist.vhdl to D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/Test_Microblaze.runs/mainBD_dlmb_v10_0_synth_1/mainBD_dlmb_v10_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/Test_Microblaze.cache/ip/2022.2/7/1/71f49fb2761ff3e0/mainBD_ilmb_v10_0_stub.v to D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/Test_Microblaze.runs/mainBD_dlmb_v10_0_synth_1/mainBD_dlmb_v10_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/Test_Microblaze.cache/ip/2022.2/7/1/71f49fb2761ff3e0/mainBD_ilmb_v10_0_stub.vhdl to D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/Test_Microblaze.runs/mainBD_dlmb_v10_0_synth_1/mainBD_dlmb_v10_0_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP mainBD_dlmb_v10_0, cache-ID = 71f49fb2761ff3e0.
INFO: [Common 17-206] Exiting Vivado at Wed May 24 16:09:00 2023...
