`timescale 1 ps / 1ps
module module_0;
  logic [id_1 : id_1] id_2;
endmodule
