#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Feb 15 18:48:41 2022
# Process ID: 187550
# Current directory: /mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.runs/impl_1
# Command line: vivado -log i2s_playback.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source i2s_playback.tcl -notrace
# Log file: /mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.runs/impl_1/i2s_playback.vdi
# Journal file: /mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source i2s_playback.tcl -notrace
Command: link_design -top i2s_playback -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/constrs_1/new/mapping.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/constrs_1/new/mapping.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/constrs_1/new/mapping.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/constrs_1/new/mapping.xdc:32]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/constrs_1/new/mapping.xdc:32]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/constrs_1/new/mapping.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1551.285 ; gain = 0.000 ; free physical = 907 ; free virtual = 8018
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1555.285 ; gain = 201.348 ; free physical = 907 ; free virtual = 8018
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1635.316 ; gain = 80.031 ; free physical = 893 ; free virtual = 8008

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: b86ea543

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2097.816 ; gain = 462.500 ; free physical = 514 ; free virtual = 7632

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b86ea543

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2174.816 ; gain = 0.000 ; free physical = 432 ; free virtual = 7546
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b86ea543

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2174.816 ; gain = 0.000 ; free physical = 424 ; free virtual = 7538
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d37850ba

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2174.816 ; gain = 0.000 ; free physical = 426 ; free virtual = 7540
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG i2s_clock/inst/clk_out1_clk_wiz_0_BUFG_inst to drive 0 load(s) on clock net i2s_clock/inst/clk_out1_clk_wiz_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 12189ac39

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2174.816 ; gain = 0.000 ; free physical = 430 ; free virtual = 7544
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15502a94d

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2174.816 ; gain = 0.000 ; free physical = 430 ; free virtual = 7544
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 164583897

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2174.816 ; gain = 0.000 ; free physical = 430 ; free virtual = 7544
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2174.816 ; gain = 0.000 ; free physical = 430 ; free virtual = 7544
Ending Logic Optimization Task | Checksum: 179146e09

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2174.816 ; gain = 0.000 ; free physical = 428 ; free virtual = 7542

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 179146e09

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2174.816 ; gain = 0.000 ; free physical = 425 ; free virtual = 7539

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 179146e09

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2174.816 ; gain = 0.000 ; free physical = 425 ; free virtual = 7539

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2174.816 ; gain = 0.000 ; free physical = 425 ; free virtual = 7539
Ending Netlist Obfuscation Task | Checksum: 179146e09

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2174.816 ; gain = 0.000 ; free physical = 425 ; free virtual = 7539
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2174.816 ; gain = 619.531 ; free physical = 431 ; free virtual = 7545
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2174.816 ; gain = 0.000 ; free physical = 430 ; free virtual = 7545
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2206.832 ; gain = 0.000 ; free physical = 422 ; free virtual = 7537
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2206.832 ; gain = 0.000 ; free physical = 427 ; free virtual = 7542
INFO: [Common 17-1381] The checkpoint '/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.runs/impl_1/i2s_playback_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file i2s_playback_drc_opted.rpt -pb i2s_playback_drc_opted.pb -rpx i2s_playback_drc_opted.rpx
Command: report_drc -file i2s_playback_drc_opted.rpt -pb i2s_playback_drc_opted.pb -rpx i2s_playback_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/aidin/Documents/Programmi/XilinxVivado/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.runs/impl_1/i2s_playback_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2278.867 ; gain = 72.035 ; free physical = 393 ; free virtual = 7507
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 400 ; free virtual = 7501
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e5ae4db6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 400 ; free virtual = 7501
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 402 ; free virtual = 7502

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 190351e6b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 370 ; free virtual = 7482

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 26ce3f6a2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 363 ; free virtual = 7475

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 26ce3f6a2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 363 ; free virtual = 7475
Phase 1 Placer Initialization | Checksum: 26ce3f6a2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 369 ; free virtual = 7481

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 26ce3f6a2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 367 ; free virtual = 7479
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 22a451882

Time (s): cpu = 00:00:31 ; elapsed = 00:00:06 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 351 ; free virtual = 7469

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22a451882

Time (s): cpu = 00:00:31 ; elapsed = 00:00:06 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 352 ; free virtual = 7470

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e665599b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:06 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 365 ; free virtual = 7479

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e758e6cd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:06 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 359 ; free virtual = 7473

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e758e6cd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:06 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 359 ; free virtual = 7473

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 10e515f17

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 368 ; free virtual = 7479

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 10e515f17

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 376 ; free virtual = 7480

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10e515f17

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 376 ; free virtual = 7480
Phase 3 Detail Placement | Checksum: 10e515f17

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 376 ; free virtual = 7480

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 10e515f17

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 376 ; free virtual = 7480

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10e515f17

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 371 ; free virtual = 7475

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 10e515f17

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 376 ; free virtual = 7480

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 376 ; free virtual = 7480
Phase 4.4 Final Placement Cleanup | Checksum: 1583aa464

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 373 ; free virtual = 7477
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1583aa464

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 370 ; free virtual = 7474
Ending Placer Task | Checksum: 115fce594

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 392 ; free virtual = 7496
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:09 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 392 ; free virtual = 7496
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 392 ; free virtual = 7496
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 392 ; free virtual = 7497
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 402 ; free virtual = 7507
INFO: [Common 17-1381] The checkpoint '/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.runs/impl_1/i2s_playback_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file i2s_playback_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 381 ; free virtual = 7493
INFO: [runtcl-4] Executing : report_utilization -file i2s_playback_utilization_placed.rpt -pb i2s_playback_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file i2s_playback_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2278.867 ; gain = 0.000 ; free physical = 394 ; free virtual = 7507
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1d530ced ConstDB: 0 ShapeSum: f8a9d8a7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f88910a3

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2371.910 ; gain = 93.043 ; free physical = 251 ; free virtual = 7367
Post Restoration Checksum: NetGraph: f4183d64 NumContArr: 470d33f Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: f88910a3

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2394.906 ; gain = 116.039 ; free physical = 222 ; free virtual = 7340

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f88910a3

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2394.906 ; gain = 116.039 ; free physical = 222 ; free virtual = 7340
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 80b0603f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 2408.172 ; gain = 129.305 ; free physical = 203 ; free virtual = 7321

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: a7ee8f6a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 2412.020 ; gain = 133.152 ; free physical = 202 ; free virtual = 7320

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 7442b788

Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 2412.020 ; gain = 133.152 ; free physical = 208 ; free virtual = 7325
Phase 4 Rip-up And Reroute | Checksum: 7442b788

Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 2412.020 ; gain = 133.152 ; free physical = 208 ; free virtual = 7325

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 7442b788

Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 2412.020 ; gain = 133.152 ; free physical = 205 ; free virtual = 7323

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 7442b788

Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 2412.020 ; gain = 133.152 ; free physical = 202 ; free virtual = 7320
Phase 6 Post Hold Fix | Checksum: 7442b788

Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 2412.020 ; gain = 133.152 ; free physical = 202 ; free virtual = 7320

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0253297 %
  Global Horizontal Routing Utilization  = 0.0242967 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 19.8198%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 20.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 14.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 7442b788

Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 2412.020 ; gain = 133.152 ; free physical = 206 ; free virtual = 7324

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 7442b788

Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 2412.020 ; gain = 133.152 ; free physical = 204 ; free virtual = 7322

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 846e04e4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 2412.020 ; gain = 133.152 ; free physical = 201 ; free virtual = 7318
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 2412.020 ; gain = 133.152 ; free physical = 240 ; free virtual = 7358

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 2412.020 ; gain = 133.152 ; free physical = 240 ; free virtual = 7358
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.020 ; gain = 0.000 ; free physical = 240 ; free virtual = 7358
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2412.020 ; gain = 0.000 ; free physical = 230 ; free virtual = 7349
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.020 ; gain = 0.000 ; free physical = 239 ; free virtual = 7359
INFO: [Common 17-1381] The checkpoint '/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.runs/impl_1/i2s_playback_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file i2s_playback_drc_routed.rpt -pb i2s_playback_drc_routed.pb -rpx i2s_playback_drc_routed.rpx
Command: report_drc -file i2s_playback_drc_routed.rpt -pb i2s_playback_drc_routed.pb -rpx i2s_playback_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.runs/impl_1/i2s_playback_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file i2s_playback_methodology_drc_routed.rpt -pb i2s_playback_methodology_drc_routed.pb -rpx i2s_playback_methodology_drc_routed.rpx
Command: report_methodology -file i2s_playback_methodology_drc_routed.rpt -pb i2s_playback_methodology_drc_routed.pb -rpx i2s_playback_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.runs/impl_1/i2s_playback_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file i2s_playback_power_routed.rpt -pb i2s_playback_power_summary_routed.pb -rpx i2s_playback_power_routed.rpx
Command: report_power -file i2s_playback_power_routed.rpt -pb i2s_playback_power_summary_routed.pb -rpx i2s_playback_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file i2s_playback_route_status.rpt -pb i2s_playback_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file i2s_playback_timing_summary_routed.rpt -pb i2s_playback_timing_summary_routed.pb -rpx i2s_playback_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file i2s_playback_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file i2s_playback_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file i2s_playback_bus_skew_routed.rpt -pb i2s_playback_bus_skew_routed.pb -rpx i2s_playback_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Feb 15 18:50:26 2022...
