 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : conv_top
Version: G-2012.06-SP5
Date   : Sun Dec 31 15:37:30 2017
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: srstn (input port clocked by clk)
  Endpoint: conv_control/clk_gate_delay1_sram_waddr_b_reg/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  conv_top           70000                 saed32hvt_ss0p95v125c
  conv_control       16000                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  input external delay                                  2.8500     2.8500 r
  srstn (in)                                            0.0000     2.8500 r
  conv_control/srstn (conv_control)                     0.0000     2.8500 r
  conv_control/U140/Y (INVX8_HVT)                       0.0182     2.8682 f
  conv_control/U141/Y (INVX8_HVT)                       0.0242     2.8924 r
  conv_control/U343/Y (INVX2_HVT)                       0.0199     2.9123 f
  conv_control/U627/Y (AO21X1_HVT)                      0.0950     3.0072 f
  conv_control/U1612/Y (AO21X1_HVT)                     0.0832     3.0905 f
  conv_control/clk_gate_delay1_sram_waddr_b_reg/EN (SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_23)
                                                        0.0000     3.0905 f
  conv_control/clk_gate_delay1_sram_waddr_b_reg/latch/D (LATCHX1_HVT)
                                                        0.0000     3.0905 f
  data arrival time                                                3.0905

  clock clk' (rise edge)                                2.8500     2.8500
  clock network delay (ideal)                           0.0000     2.8500
  conv_control/clk_gate_delay1_sram_waddr_b_reg/latch/CLK (LATCHX1_HVT)
                                                        0.0000     2.8500 r
  time borrowed from endpoint                           0.2405     3.0905
  data required time                                               3.0905
  --------------------------------------------------------------------------
  data required time                                               3.0905
  data arrival time                                               -3.0905
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0000

  Time Borrowing Information
  --------------------------------------------------------------
  clk' pulse width                                      2.8500   
  library setup time                                   -0.0810   
  --------------------------------------------------------------
  max time borrow                                       2.7690   
  actual time borrow                                    0.2405   
  --------------------------------------------------------------


1
