{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702386538347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702386538348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 13:08:58 2023 " "Processing started: Tue Dec 12 13:08:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702386538348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702386538348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HighRiscSystem -c HighRiscSystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off HighRiscSystem -c HighRiscSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702386538348 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702386539194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mrajz/documents/uni/secondyear/ee20021-digitalsystemsdesign/dsdcoursework/cw1programcounter/programcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mrajz/documents/uni/secondyear/ee20021-digitalsystemsdesign/dsdcoursework/cw1programcounter/programcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "../../CW1ProgramCounter/ProgramCounter.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW1ProgramCounter/ProgramCounter.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702386549500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702386549500 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VgaController.sv(50) " "Verilog HDL information at VgaController.sv(50): always construct contains both blocking and non-blocking assignments" {  } { { "../../CW4VgaController/VgaController.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW4VgaController/VgaController.sv" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702386549505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mrajz/documents/uni/secondyear/ee20021-digitalsystemsdesign/dsdcoursework/cw4vgacontroller/vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mrajz/documents/uni/secondyear/ee20021-digitalsystemsdesign/dsdcoursework/cw4vgacontroller/vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VgaController " "Found entity 1: VgaController" {  } { { "../../CW4VgaController/VgaController.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW4VgaController/VgaController.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702386549506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702386549506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mrajz/documents/uni/secondyear/ee20021-digitalsystemsdesign/dsdcoursework/cw3arithmeticlogicunit/arithmeticlogicunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mrajz/documents/uni/secondyear/ee20021-digitalsystemsdesign/dsdcoursework/cw3arithmeticlogicunit/arithmeticlogicunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticLogicUnit " "Found entity 1: ArithmeticLogicUnit" {  } { { "../../CW3ArithmeticLogicUnit/ArithmeticLogicUnit.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW3ArithmeticLogicUnit/ArithmeticLogicUnit.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702386549511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702386549511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mrajz/documents/uni/secondyear/ee20021-digitalsystemsdesign/dsdcoursework/cw2registerfile/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mrajz/documents/uni/secondyear/ee20021-digitalsystemsdesign/dsdcoursework/cw2registerfile/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../../CW2RegisterFile/RegisterFile.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW2RegisterFile/RegisterFile.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702386549516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702386549516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mrajz/documents/uni/secondyear/ee20021-digitalsystemsdesign/dsdcoursework/cw5integration_and_assembly_language/romblock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mrajz/documents/uni/secondyear/ee20021-digitalsystemsdesign/dsdcoursework/cw5integration_and_assembly_language/romblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 RomBlock " "Found entity 1: RomBlock" {  } { { "../RomBlock.v" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/RomBlock.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702386549520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702386549520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mrajz/documents/uni/secondyear/ee20021-digitalsystemsdesign/dsdcoursework/cw5integration_and_assembly_language/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mrajz/documents/uni/secondyear/ee20021-digitalsystemsdesign/dsdcoursework/cw5integration_and_assembly_language/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.v" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702386549524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702386549524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mrajz/documents/uni/secondyear/ee20021-digitalsystemsdesign/dsdcoursework/cw5integration_and_assembly_language/instructionset.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/mrajz/documents/uni/secondyear/ee20021-digitalsystemsdesign/dsdcoursework/cw5integration_and_assembly_language/instructionset.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionSetPkg (SystemVerilog) " "Found design unit 1: InstructionSetPkg (SystemVerilog)" {  } { { "../InstructionSet.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/InstructionSet.sv" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702386549529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702386549529 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HighRiscSystem.sv(257) " "Verilog HDL information at HighRiscSystem.sv(257): always construct contains both blocking and non-blocking assignments" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 257 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702386549533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mrajz/documents/uni/secondyear/ee20021-digitalsystemsdesign/dsdcoursework/cw5integration_and_assembly_language/highriscsystem.sv 7 7 " "Found 7 design units, including 7 entities, in source file /users/mrajz/documents/uni/secondyear/ee20021-digitalsystemsdesign/dsdcoursework/cw5integration_and_assembly_language/highriscsystem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HighRiscSystem " "Found entity 1: HighRiscSystem" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702386549534 ""} { "Info" "ISGN_ENTITY_NAME" "2 Bus " "Found entity 2: Bus" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702386549534 ""} { "Info" "ISGN_ENTITY_NAME" "3 VgaSystem " "Found entity 3: VgaSystem" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702386549534 ""} { "Info" "ISGN_ENTITY_NAME" "4 BusInPort " "Found entity 4: BusInPort" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702386549534 ""} { "Info" "ISGN_ENTITY_NAME" "5 BusOutPort " "Found entity 5: BusOutPort" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702386549534 ""} { "Info" "ISGN_ENTITY_NAME" "6 ProgramMemory " "Found entity 6: ProgramMemory" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702386549534 ""} { "Info" "ISGN_ENTITY_NAME" "7 DataMemory " "Found entity 7: DataMemory" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702386549534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702386549534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mrajz/documents/uni/secondyear/ee20021-digitalsystemsdesign/dsdcoursework/cw5integration_and_assembly_language/highriscprocessor.sv 4 4 " "Found 4 design units, including 4 entities, in source file /users/mrajz/documents/uni/secondyear/ee20021-digitalsystemsdesign/dsdcoursework/cw5integration_and_assembly_language/highriscprocessor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HighRiscProcessor " "Found entity 1: HighRiscProcessor" {  } { { "../HighRiscProcessor.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscProcessor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702386549539 ""} { "Info" "ISGN_ENTITY_NAME" "2 InstructionDecoder " "Found entity 2: InstructionDecoder" {  } { { "../HighRiscProcessor.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscProcessor.sv" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702386549539 ""} { "Info" "ISGN_ENTITY_NAME" "3 FlagsRegister " "Found entity 3: FlagsRegister" {  } { { "../HighRiscProcessor.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscProcessor.sv" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702386549539 ""} { "Info" "ISGN_ENTITY_NAME" "4 SourceSelector " "Found entity 4: SourceSelector" {  } { { "../HighRiscProcessor.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscProcessor.sv" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702386549539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702386549539 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HighRiscSystem " "Elaborating entity \"HighRiscSystem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702386549641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus Bus:Ibus " "Elaborating entity \"Bus\" for hierarchy \"Bus:Ibus\"" {  } { { "../HighRiscSystem.sv" "Ibus" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549737 ""}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.BlockInUse\[1\] Bus.Address\[15\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[15\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.BlockInUse\[1\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549746 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.BlockInUse\[0\] Bus.Address\[14\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[14\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.BlockInUse\[0\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549746 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[13\] Bus.Address\[13\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[13\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[13\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549746 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortInUse\[4\] Bus.Address\[13\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[13\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortInUse\[4\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549746 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[12\] Bus.Address\[12\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[12\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[12\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549746 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortInUse\[3\] Bus.Address\[12\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[12\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortInUse\[3\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549746 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[11\] Bus.Address\[11\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[11\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[11\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549746 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortInUse\[2\] Bus.Address\[11\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[11\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortInUse\[2\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549746 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[10\] Bus.Address\[10\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[10\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[10\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549746 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortInUse\[1\] Bus.Address\[10\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[10\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortInUse\[1\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549746 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[9\] Bus.Address\[9\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[9\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[9\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549746 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortInUse\[0\] Bus.Address\[9\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[9\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortInUse\[0\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549747 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[8\] Bus.Address\[8\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[8\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[8\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549747 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[8\] Bus.Address\[8\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[8\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[8\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549747 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[7\] Bus.Address\[7\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[7\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[7\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549747 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[7\] Bus.Address\[7\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[7\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[7\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549747 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[6\] Bus.Address\[6\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[6\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[6\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549747 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[6\] Bus.Address\[6\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[6\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[6\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549747 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[5\] Bus.Address\[5\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[5\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[5\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549747 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[5\] Bus.Address\[5\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[5\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[5\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549747 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[4\] Bus.Address\[4\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[4\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[4\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549747 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[4\] Bus.Address\[4\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[4\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[4\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549747 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[3\] Bus.Address\[3\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[3\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[3\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549747 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[3\] Bus.Address\[3\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[3\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[3\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549747 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[2\] Bus.Address\[2\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[2\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[2\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549747 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[2\] Bus.Address\[2\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[2\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[2\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549747 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[1\] Bus.Address\[1\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[1\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[1\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549748 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[1\] Bus.Address\[1\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[1\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[1\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549748 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[0\] Bus.Address\[0\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[0\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[0\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549748 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[0\] Bus.Address\[0\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[0\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[0\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549748 "|HighRiscSystem|Bus:Ibus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus Bus:Dbus " "Elaborating entity \"Bus\" for hierarchy \"Bus:Dbus\"" {  } { { "../HighRiscSystem.sv" "Dbus" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549769 ""}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.BlockInUse\[1\] Bus.Address\[15\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[15\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.BlockInUse\[1\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549775 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.BlockInUse\[0\] Bus.Address\[14\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[14\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.BlockInUse\[0\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549776 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[13\] Bus.Address\[13\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[13\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[13\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549776 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortInUse\[4\] Bus.Address\[13\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[13\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortInUse\[4\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549776 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[12\] Bus.Address\[12\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[12\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[12\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549776 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortInUse\[3\] Bus.Address\[12\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[12\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortInUse\[3\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549776 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[11\] Bus.Address\[11\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[11\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[11\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549776 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortInUse\[2\] Bus.Address\[11\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[11\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortInUse\[2\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549776 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[10\] Bus.Address\[10\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[10\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[10\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549776 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortInUse\[1\] Bus.Address\[10\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[10\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortInUse\[1\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549776 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[9\] Bus.Address\[9\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[9\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[9\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549776 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortInUse\[0\] Bus.Address\[9\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[9\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortInUse\[0\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549776 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[8\] Bus.Address\[8\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[8\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[8\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549776 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[8\] Bus.Address\[8\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[8\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[8\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549776 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[7\] Bus.Address\[7\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[7\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[7\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549776 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[7\] Bus.Address\[7\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[7\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[7\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549777 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[6\] Bus.Address\[6\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[6\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[6\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549777 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[6\] Bus.Address\[6\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[6\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[6\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549777 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[5\] Bus.Address\[5\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[5\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[5\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549777 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[5\] Bus.Address\[5\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[5\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[5\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549777 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[4\] Bus.Address\[4\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[4\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[4\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549777 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[4\] Bus.Address\[4\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[4\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[4\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549777 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[3\] Bus.Address\[3\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[3\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[3\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549777 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[3\] Bus.Address\[3\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[3\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[3\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549777 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[2\] Bus.Address\[2\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[2\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[2\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549777 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[2\] Bus.Address\[2\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[2\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[2\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549777 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[1\] Bus.Address\[1\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[1\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[1\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549777 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[1\] Bus.Address\[1\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[1\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[1\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549777 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[0\] Bus.Address\[0\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[0\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[0\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549777 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[0\] Bus.Address\[0\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[0\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[0\]\"" {  } { { "../HighRiscSystem.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549777 "|HighRiscSystem|Bus:Dbus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HighRiscProcessor HighRiscProcessor:iProcesor " "Elaborating entity \"HighRiscProcessor\" for hierarchy \"HighRiscProcessor:iProcesor\"" {  } { { "../HighRiscSystem.sv" "iProcesor" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549796 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "WriteData iRF RegisterFile matching object in present scope does not have an equivalent data type HighRiscProcessor.sv(74) " "SystemVerilog error at HighRiscProcessor.sv(74): can't implicitly connect port \"WriteData\" on instance \"iRF\" of module \"RegisterFile\" - matching object in present scope does not have an equivalent data type" {  } { { "../HighRiscProcessor.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscProcessor.sv" 74 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1702386549806 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "WriteData RegisterFile.sv(13) " "HDL error at RegisterFile.sv(13): see declaration for object \"WriteData\"" {  } { { "../../CW2RegisterFile/RegisterFile.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW2RegisterFile/RegisterFile.sv" 13 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549807 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "WriteData HighRiscProcessor.sv(37) " "HDL error at HighRiscProcessor.sv(37): see declaration for object \"WriteData\"" {  } { { "../HighRiscProcessor.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscProcessor.sv" 37 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549807 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "HighRiscProcessor:iProcesor " "Can't elaborate user hierarchy \"HighRiscProcessor:iProcesor\"" {  } { { "../HighRiscSystem.sv" "iProcesor" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem.sv" 46 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702386549808 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem/output_files/HighRiscSystem.map.smsg " "Generated suppressed messages file C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW5Integration_and_assembly_language/HighRiscSystem/output_files/HighRiscSystem.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702386549872 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 60 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702386550012 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 12 13:09:10 2023 " "Processing ended: Tue Dec 12 13:09:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702386550012 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702386550012 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702386550012 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702386550012 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 60 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 60 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702386550701 ""}
