// Seed: 1928264990
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  assign module_1.id_1 = 0;
  inout wire id_3;
  input wire id_2;
  output uwire id_1;
  assign id_1 = -1;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    input tri0 id_2
    , id_17,
    output wor id_3,
    output tri1 id_4,
    input uwire id_5,
    output wor id_6,
    output tri0 id_7,
    output wor id_8,
    input tri0 id_9,
    input uwire id_10,
    input tri id_11,
    input tri0 id_12,
    input wand id_13,
    input wire id_14,
    input uwire id_15
);
  logic id_18;
  ;
  logic id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18
  );
endmodule
