/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [10:0] celloutsig_1_15z;
  wire [8:0] celloutsig_1_16z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [18:0] celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = celloutsig_1_0z ? celloutsig_1_0z : in_data[143];
  assign celloutsig_0_7z = !(celloutsig_0_6z ? in_data[19] : in_data[64]);
  assign celloutsig_0_17z = !(celloutsig_0_10z[2] ? celloutsig_0_2z : celloutsig_0_10z[5]);
  assign celloutsig_1_8z = ~((celloutsig_1_2z[1] | celloutsig_1_3z) & celloutsig_1_6z[3]);
  assign celloutsig_1_0z = in_data[137] | in_data[96];
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 4'h0;
    else _00_ <= in_data[89:86];
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_4z, _00_ } / { 1'h1, _00_, celloutsig_0_3z };
  assign celloutsig_0_6z = in_data[49:44] == { _00_[0], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_13z = celloutsig_1_6z[7:4] == celloutsig_1_2z[3:0];
  assign celloutsig_0_3z = { _00_[3], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } > { in_data[62:61], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_2z = { in_data[40:39], _00_ } > in_data[49:44];
  assign celloutsig_0_9z = ! in_data[46:32];
  assign celloutsig_1_19z = celloutsig_1_13z & ~(celloutsig_1_12z);
  assign celloutsig_1_4z = celloutsig_1_3z & ~(celloutsig_1_0z);
  assign celloutsig_1_15z = - { celloutsig_1_6z[10:3], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_1_2z = - in_data[153:144];
  assign celloutsig_1_5z = - { in_data[136:132], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_6z = - { in_data[113:103], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_4z = | in_data[70:59];
  assign celloutsig_0_11z = | { _00_[2:0], celloutsig_0_1z };
  assign celloutsig_1_9z = | { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_18z = ^ { celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_17z };
  assign celloutsig_0_1z = ^ { in_data[40:14], _00_ };
  assign celloutsig_1_3z = ^ { in_data[119:108], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_18z = celloutsig_1_5z[6:2] ^ { celloutsig_1_16z[4:1], celloutsig_1_16z[1] };
  assign celloutsig_1_12z = ~((celloutsig_1_0z & in_data[105]) | (celloutsig_1_2z[8] & in_data[173]));
  assign celloutsig_1_16z[8:1] = ~ { celloutsig_1_15z[10:4], celloutsig_1_12z };
  assign celloutsig_1_16z[0] = celloutsig_1_16z[1];
  assign { out_data[132:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
