# FIFO_asyn_VERILOG-TB
Asynhronous FIFO design using verilog HDL
