Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mi_Logica_TB_behav xil_defaultlib.Mi_Logica_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File C:/Users/izana/Documents/GitHub/SEA/practica1/practica1.srcs/sim_1/new/Mi_Logica_TB.vhd, line 9. Unresolved signal "s_sr" is multiply driven.
