$comment
	File created using the following command:
		vcd file latch1.msim.vcd -direction
$end
$date
	Tue Dec 01 20:46:05 2020
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module latch1_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 1 " Clock $end
$var reg 1 # Resetn $end
$var wire 1 $ Q [7] $end
$var wire 1 % Q [6] $end
$var wire 1 & Q [5] $end
$var wire 1 ' Q [4] $end
$var wire 1 ( Q [3] $end
$var wire 1 ) Q [2] $end
$var wire 1 * Q [1] $end
$var wire 1 + Q [0] $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 Clock~combout $end
$var wire 1 4 Clock~clkctrl_outclk $end
$var wire 1 5 Q[0]~reg0feeder_combout $end
$var wire 1 6 Resetn~combout $end
$var wire 1 7 Resetn~clkctrl_outclk $end
$var wire 1 8 Q[0]~reg0_regout $end
$var wire 1 9 Q[1]~reg0_regout $end
$var wire 1 : Q[2]~reg0feeder_combout $end
$var wire 1 ; Q[2]~reg0_regout $end
$var wire 1 < Q[3]~reg0feeder_combout $end
$var wire 1 = Q[3]~reg0_regout $end
$var wire 1 > Q[4]~reg0feeder_combout $end
$var wire 1 ? Q[4]~reg0_regout $end
$var wire 1 @ Q[5]~reg0feeder_combout $end
$var wire 1 A Q[5]~reg0_regout $end
$var wire 1 B Q[6]~reg0feeder_combout $end
$var wire 1 C Q[6]~reg0_regout $end
$var wire 1 D Q[7]~reg0_regout $end
$var wire 1 E A~combout [7] $end
$var wire 1 F A~combout [6] $end
$var wire 1 G A~combout [5] $end
$var wire 1 H A~combout [4] $end
$var wire 1 I A~combout [3] $end
$var wire 1 J A~combout [2] $end
$var wire 1 K A~combout [1] $end
$var wire 1 L A~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
0#
0+
0*
0)
0(
0'
0&
0%
0$
x,
0-
1.
x/
10
11
12
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0L
0K
0J
0I
0H
0G
0F
0E
$end
#10000
b1 !
1"
1#
1L
13
16
17
14
0,
15
#20000
b11 !
b10 !
0"
0L
1K
03
04
1,
05
#30000
b11 !
1"
1L
13
14
0,
15
19
1*
#40000
b111 !
b101 !
b100 !
0"
0L
0K
1J
03
04
1,
05
1:
#50000
b101 !
1"
1L
13
14
0,
15
1;
09
1)
0*
#60000
b111 !
b110 !
0"
0L
1K
03
04
1,
05
#70000
b111 !
1"
1L
13
14
0,
15
19
1*
#80000
b1111 !
b1011 !
b1001 !
b1000 !
0"
0L
0K
0J
1I
03
04
1,
05
0:
1<
#90000
b1001 !
1"
1L
13
14
0,
15
1=
0;
09
1(
0)
0*
#100000
