// Seed: 2463426054
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  id_17(
      .id_0(id_15), .id_1(id_14)
  );
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    module_1,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply1 id_9 = 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_5,
      id_1,
      id_4,
      id_9,
      id_9,
      id_7,
      id_7,
      id_7,
      id_3,
      id_9,
      id_3,
      id_9,
      id_3,
      id_3
  );
  wire id_10;
  assign id_4 = id_2[""] - id_8;
  always @(negedge 1) force id_1 = id_6;
endmodule
