VERILOG_SOURCES = /code/rtl/gcd_top.sv
TOPLEVEL        = gcd_top
MODULE          = test_gcd_top
IMPROVEMENTS = wires cells
CELLS = 230
WIRES = 225
PERCENT_WIRES    = 8
PERCENT_CELLS    = 2
PERCENT_MEMORIES = 0
SIM             = icarus
TOPLEVEL_LANG   = verilog
PYTHONPATH      = /src
HASH            = 45-code-review-synth-lcm-3-ip