Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Sep 28 13:18:37 2023
| Host         : ddrc-2 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file ariane_xilinx_control_sets_placed.rpt
| Design       : ariane_xilinx
| Device       : xc7z045
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1334 |
| Unused register locations in slices containing registers |  2850 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            7 |
|      4 |           20 |
|      6 |           26 |
|      8 |          102 |
|     10 |           71 |
|     12 |          128 |
|     14 |           15 |
|    16+ |          965 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7946 |         1229 |
| No           | No                    | Yes                    |            7724 |         1749 |
| No           | Yes                   | No                     |            2388 |          482 |
| Yes          | No                    | No                     |            3598 |          495 |
| Yes          | No                    | Yes                    |           61942 |        12672 |
| Yes          | Yes                   | No                     |            4984 |          851 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                            Clock Signal                                           |                                                                                                                                           Enable Signal                                                                                                                                           |                                                                                                                            Set/Reset Signal                                                                                                                           | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                      |                1 |              2 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                     |                1 |              2 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                     |                1 |              2 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                                                     |                1 |              2 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                                                     |                1 |              2 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                1 |              2 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                     |                1 |              2 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                           |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                            |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/periodic_read_request.periodic_rd_r_lcl_reg                                                                                                                                     |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                            |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                      |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                           |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                      |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                      |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                           |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/sel                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/axi_full_sm_ps_IDLE_cmb                                                                                                                |                2 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                     |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                     |                2 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                     |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                     |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                     |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                     |                2 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                     |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                     |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                     |                1 |              4 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__1_n_0                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                   |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__5_n_0                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                   |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__2_n_0                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                   |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__3_n_0                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                   |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0_n_0                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                   |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/trans_buf_out_r1_reg[4][0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__6_n_0                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                   |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__4_n_0                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                   |                1 |              6 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                           | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                              |                1 |              6 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_aw_arbiter/E[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                      |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                                                     |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                                                     |                1 |              6 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/wr_en                                                                                                                              | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                     |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                                                                                     |                2 |              6 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/wr_en                                                                                                                            | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                              |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                                                                                     |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                                                     |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                     |                1 |              6 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                     |                1 |              6 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                      |                1 |              6 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                                                     |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                                                                                     |                1 |              6 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                                                     |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                                                     |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[1][access_type][r][0]                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                                                     |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[2][access_type][r][0]                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                                                     |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                                                     |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                                                     |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/wait_cnt_reg[3][0]                                                                                                                                                                                                  |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[3]_i_1_n_0                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                                                                                                            |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_2_n_0                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                     |                3 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1__1_n_0                                                                                                              |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                                                       |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                      |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[0][access_type][r][0]                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/E[0]                                                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/SR[0]                                                                                                                                 |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_cnt_r[3]_i_1_n_0                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                      |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                      |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[47]                                                                                                                                    |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_write_pointer_q_reg[0][0]                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dm_axi_master/FSM_sequential_state_q_reg[3]_i_1_n_0                                                                                                                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r[3]_i_2_n_0                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                                                                            |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_ns                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                      |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                              |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[9]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r[3]_i_1_n_0                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                      |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[39]                                                                                                                                    |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                        | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                              |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_asic_queue.mem_q_reg[0][3]                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_counters[0].mst_select_q_reg[0][0][0]                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_counters[1].mst_select_q_reg[1][0][0]                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_counters[2].mst_select_q_reg[2][0][0]                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_counters[1].mst_select_q_reg[1][0][0]                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_counters[2].mst_select_q_reg[2][0][0]                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_counters[3].mst_select_q_reg[3][0]_1[0]                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[383]                                                                                   |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                                                     |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                                                     |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                      |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |                3 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                     |                3 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[3]_i_1_n_0                                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                                                     |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                                                     |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/gen_demux.aw_push                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                                            |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                                           |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                                                     |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                                           |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/wait_cnt_r_reg[3][0]                                                                                                                                                                                                |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                                                                  |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                                          |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                       |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[15]                                                                                                                                    |                                                                                                                                                                                                                                                                       |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[23]                                                                                                                                    |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[24]                                                                                                                                    |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[32]                                                                                                                                    |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/data_buf_address_counter.data_buf_addr_cnt_r_reg[3][0]                                                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                           |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                                                        |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RX/RX_BRC/iDataCount_reg[3]_0[0]                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RX/RX_BRC/p_1_out[3]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/ARADDR_Q_reg[1][0]                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                                                     |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mstatus_q_reg[mpie][0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/calib_sel_reg[0]                                                                                                                                              |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___85_n_0                                                                                                                                                                                               |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                                                                         |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                                       |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                           |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1_n_0                                                                                                              |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[3][access_type][r][0]                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                             |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                                                     |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                                      |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/ARADDR_Q_reg[1][0]                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/iIER_reg[3][0]                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                                                                                     |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/CLK                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                               |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_demux.slv_ar_ready                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/stg3_init_val_reg[0]_0                                                                                                                                                                                              |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                             |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                        | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                               |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_dm_top/i_dm_csrs/synch_regs_q_reg[3]                                                                                                                                                                                                                                |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_b_mux/gen_arbiter.rr_q0                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__19_n_0                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[7][access_type][r][0]                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[6][access_type][r][0]                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                                                     |                2 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cmp_en_q                                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                   |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_fan_ctrl/ms_clock_q[3]_i_1_n_0                                                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |              8 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                            |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[4][access_type][r][0]                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[5][access_type][r][0]                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/counter_i/i_counter/E[0]                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |              8 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__0_n_0                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                      |                2 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___66_n_0                                                                                                                                                                                               |                3 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/fcsr_q_reg[fflags][4]_2[0]                                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                     |                5 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                                        |                1 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r0                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                                                                                                                |                1 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__3_n_0                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                   |                1 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                                                                                                       |                4 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                                                         |                1 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                                        |                1 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                                                         |                1 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                           |                2 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][rd][4]_i_1_n_0                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_1_n_0                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                     |                1 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][rd][4]_i_1_n_0                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][rd][4]_i_1_n_0                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_1_n_0                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[4][sbe][rd][4]_i_1_n_0                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[5][sbe][rd][4]_i_1_n_0                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r_reg[9]_0                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                                                                                                      |                2 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][rd][4]_i_1_n_0                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                                        |                1 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                   |                1 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                                        |                1 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                                        |                1 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                                        |                2 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                                        |                1 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                   |                1 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                                        |                1 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                   |                1 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dm_axi2mem/addr_q_reg[0][0]                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][2][4][0]                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                1 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][3][4][0]                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                2 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][6][4][0]                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                1 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][4][4]_0[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                1 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][5][4][0]                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                1 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][7][4][0]                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                2 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_2_n_0                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                     |                2 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mhpmevent_q_reg[6][4][0]                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                                                   |                1 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                                                                                |                                                                                                                                                                                                                                                                       |                1 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[6]_i_1_n_0                                                                                                                                        |                3 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                                                                                |                                                                                                                                                                                                                                                                       |                1 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                      |                1 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_2_n_0                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                      |                2 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                   |                1 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RX/RX_MVF/iCounter[4]_i_1_n_0                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                3 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__6_n_0                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                   |                1 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iUSAGE[4]_i_1_n_0                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__5_n_0                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                   |                2 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mhpmevent_q_reg[2][4][0]                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                                                                                |                                                                                                                                                                                                                                                                       |                2 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_any_bank_reg[0]                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                     |                3 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__17_n_0                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[4][0]                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                1 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mhpmevent_q_reg[1][4][0]                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                    |                1 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                                                 |                2 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__4_n_0                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                   |                2 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                                            |                3 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                                                    |                1 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mhpmevent_q_reg[3][4][0]                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mhpmevent_q_reg[4][4][0]                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mhpmevent_q_reg[5][4][0]                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][1][4][0]                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                2 |             10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][0][4][0]                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                1 |             10 |
|  tck_IBUF_BUFG                                                                                    |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_trail_r_reg[5]_1[0]                                                                                                                            |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                  |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_1_n_0                                                                                                  |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                      |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_2_n_0                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_1_n_0                                                                                                 |                1 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_2_n_0                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_1_n_0                                                                                                 |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_edge_pb[11]_i_1_n_0                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                  |                1 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_2_n_0                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_1_n_0                                                                                                |                3 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_2_n_0                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_1_n_0                                                                                                 |                1 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_edge_pb[29]_i_1_n_0                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                  |                1 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_2_n_0                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_1_n_0                                                                                                |                3 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_2_n_0                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_1_n_0                                                                                                |                1 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_2_n_0                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_1_n_0                                                                                                |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_edge_pb[35]_i_1_n_0                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                  |                1 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_2_n_0                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_1_n_0                                                                                                |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_2_n_0                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_1_n_0                                                                                                 |                1 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_2_n_0                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_1_n_0                                                                                                 |                1 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_2_n_0                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_1_n_0                                                                                                 |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_edge_pb[23]_i_1_n_0                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                  |                3 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_2_n_0                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_1_n_0                                                                                                |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_2_n_0                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_1_n_0                                                                                                |                3 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_2_n_0                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_1_n_0                                                                                                 |                1 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_edge_pb[17]_i_1_n_0                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                  |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_2_n_0                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_1_n_0                                                                                                |                3 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_2_n_0                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_1_n_0                                                                                                |                3 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_1_n_0                                                                                                  |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_r[5]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                       |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[1]_2                                                                                                                                   |                                                                                                                                                                                                                                                                       |                1 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_1_in                                                                                                                        |                1 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[11]                                                                                                                                    |                                                                                                                                                                                                                                                                       |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                                               |                4 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                     |                2 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iUSAGE[5]_i_1_n_0                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_BG2/E[0]                                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/SR[0]                                                                                                                                             |                3 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_ns                                                                                                                                             |                                                                                                                                                                                                                                                                       |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                                                                                                  |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                                                                                                   |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                     |                1 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                     |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                     |                3 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                     |                1 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                     |                4 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                                                             |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                      |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_ns                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                                                |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_trail_r_reg[0][0]                                                                                                                              |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_lead_r_reg[5][0]                                                                                                                               |                                                                                                                                                                                                                                                                       |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_lead_r_reg[0][0]                                                                                                                               |                                                                                                                                                                                                                                                                       |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/out[0]                                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                      |                1 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/out[0]                                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                     |                3 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                       |                1 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/fuzz2oneeighty_r_reg[5][0]                                                                                                                                    |                                                                                                                                                                                                                                                                       |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                4 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/iMCR_reg[5][0]                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_trail_r_reg[5]_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                       |                1 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                       |                2 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][ex][cause][63]_i_1_n_0                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt0                                                                                                                                                  |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/cnt_q_reg[3][0]                                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                                                                                                          |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                                                                                                           |                1 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt0                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                      |                3 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                      |                1 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                      |                1 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                      |                1 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[184]                                                                                                                  |                1 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                                                                                                                |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                                                 |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                      |                3 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][7][5]_i_1_n_0                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                      |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][6][5]_i_1_n_0                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][5][5]_i_1_n_0                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                      |                1 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][4][5]_i_1_n_0                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |                1 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |                1 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                      |                1 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt_reg[5]_i_1_n_0                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                                                                                     |                3 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                      |                2 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mie_q_reg[11][0]                                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/medeleg_q_reg[15][0]                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                                                  |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___18_n_0                                                                                                                                                                                               |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                       |                4 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___17_n_0                                                                                                                                                                                               |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                      |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rdlvl_cpt_tap_cnt_reg[5]_0                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                      |                3 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[0][0]                                                                                            | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                              |                2 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[3][sbe][ex][cause][63][0]                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_2_n_0                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_1_n_0                                                                                                |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                     |                3 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                     |                3 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                     |                1 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                                                     |                1 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                                                     |                1 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[0][sbe][ex][cause][63]_0[0]                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                                                     |                2 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[2][sbe][ex][cause][63][0]                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                                                     |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_edge_pb[41]_i_1_n_0                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                  |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                                                     |                2 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[4][sbe][ex][cause][63][0]                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[5][sbe][ex][cause][63]_0[0]                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                                                     |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                                                     |                3 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[6][sbe][ex][cause][63][0]                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                                                     |                2 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][63]_2[0]                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                                                     |                3 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                                                     |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_2_n_0                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_1_n_0                                                                                                |                3 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_2_n_0                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_1_n_0                                                                                                |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                      |                3 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                      |                4 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_2_n_0                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_1_n_0                                                                                                |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                      |                3 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                      |                2 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                              |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_2_n_0                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_1_n_0                                                                                                 |                2 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_edge_pb[47]_i_1_n_0                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                  |                3 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                  |                3 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_2_n_0                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_1_n_0                                                                                                |                3 |             12 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_2_n_0                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_1_n_0                                                                                                 |                2 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                |                2 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                        | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                |                3 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[0][0]                                                                                              | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                |                2 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                          | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                |                3 |             12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/result_aux_q_reg[0]                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             14 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/data_cnt_ns                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/data_cnt_r[7]_i_1_n_0                                                                                                             |                3 |             14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             14 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                                             |                2 |             14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iWRAddr[6]_i_1__0_n_0                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/E[0]                                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             14 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___28_n_0                                                                                                                                                                                               |                2 |             14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/fcsr_q_reg[fprec][6]_0[0]                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[6][0]                                                                                |                                                                                                                                                                                                                                                                       |                1 |             14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iRDAddr[6]_i_1__0_n_0                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             14 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                      |                2 |             14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iWRAddr[6]_i_1_n_0                                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__20_n_0                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iRDAddr[6]_i_1_n_0                                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |             14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[12]_190                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[33]_216                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[10]_181                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[11]_188                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[13]_197                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[0]_182                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[16]_178                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[15]_192                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[14]_191                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[25]_175                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[4][dirty][3]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[32]_203                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[31]_183                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[30]_199                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[2]_194                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[29]_198                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[28]_177                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[27]_184                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[26]_174                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[17]_176                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[24]_218                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[23]_214                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[22]_179                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[21]_212                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[20]_215                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[1]_193                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[19]_213                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[18]_185                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[5][dirty][6]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[7][dirty][1]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][7]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][6]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][5]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][4]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][3]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][2]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][1]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                6 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][0]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[5][dirty][7]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[7][dirty][5]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[5][dirty][5]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[5][dirty][4]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[5][dirty][3]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[5][dirty][1]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[4][dirty][7]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[4][dirty][6]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[4][dirty][5]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[4][dirty][4]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/iDLL_reg[7][0]                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                   |                3 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__2_n_0                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                   |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                   |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                                                       | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                1 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                                                             | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                            |                                                                                                                                                                                                                                                                       |                4 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                            | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                3 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__1_n_0                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                   |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[0]                                                                                                                            |                                                                                                                                                                                                                                                                       |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                   |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                                                                                                    |                4 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                   |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                   |                3 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                   |                4 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                   |                3 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[5]_0[0]                                                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                            |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                   |                4 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[5][0]                                                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                                            |                3 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[2]_4[0]                                                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                            |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[7][dirty][7]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[7][dirty][6]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[9]_196                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                                       |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/E[0]                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/E[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[3]_i_1__4_n_0                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                                       |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                   |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/E[0]                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/E[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__3_n_0                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                   |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                                                                                     |                6 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                                            |                6 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[8]_180                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[7]_187                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[6]_195                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[63][7]_i_1_n_0                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[62]_167                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[61][7]_i_1_n_0                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[60]_169                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                                                                                                                             | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                             |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/iDLM_reg[7][0]                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/RDATA_Q_0_reg[7][0]                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                           |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/iLCR_reg[0][0]                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                1 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                                                                                        |                4 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/iSCR_reg[0][0]                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[5]_206                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                                                                                              | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                             |                1 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mcountinhibit_q_reg[8][0]                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                             |                1 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/CONTROL_REG_5_9_GENERATE[9].SPICR_data_int_reg[9]                                                                                                        | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/reset2ip_reset_int                                                                                                                     |                5 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                   |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                   |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/iTXFIFORead                                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr[7]_i_1_n_0                                                                                                                                             | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/clear                                                                                                                                  |                4 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[42]_173                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[49]_217                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[48]_208                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[47]_165                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[46]_168                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[45]_166                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[44]_171                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[43]_172                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/cnt_q_reg[7][0]                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/cnt_q_reg[7][0]                                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[41]_207                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[40]_170                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[3]_186                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[39][7]_i_1_n_0                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[38]_205                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[37]_202                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[36]_204                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[35]_201                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[52]_210                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[59]_163                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[58][7]_i_1_n_0                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[57][7]_i_1_n_0                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[56][7]_i_1_n_0                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[55][7]_i_1_n_0                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                   |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[54][7]_i_1_n_0                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[53]_211                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[34]_200                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                   |                3 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                   |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                      | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                              |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                             |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[51]_209                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[50]_164                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[4]_189                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][data][39]_i_1_n_0                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                6 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[2][0]                                                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                                            |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[2]_0[0]                                                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                                            |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                      |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_req_q_reg_n_0                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[2].i_wt_dcache_ctrl/rd_req_q_reg_n_0                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_lfsr_inv/update_lfsr                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                   |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                        | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                       |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                          | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                         |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/gen_arbiter.gen_int_rr.gen_lock.req_q[7]_i_1__3_n_0                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                6 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][data][23]_i_1_n_0                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][data][31]_i_1_n_0                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_req_q                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][data][7]_i_1_n_0                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][hit_oh][7]_i_1_n_0                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                   |                4 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[1][data][23]_i_1_n_0                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[1][data][31]_i_1_n_0                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[1][data][7]_i_1_n_0                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[1][hit_oh][7]_i_1_n_0                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[2]_1[0]                                                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                                            |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[2][data][23]_i_1_n_0                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[2][data][7]_i_1_n_0                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                1 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[2][hit_oh][7]_i_1_n_0                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                  |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                                                                                                            |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                        |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[4][dirty][1]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_ns                                                                                                                                                 |                                                                                                                                                                                                                                                                       |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                        | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                          |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                      |                3 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/out[0]                                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/qcntr_ns                                                                                                                                                                                                            |                3 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                                                |                3 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[378]                                                                                                                  |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[7]_i_2_n_0                                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                                                                            |                3 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                   |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/int_addr_reg[3][0]                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                      |                3 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/int_addr_reg[3][0]                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                      |                4 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                             |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                                                                                     |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[2].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/E[0]                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/flush_cnt_q[7]_i_1_n_0                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                             |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                      | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                              |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                                       |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__4_n_0                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                                       |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                   |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[1][dirty][7]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][data][39]_i_1_n_0                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][data][7]_i_1_n_0                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][hit_oh][7]_i_1_n_0                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[2]_3[0]                                                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                            |                1 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[0][dirty][1]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[0][dirty][5]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[0][dirty][6]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[0][dirty][7]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[1][dirty][1]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[1][dirty][4]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[1][dirty][5]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                6 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[1][dirty][6]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[3][data][23]_i_1_n_0                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[2][dirty][1]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[2][dirty][3]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[2][dirty][4]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[2][dirty][5]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[2][dirty][6]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[2][dirty][7]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[3][dirty][1]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[3][dirty][4]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[3][dirty][5]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[3][dirty][6]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[3][dirty][7]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[2]_2[0]                                                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/SR[0]                                                                                                                       |                5 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[5][data][7]_i_1_n_0                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[5][hit_oh][7]_i_1_n_0                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[3][hit_oh][7]_i_1_n_0                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                                       |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[5][data][23]_i_1_n_0                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                   |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[6][hit_oh][7]_i_1_n_0                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                6 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                                       |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[3][data][7]_i_1_n_0                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][data][31]_i_1_n_0                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             16 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                   |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[3][data][31]_i_1_n_0                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][data][23]_i_1_n_0                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[4][data][23]_i_1_n_0                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                7 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[4][hit_oh][7]_i_1_n_0                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[4][data][7]_i_1_n_0                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                |                                                                                                                                                                                                                                                                       |                2 |             18 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                              |                2 |             18 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                             |                2 |             18 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                             |                2 |             18 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                |                3 |             18 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                       |                3 |             18 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                 | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                             |                4 |             18 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/ip_irpt_enable_reg_reg[8][0]                                                                                                                             | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/reset2ip_reset_int                                                                                                                     |                3 |             18 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                    |                                                                                                                                                                                                                                                                       |                3 |             18 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                     |                2 |             18 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                              |                3 |             18 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                             |                2 |             18 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                       |                2 |             18 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/ARLEN_Q_reg[0]_1                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             18 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                                                                |                2 |             18 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/ARLEN_Q_reg[0]_1                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             18 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                                            |                3 |             18 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/ARLEN_Q_reg[0]_0                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             18 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                       |                2 |             18 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                                                                     |                3 |             18 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/rem_sel_q_reg                                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                7 |             18 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/RD_PRI_REG.rd_starve_cnt_reg[8][0]                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                                                     |                2 |             18 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dm_top/i_dm_sba/sbcs_q_reg[zero0][23]                                                                                                                                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |                4 |             18 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                                                                        |                5 |             18 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                                                     |                3 |             18 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                3 |             20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                 | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                       |                3 |             20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                   | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                         |                3 |             20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                2 |             20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi2rom/req_addr_q[12]_i_1_n_0                                                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                7 |             20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                       |                2 |             20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]   | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                3 |             20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0] | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                2 |             20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                         |                2 |             20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                              |                3 |             20 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/oneeighty_ns                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                                                |                3 |             20 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/zero_r[9]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                                                |                2 |             20 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                             |                2 |             20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                           |                2 |             20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/abstractauto_q_reg[autoexecprogbuf][16][0]                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |                4 |             20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q_reg[3]_0                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                           |                3 |             20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_mux/gen_arbiter.gen_int_rr.gen_lock.req_q[10]_i_1__2_n_0                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                7 |             20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                         |                2 |             20 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                              |                4 |             20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi2rom/RDEN                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                2 |             20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                   | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                         |                4 |             20 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                             |                3 |             20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                5 |             20 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[510]_i_1_n_0                                                                                                               |                3 |             20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                                                          |                3 |             20 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                                                          |                4 |             20 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                   |                5 |             20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                             |                2 |             20 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                      |                4 |             20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[8]_244                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_7                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_spill_reg.b_data_q_reg[size][0]_1[0]                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[62]_275                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[50]_220                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[63][10]_i_1_n_0                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                6 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[6]_238                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_3                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_1                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[9]_249                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[7]_237                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RX/RX_BRC/E[0]                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             22 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/cnt_read_reg[0]                                                                                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                      |                4 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_spill_reg.b_data_q_reg[size][0]_1[0]                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_spill_reg.b_data_q_reg[id][4]_1[0]                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                              | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                              |                5 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                |                4 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                       |                6 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_b_mux/gen_arbiter.gen_int_rr.gen_lock.req_q[10]_i_1_n_0                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                8 |             22 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/CLK                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                                                                                                        |                4 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                             | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                               |                3 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                             | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                               |                3 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                       |                4 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_ar_arbiter/E[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                6 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_ar_arbiter/E[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[28]_242                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[19]_221                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[1]_250                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[20]_222                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[21]_223                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[22]_229                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[23]_224                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[24]_266                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[25]_241                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[26]_240                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[27]_239                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[18]_247                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[29]_252                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[2]_248                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[30]_253                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[31]_246                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[32]_260                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[33]_231                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[34]_254                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[35]_233                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[36]_234                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             22 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                     |                3 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi_single_slice/i_fifo/impl/i_fifo_v3/__0/i___0_n_0                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi_single_slice/i_fifo/impl/i_fifo_v3/__0/i___7_n_0                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi_single_slice/i_fifo/impl/i_fifo_v3/__0/i___8_n_0                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi_single_slice/i_fifo/impl/i_fifo_v3/__0/i__n_0                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/E[0]                                                                                                    | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/clear                                                                                                                                  |                7 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/tx_stat_q_reg[3][ptr][0][0]                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/tx_stat_q_reg[1][ptr][0][0]                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/tx_stat_q_reg[0][ptr][0]_1[0]                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/E[0]                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[60]_274                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[0]_245                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[10]_243                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[11]_236                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[12]_258                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                6 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[13]_255                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[14]_259                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[15]_235                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[16]_228                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[17]_251                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[42]_268                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[48]_226                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                6 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[56][10]_i_1_n_0                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[47]_232                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[55][10]_i_1_n_0                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[57]_265                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[49]_225                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[53]_264                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[4]_257                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[46]_271                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[58][10]_i_1_n_0                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[45]_267                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[44]_270                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[59]_273                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[43]_269                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[54]_219                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[5]_262                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[51][10]_i_1_n_0                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                8 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[41]_230                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[40]_272                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[61][10]_i_1_n_0                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                6 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[3]_227                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[39][10]_i_1_n_0                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[52]_263                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[38]_261                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[37]_256                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             22 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                3 |             24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_arbiter/E[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                4 |             24 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                      |                6 |             24 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/samples_cnt_r_reg[11][0]                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                      |                3 |             24 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/samp_edge_cnt0_r_reg[11]_0                                                                                                                                                                                          |                3 |             24 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/samp_edge_cnt0_r_reg[11]_0                                                                                                                                                                                          |                3 |             24 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/CLK                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                               |                5 |             24 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                     |                3 |             24 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                             | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                            |                2 |             24 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                              | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                             |                2 |             24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                4 |             24 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                     |                2 |             24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                             | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                            |                2 |             24 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                                                   |                3 |             24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                              | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                              |                3 |             24 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                       |               12 |             24 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                  |                6 |             24 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset_2_reg[0]                                                                                                                          |                3 |             24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                              | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                             |                4 |             24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                             | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                            |                2 |             24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                       |                3 |             24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                         |                4 |             24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dm_axi2mem/req_addr_q[11]_i_1_n_0                                                                                                                                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |                9 |             24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                |                4 |             24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                         |                3 |             24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                           |                3 |             24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                               | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                |                6 |             24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__5_n_0                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP[12]_i_1_n_0                  | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             26 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                               |                6 |             26 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                       |                7 |             26 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TX/CState                                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             26 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/rst_tmp                                                                                                                                                       |                3 |             26 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                      |                4 |             26 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             26 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             26 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |             26 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                            | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                              |                5 |             28 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_nxt_state                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                      |                8 |             28 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_ar_arbiter/E[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             28 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[id][4]_0                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             28 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             28 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__14_n_0                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             28 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_valid_d[0]                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             28 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_ras_n_ns[1]                                                                                                                                                          |                4 |             28 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                           |                4 |             28 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             28 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_w_fifo/gen_spill_reg.a_fill_0                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                2 |             28 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt_reg[0]_0                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                                                                                                     |                4 |             28 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                      |               10 |             28 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_valid_d[1]                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             28 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                                                                                   | cpu_resetn                                                                                                                                                                                                                                                            |                4 |             30 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             30 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q_reg[0]_0                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                7 |             30 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi2rom/E[0]                                                                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             30 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi2rom/ax_req_d                                                                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             30 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0 |                                                                                                                                                                                                                                                                                                   | cpu_resetn                                                                                                                                                                                                                                                            |                3 |             30 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[id][4]_0                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                8 |             30 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_ar_arbiter/E[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                6 |             30 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                      |                9 |             30 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                           |                5 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill_7                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                7 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/mask_q_reg[0]_0                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             32 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/write_data_control.wb_wr_data_addr_r_reg[2]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                2 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        |                                                                                                                                                                                                                                                                       |                2 |             32 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                             |                                                                                                                                                                                                                                                                       |                2 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/lfsr_q_reg[15][0]                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             32 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                                                   |                3 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                       |                2 |             32 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                     |                4 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             32 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rd_addr_reg[0][0]                                                                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rd_addr_reg[0]_0[0]                                                                                                                                              |                3 |             32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                       | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                6 |             34 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                       | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                6 |             34 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                6 |             34 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             34 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                |                7 |             34 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                                                                            |                                                                                                                                                                                                                                                                       |                5 |             36 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_ar_arbiter/E[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                6 |             36 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                                                                                     |                3 |             36 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                |                9 |             36 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |                5 |             36 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                      |                8 |             36 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/csr_reg_q_reg[csr_address][1]_rep__4                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               13 |             36 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dm_axi2mem/gen_spill_reg.b_data_q_reg[len][0][0]                                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             36 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dm_axi2mem/ax_req_d                                                                                                                                                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |                9 |             36 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                              |                9 |             36 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/trans_id_q_reg[0][0]                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                6 |             38 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_w_fifo/E[0]                                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                6 |             38 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_ar_arbiter/E[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             38 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                3 |             38 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__32_n_0                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             38 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__2_n_0                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                5 |             40 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_9                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                7 |             40 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/dcsr_d62_out                                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               15 |             40 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_spill_reg.a_data_q_reg[id][4]_1[0]                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             40 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                                                    |                5 |             40 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi_single_slice/i_fifo/impl/i_fifo_v3/__0/i___10_n_0                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                6 |             40 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                      |               13 |             42 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                7 |             44 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                     |               11 |             44 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/E[0]                                                                                                                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |                6 |             44 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                             |                9 |             48 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_0                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                6 |             48 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill_3                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                8 |             48 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                           |               12 |             48 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi_single_slice/i_fifo/impl/i_fifo_v3/__0/i___9_n_0                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                6 |             48 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_spill_reg.b_data_q_reg[data][39]_1[0]                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                6 |             48 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                  |               13 |             48 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                             |                9 |             48 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                     |                8 |             50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                          | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                              |                9 |             50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                       |                6 |             50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                                       |                7 |             50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                       |                5 |             50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                                       |                5 |             50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                                                                                                          |               15 |             50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[35]_i_2_n_0                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                      |               10 |             50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                       |                6 |             52 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                       |                5 |             52 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                       |                5 |             52 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__18_n_0                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                9 |             52 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                4 |             52 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                7 |             52 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_w_fifo/gen_spill_reg.a_fill                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                6 |             52 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                     |                4 |             52 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                       |                8 |             52 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                     |                8 |             52 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                           |                9 |             52 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                6 |             54 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                7 |             54 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                6 |             54 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                7 |             54 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                9 |             56 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                |                9 |             56 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/ie_we_o[1]                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               13 |             60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/ie_we_o[0]                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               22 |             60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q_reg[control][0][0]                                                                                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |               11 |             60 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[56]                                                                                    |                6 |             60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/ARADDR_Q_reg[1][0]                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               17 |             62 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/RDATA_Q_0_reg[30][0]                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                8 |             62 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               10 |             62 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                9 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/scounteren_q_reg[31]_0[0]                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                9 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/sbdata_q_reg[32][1]                                                                                                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |                7 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/sbdata_q_reg[32][0]                                                                                                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |               11 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q_reg[7][0][0]                                                                                                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |               10 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q_reg[6][0][0]                                                                                                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |               11 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q_reg[5][0][0]                                                                                                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |               13 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/regs_q_reg[2][0]_1[0]                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               10 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/SR[0]                                                                                                                                  |               12 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/regs_q_reg[2][0]_0[0]                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               11 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/__0/i__n_0                                                                                                                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |                8 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/store_axi_signal_cmb                                                                                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/cs_ce_clr                                                                                                                    |               13 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q                                                                                                                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |                8 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/regs_q_reg[1][0]_0[0]                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               16 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/regs_q_reg[1][0][0]                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               12 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q_reg[1][0][0]                                                                                                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |                9 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mcounteren_q_reg[31]_0[0]                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |                9 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                           | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                             |                9 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                           | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                             |                8 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q_reg[0][0][0]                                                                                                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |               11 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_q_reg[1][0][0]                                                                                                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |               11 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_q_reg[0][0][0]                                                                                                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |               10 |             64 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                     |               15 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q_reg[2][0][0]                                                                                                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |               14 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/RDATA_Q_0_reg[31][0]                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               10 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q_reg[3][0][0]                                                                                                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |                8 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_timer/TIMER_GEN[0].timer_i/regs_q[0][31]_i_1_n_0                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               15 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_timer/TIMER_GEN[1].timer_i/regs_q[0][31]_i_1__0_n_0                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               19 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q_reg[4][0][0]                                                                                                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |               13 |             64 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                                                     |               14 |             64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                           | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |               13 |             66 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                           | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |               13 |             66 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                                                     |               11 |             66 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]                                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               24 |             68 |
|  tck_IBUF_BUFG                                                                                    | i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/p_2_out__0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                       |               10 |             68 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                      |               13 |             70 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samps_hi_r[17]_i_1_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                      |               10 |             70 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                      |               23 |             70 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                      |               20 |             70 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                      |               11 |             70 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_i_1__0_n_0                                                                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |               11 |             70 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_ar_arbiter/E[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               20 |             76 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_spill_reg.b_data_q_reg[size][0]_1[0]                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               11 |             76 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_4                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               11 |             76 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi_single_slice/i_fifo/impl/i_fifo_v3/__0/i___4_n_0                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               15 |             76 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi_single_slice/i_fifo/impl/i_fifo_v3/__0/i___3_n_0                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               14 |             76 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               13 |             76 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               17 |             76 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_spill_reg.b_data_q_reg[id][4]_1[0]                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               11 |             76 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                                       |                5 |             80 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[97][0]                                                                                |                                                                                                                                                                                                                                                                       |                7 |             80 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                      |                                                                                                                                                                                                                                                                       |                9 |             80 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                     |                                                                                                                                                                                                                                                                       |                7 |             80 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                       |                5 |             80 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[97][0]                                                                               |                                                                                                                                                                                                                                                                       |               12 |             80 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                       |                5 |             80 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                       |                5 |             80 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               11 |             80 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/p_2_out__0                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |               14 |             82 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |               10 |             82 |
|  tck_IBUF_BUFG                                                                                    | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |               16 |             84 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                     |               13 |             86 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/rst_tmp                                                                                                                                                       |               20 |             86 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_tag_q_reg[43]_0                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               14 |             88 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/save_tag__0                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               11 |             88 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                     |               17 |             98 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                     |               14 |             98 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                      |               27 |             98 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[1][wtag][52]_i_1_n_0                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               27 |            106 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_asic_queue.mem_q[0][paddr][55]_i_1__0_n_0                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               21 |            106 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[2][address][55]_i_1_n_0                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               17 |            106 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/ptw_pptr_q[55]_i_1_n_0                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               15 |            106 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[1][address][55]_i_1_n_0                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               20 |            106 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][wtag][52]_i_1_n_0                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               31 |            106 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[2][wtag][52]_i_1_n_0                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               27 |            106 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[3][wtag][52]_i_1_n_0                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               29 |            106 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[4][wtag][52]_i_1_n_0                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               29 |            106 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][wtag][52]_i_1_n_0                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               32 |            106 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[6][wtag][52]_i_1_n_0                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               29 |            106 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[5][wtag][52]_i_1_n_0                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               27 |            106 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/pmpaddr_q_reg[2][53]_0[0]                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               28 |            108 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/pmpaddr_q_reg[3][53][0]                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               26 |            108 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/pmpaddr_q_reg[4][53][0]                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               26 |            108 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/pmpaddr_q_reg[5][53][0]                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               27 |            108 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/pmpaddr_q_reg[6][53][0]                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               25 |            108 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/pmpaddr_q_reg[7][53][0]                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               30 |            108 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/pmpaddr_q_reg[1][53][0]                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               31 |            108 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/pmpaddr_q_reg[0][53][0]                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               26 |            108 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/mem_q                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               17 |            108 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/vaddr_q_reg[0]_0                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               20 |            112 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_lfsr_inv/E[0]                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               30 |            118 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[63][0]                                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               35 |            126 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/csr_regfile_i/mtvec_q[63]_i_1_n_0                                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               37 |            126 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[10][0][0]                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               24 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[15][0]_1[0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               39 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[1][0][0]                                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               24 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[15][0]_0[0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               39 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[14][0]_0[0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               27 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[16][0][0]                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               24 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[14][0][0]                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               39 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][ex][tval][63]_i_1_n_0                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               34 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[13][0]_0[0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               26 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[0][0][0]                                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               24 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_riscv_atomics/i_atomics/i_amos/tbl_q_reg[2][0][0]                                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               22 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[19][0]_0[0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               45 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[16][0]_0[0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               39 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[10][0]_0[0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               20 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[19][0][0]                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               31 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[18][0]_0[0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               28 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[11][0][0]                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               22 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[18][0][0]                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               25 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[11][0]_0[0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               27 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[17][0]_0[0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               26 |            128 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/rd_active_r1_reg                                                                                                                                             |                                                                                                                                                                                                                                                                       |               12 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[17][0][0]                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               24 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[12][0][0]                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               24 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[13][0][0]                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               24 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[12][0]_0[0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               46 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/E[0]                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               19 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               14 |            128 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                                                                  |                                                                                                                                                                                                                                                                       |               11 |            128 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_pb                                                                                                                       |               16 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_riscv_atomics/i_atomics/i_amos/tbl_q_reg[1][0][0]                                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               22 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dm_axi_master/cache_line_d                                                                                                                                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |               20 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dm_axi2mem/E[0]                                                                                                                                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |               42 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/mem_q                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               23 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_asic_queue.mem_q[2][63]_i_1_n_0                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               15 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_asic_queue.mem_q[1][63]_i_1_n_0                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               15 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_asic_queue.mem_q[0][63]_i_1__1_n_0                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               16 |            128 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                                               |                                                                                                                                                                                                                                                                       |               11 |            128 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r1                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                9 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/scause_q_reg[63]_0[0]                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               25 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/i_mult/i_div/res_q[63]_i_1_n_0                                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               18 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/i_mult/i_div/a_reg_en2_out                                                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               16 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/mem_q_reg[5][sbe][ex][tval][63]_0[0]                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               32 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/mem_q_reg[3][sbe][ex][tval][63]_0[0]                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               40 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/mem_q_reg[1][sbe][ex][tval][63]_0[0]                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               34 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/mem_q_reg[7][sbe][ex][tval][63]_0[0]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               40 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/mem_q_reg[4][sbe][ex][tval][63]_0[0]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               35 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/mem_q_reg[2][sbe][ex][tval][63]_0[0]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               30 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/mem_q_reg[0][sbe][ex][tval][63]_0[0]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               40 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stval_q_reg[63][0]                                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               21 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/sscratch_q_reg[63][0]                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               18 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/sepc_q_reg[63][0]                                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               32 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mscratch_q_reg[63][0]                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               22 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[3][63]_0[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               24 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[4][63]_2[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               37 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[5][63][0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               31 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63][0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               28 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/instret_q_reg[0][0]                                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               16 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/E[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               30 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mcause_q_reg[63][0]                                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               20 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mepc_q_reg[63][0]                                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               42 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[2][63]_1[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               54 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/satp_q_reg[asid][0][0]                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               23 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[9][0]_0[0]                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               45 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[9][0][0]                                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               36 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[8][0]_0[0]                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               47 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[8][0][0]                                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               38 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[7][0]_1[0]                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               40 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[7][0]_0[0]                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               44 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[6][0]_0[0]                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               27 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_riscv_atomics/i_atomics/i_amos/r_data_d                                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               21 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               16 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_riscv_atomics/i_atomics/i_amos/tbl_q_reg[0][0][0]                                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               21 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_riscv_atomics/i_atomics/i_amos/tbl_q_reg[16][0]_0[0]                                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               21 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_riscv_atomics/i_atomics/i_amos/tbl_q_reg[17][0][0]                                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               19 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_clint/axi_lite_interface_i/mtime_q_reg_0_sn_1                                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               16 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_riscv_atomics/i_atomics/i_amos/E[0]                                                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               25 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_clint/axi_lite_interface_i/E[0]                                                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               17 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_riscv_atomics/i_atomics/i_amos/result_q[63]_i_1_n_0                                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               54 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[20][0][0]                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               45 |            128 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |               24 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/cycle_q_reg[0][0]                                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               27 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/dpc_q_reg[63][0]                                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               50 |            128 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |               17 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_riscv_atomics/i_atomics/i_amos/tbl_q_reg[18][0][0]                                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               24 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/dscratch0_q_reg[63][0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               35 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/dscratch1_q_reg[63][0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               33 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[1][63][0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               54 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[24][0][0]                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               42 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[28][0][0]                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               45 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[27][0]_8[0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               28 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[27][0]_18[0]                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               28 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[26][0]_1[0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               44 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[26][0]_0[0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               27 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[25][0]_0[0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               29 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[25][0][0]                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               37 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[24][0]_0[0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               30 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[5][0]_0[0]                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               35 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[23][0]_1[0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               32 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[23][0][0]                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               57 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[22][0]_0[0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               27 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[22][0][0]                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               32 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[21][0]_0[0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               28 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[21][0][0]                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               41 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[20][0]_0[0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               38 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[1][0]_0[0]                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               28 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[6][0][0]                                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               48 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[5][0][0]                                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               49 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[4][0]_0[0]                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               26 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q_reg[63][0]                                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               19 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[4][0][0]                                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               48 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[3][0]_0[0]                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               32 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[3][0][0]                                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               44 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[31][0]_0[0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               53 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_riscv_atomics/i_atomics/i_amos/tbl_q_reg[19][0][0]                                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               23 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[28][0]_0[0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               32 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[31][0][0]                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               51 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[30][0]_0[0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               29 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[30][0][0]                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               50 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[2][0]_0[0]                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               46 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[2][0][0]                                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               36 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[29][0]_0[0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               37 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_reg[29][0][0]                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               29 |            128 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[data][63]_i_1__3_n_0                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               15 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/i___2_n_0                                                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               24 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/i_instr_realign/E[0]                                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               34 |            130 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                      |               36 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[11][1][valid][0]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               33 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[6][0][valid][0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               30 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[5][0][valid][0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               22 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[4][1][valid][0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               28 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[4][0][valid][0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               23 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[3][1][valid][0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               28 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[10][0][valid][0]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               27 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[10][1][valid][0]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               38 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[3][0][valid][0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               22 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[11][0][valid][0]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               27 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[2][1][valid][0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               27 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[2][0][valid][0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               22 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[5][1][valid][0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               28 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[1][0][valid][0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               21 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[1][1][valid][0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               25 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[15][1][valid][0]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               29 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[15][0][valid][0]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               24 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[14][1][valid][0]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               28 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[14][0][valid][0]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               24 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[12][0][valid][0]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               26 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[12][1][valid][0]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               34 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[13][0][valid][0]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               21 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[13][1][valid][0]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               24 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[0][1][valid][0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               31 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[0][0][valid]_4[0]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               26 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[7][0][valid][0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               30 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[7][1][valid][0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               35 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[8][0][valid][0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               35 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[8][1][valid][0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               34 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[9][0][valid][0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               45 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[9][1][valid][0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               48 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/dcache_rd_shift_q_reg[1][0][0]                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               35 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_btb.btb_q_reg[6][1][valid][0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               35 |            130 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__3_n_0                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               20 |            132 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_6                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               14 |            132 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi_single_slice/i_fifo/impl/i_fifo_v3/__0/i___6_n_0                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               11 |            132 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_spill_reg.a_data_q_reg[id][4]_1[0]                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               12 |            132 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               32 |            132 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[ar_chan][id][0]_i_1_n_0                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               27 |            132 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_riscv_atomics/i_atomics/i_amos/int_axi_aw_ready                                                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               25 |            134 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__10_n_0                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               34 |            136 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi_single_slice/i_fifo/impl/i_fifo_v3/__0/i___2_n_0                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               16 |            136 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_spill_reg.a_data_q_reg[id][4]_1[0]                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               13 |            136 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__16_n_0                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               18 |            136 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__4_n_0                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               31 |            136 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_clint/axi_lite_interface_i/gen_spill_reg.a_data_q_reg[id][4][0]                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               21 |            136 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__1_n_0                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               27 |            136 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__11_n_0                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               29 |            136 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               15 |            136 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_dm_axi2mem/gen_spill_reg.a_data_q_reg[id][4]_0[0]                                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               26 |            136 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               12 |            136 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi2rom/gen_spill_reg.a_data_q_reg[id][4]_0[0]                                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               21 |            136 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[aw_chan][addr][63]_i_1_n_0                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               25 |            138 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[ar_chan][addr][63]_i_1_n_0                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               26 |            138 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               27 |            138 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               29 |            138 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_mux/E[0]                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               38 |            138 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][3]_i_1_n_0                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               24 |            138 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[71][0]                                                                                |                                                                                                                                                                                                                                                                       |               13 |            140 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi_single_slice/i_fifo/impl/i_fifo_v3/__0/i___5_n_0                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               21 |            140 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_spill_reg.b_data_q_reg[data][62]_1[0]                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               19 |            140 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               24 |            140 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                      |                                                                                                                                                                                                                                                                       |               13 |            140 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               29 |            140 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__21_n_0                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               21 |            140 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               16 |            140 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_arbiter/E[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               29 |            142 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__15_n_0                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               25 |            142 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n43_out                                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               15 |            144 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n47_out                                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               17 |            144 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n55_out                                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               16 |            144 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n59_out                                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               14 |            144 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n63_out                                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               13 |            144 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/E[0]                                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               18 |            144 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_axi_shim/gen_spill_reg.a_data_q_reg[aw_chan][id][1][0]                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               24 |            144 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[72][0]                                                                               |                                                                                                                                                                                                                                                                       |               20 |            144 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                     |                                                                                                                                                                                                                                                                       |               18 |            144 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n39_out                                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               23 |            144 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n35_out                                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               32 |            144 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                 |                                                                                                                                                                                                                                                                       |                9 |            144 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_2                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               20 |            144 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/i_axi_single_slice/i_fifo/impl/i_fifo_v3/__0/i___1_n_0                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               21 |            144 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_spill_reg.b_data_q_reg[data][63]_1[0]                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               19 |            144 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_riscv_atomics/i_atomics/i_amos/strb_d                                                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               23 |            144 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill_4                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               27 |            144 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[1][data][63]_i_1_n_0                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               34 |            144 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[aw_chan][id][1]_i_1_n_0                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               24 |            144 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[2][data][63]_i_1_n_0                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               31 |            144 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[data][63]_i_1__2_n_0                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               21 |            146 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[data][63]_i_1__0_n_0                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               21 |            146 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_w_fifo/gen_spill_reg.a_fill                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               23 |            146 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/reset2ip_reset_int                                                                                                                     |               25 |            146 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               21 |            146 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_fifo/gen_spill_reg.a_fill                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               23 |            146 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_axi_shim/gen_spill_reg.a_data_q_reg[data][63][0]                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               29 |            146 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               22 |            146 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               35 |            146 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill_0                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               20 |            146 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/E[0]                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               31 |            152 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               31 |            154 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_data_q_reg[id][4]_0[0]                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               31 |            154 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/E[0]                                                                                  | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               26 |            156 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_riscv_atomics/i_atomics/i_amos/addr_d                                                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               53 |            156 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/icache_valid_q                                                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               31 |            158 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_12                                                                              |                                                                                                                                                                                                                                                                       |               10 |            160 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed_reg[15][0]                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               37 |            160 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/E[0]                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               45 |            160 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].reg_ena                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               28 |            164 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                              |                                                                                                                                                                                                                                                                       |               11 |            176 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_11                                                                              |                                                                                                                                                                                                                                                                       |               11 |            176 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                     |                                                                                                                                                                                                                                                                       |               11 |            176 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                     |                                                                                                                                                                                                                                                                       |               11 |            176 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf_we                                                 |                                                                                                                                                                                                                                                                       |               11 |            176 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                             |                                                                                                                                                                                                                                                                       |               11 |            176 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_is_boxed_q_reg[1][0][0]                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               45 |            178 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n37_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               35 |            182 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               35 |            182 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n39_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               32 |            182 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n41_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               36 |            182 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n43_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               31 |            182 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n45_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               32 |            182 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n47_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               33 |            182 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n49_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               34 |            182 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n51_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               29 |            182 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n53_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               28 |            182 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n57_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               28 |            182 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n59_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               35 |            182 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n61_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               28 |            182 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n63_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               32 |            182 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n67_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               30 |            182 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n55_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               31 |            182 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n43_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               31 |            186 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n45_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               34 |            186 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n47_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               30 |            186 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n49_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               31 |            186 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n51_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               32 |            186 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n53_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               31 |            186 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n55_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               41 |            186 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n41_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               35 |            186 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n57_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               35 |            186 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n59_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               37 |            186 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n39_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               31 |            186 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n61_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               36 |            186 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n63_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               33 |            186 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n67_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               35 |            186 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               38 |            186 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n37_out                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               32 |            186 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data_reg[510]                                      |                                                                                                                                                                                                                                                                       |               12 |            192 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                     |                                                                                                                                                                                                                                                                       |               12 |            192 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                     |                                                                                                                                                                                                                                                                       |               12 |            192 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                     |                                                                                                                                                                                                                                                                       |               12 |            192 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                              |                                                                                                                                                                                                                                                                       |               12 |            192 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |               56 |            196 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/i_mult/i_div/op_b_q[31]_i_1_n_0                                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               37 |            200 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/gen_asic_queue.mem_q[0][instr][31]_i_1_n_0                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               31 |            202 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_asic_queue.mem_q[2][instr][31]_i_1__0_n_0                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               32 |            202 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/gen_asic_queue.mem_q[1][instr][31]_i_1_n_0                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               27 |            202 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               29 |            202 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_asic_queue.mem_q[0][instr][31]_i_1__0_n_0                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               32 |            202 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/gen_asic_queue.mem_q[2][instr][31]_i_1_n_0                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               50 |            202 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_q                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               43 |            202 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_asic_queue.mem_q[1][instr][31]_i_1__0_n_0                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               25 |            202 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                 |                                                                                                                                                                                                                                                                       |               13 |            208 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                 |                                                                                                                                                                                                                                                                       |               13 |            208 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data_reg[487]_1                                    |                                                                                                                                                                                                                                                                       |               13 |            208 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                             |                                                                                                                                                                                                                                                                       |               13 |            208 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                                                                    |                                                                                                                                                                                                                                                                       |               13 |            208 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_14                                                                              |                                                                                                                                                                                                                                                                       |               13 |            208 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_15                                                                              |                                                                                                                                                                                                                                                                       |               14 |            224 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_16                                                                              |                                                                                                                                                                                                                                                                       |               14 |            224 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                 |                                                                                                                                                                                                                                                                       |               14 |            224 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                 |                                                                                                                                                                                                                                                                       |               14 |            224 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_13                                                                              |                                                                                                                                                                                                                                                                       |               14 |            224 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Fsm_enable_S                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               46 |            230 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].reg_ena                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               41 |            232 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[0][address][55]_i_1_n_0                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               48 |            250 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_n                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               49 |            250 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q[2][address][55]_i_1_n_0                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               41 |            250 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q[0][address][55]_i_1_n_0                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               49 |            250 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_n                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               59 |            250 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q[1][address][55]_i_1_n_0                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               43 |            250 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/write_pointer_q0                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               40 |            252 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][bp][predict_address][0][0]                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               75 |            256 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[1][sbe][result][0][0]                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               75 |            256 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q_reg[4][sbe][result][0][0]                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               79 |            256 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[2][sbe][result][0][0]                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               80 |            256 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |               51 |            256 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                       |               42 |            256 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[3][sbe][result][0][0]                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               79 |            256 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[5][sbe][result][0][0]                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               63 |            256 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[6][sbe][bp][predict_address][0][0]                                                | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               80 |            256 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/mem_q_reg[0][sbe][bp][predict_address][0]_0[0]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               66 |            256 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/icache_rtrn_rd_en                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               40 |            258 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               43 |            262 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_dcache_data_fifo/gen_asic_queue.mem_q[0][rtype][1]_i_1_n_0                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               52 |            262 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q[3][req][id][2]_i_1_n_0                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               56 |            262 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q[2][req][id][2]_i_1_n_0                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               53 |            262 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q[6][req][id][2]_i_1_n_0                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               51 |            264 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q[7][req][id][2]_i_1_n_0                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               55 |            264 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q[5][req][id][2]_i_1_n_0                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               53 |            264 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q[4][req][id][2]_i_1_n_0                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               60 |            264 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q[1][req][id][2]_i_1_n_0                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               54 |            264 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q[0][req][id][2]_i_1_n_0                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               62 |            264 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Special_case_dly_SBO_reg                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               51 |            270 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].reg_ena                                                              | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               65 |            274 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_tag_q_reg[1][0]_2[0]                                   | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               47 |            280 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/gen_input_pipeline[0].reg_ena                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               63 |            284 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mem_q_reg[1][vaddr][63][0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               64 |            302 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/E[0]                                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               56 |            304 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/p_0_in12_out                                                                              | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               61 |            318 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[3].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[valid]                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               70 |            356 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/fpu_gen.fpu_tag_q_reg[0][0]                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               97 |            424 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].reg_ena_0                                                           | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               64 |            428 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/id_stage_i/fetch_ready_id_if                                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |               82 |            536 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/p_0_in15_out                                                                              | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |              108 |            776 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |              119 |            934 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               96 |           1536 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                     |                                                                                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/ms_clock_q_reg[2]_BUFG                                                                                                                                                                                                                  |             1590 |           6892 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |             1121 |           7070 |
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


