Analysis & Synthesis report for DE2_TOP
Thu Feb 21 14:15:07 2013
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE2_TOP|IIR6sos_18bit_fp:filter6|state
 11. State Machine - |DE2_TOP|IIR4sos_18bit_fp:filter4|state
 12. State Machine - |DE2_TOP|IIR2sos_18bit_fp:filter2|state
 13. State Machine - |DE2_TOP|I2C_AV_Config:u3|mSetup_ST
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: I2C_AV_Config:u3
 21. Parameter Settings for User Entity Instance: AUDIO_DAC_ADC:u4
 22. Parameter Settings for Inferred Entity Instance: IIR6sos_18bit_fp:filter6|fpmult:f_c_x_v|unsigned_mult:mm|lpm_mult:Mult0
 23. altpll Parameter Settings by Entity Instance
 24. lpm_mult Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "IIR6sos_18bit_fp:filter6|fp2int:f_output"
 26. Port Connectivity Checks: "IIR6sos_18bit_fp:filter6|int2fp:f_input"
 27. Port Connectivity Checks: "IIR6sos_18bit_fp:filter6"
 28. Port Connectivity Checks: "IIR4sos_18bit_fp:filter4|fp2int:f_output"
 29. Port Connectivity Checks: "IIR4sos_18bit_fp:filter4|int2fp:f_input"
 30. Port Connectivity Checks: "IIR4sos_18bit_fp:filter4"
 31. Port Connectivity Checks: "IIR2sos_18bit_fp:filter2|fpmult:f_c_x_v|unsigned_mult:mm"
 32. Port Connectivity Checks: "IIR2sos_18bit_fp:filter2|fp2int:f_output"
 33. Port Connectivity Checks: "IIR2sos_18bit_fp:filter2|int2fp:f_input"
 34. Port Connectivity Checks: "IIR2sos_18bit_fp:filter2"
 35. Port Connectivity Checks: "AUDIO_DAC_ADC:u4"
 36. Port Connectivity Checks: "I2C_AV_Config:u3|I2C_Controller:u0"
 37. Port Connectivity Checks: "VGA_Audio_PLL:p1"
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Feb 21 14:15:07 2013     ;
; Quartus II 64-Bit Version          ; 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name                      ; DE2_TOP                                   ;
; Top-level Entity Name              ; DE2_TOP                                   ;
; Family                             ; Cyclone II                                ;
; Total logic elements               ; 1,048                                     ;
;     Total combinational functions  ; 827                                       ;
;     Dedicated logic registers      ; 459                                       ;
; Total registers                    ; 459                                       ;
; Total pins                         ; 425                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 0                                         ;
; Embedded Multiplier 9-bit elements ; 1                                         ;
; Total PLLs                         ; 1                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; DE2_TOP            ; DE2_TOP            ;
; Family name                                                                ; Cyclone II         ; Stratix            ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 1                  ; 1                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                               ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+
; Audio_Filter_18bit_float.v       ; yes             ; User Verilog HDL File        ; C:/ece5760/lab3/Audio_Filter_18bit_float.v                       ;
; AUDIO_DAC_ADC.v                  ; yes             ; User Verilog HDL File        ; C:/ece5760/lab3/AUDIO_DAC_ADC.v                                  ;
; I2C_AV_Config.v                  ; yes             ; User Verilog HDL File        ; C:/ece5760/lab3/I2C_AV_Config.v                                  ;
; I2C_Controller.v                 ; yes             ; User Verilog HDL File        ; C:/ece5760/lab3/I2C_Controller.v                                 ;
; Reset_Delay.v                    ; yes             ; User Verilog HDL File        ; C:/ece5760/lab3/Reset_Delay.v                                    ;
; VGA_Audio_PLL.v                  ; yes             ; User Wizard-Generated File   ; C:/ece5760/lab3/VGA_Audio_PLL.v                                  ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf        ;
; aglobal110.inc                   ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc    ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_pll.inc   ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/stratixii_pll.inc ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/cycloneii_pll.inc ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_mult.tdf      ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_add_sub.inc   ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/multcore.inc      ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/bypassff.inc      ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altshift.inc      ;
; db/mult_s5t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/ece5760/lab3/db/mult_s5t.tdf                                  ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                  ;
+---------------------------------------------+------------------------------------------------+
; Resource                                    ; Usage                                          ;
+---------------------------------------------+------------------------------------------------+
; Estimated Total logic elements              ; 1,048                                          ;
;                                             ;                                                ;
; Total combinational functions               ; 827                                            ;
; Logic element usage by number of LUT inputs ;                                                ;
;     -- 4 input functions                    ; 465                                            ;
;     -- 3 input functions                    ; 237                                            ;
;     -- <=2 input functions                  ; 125                                            ;
;                                             ;                                                ;
; Logic elements by mode                      ;                                                ;
;     -- normal mode                          ; 686                                            ;
;     -- arithmetic mode                      ; 141                                            ;
;                                             ;                                                ;
; Total registers                             ; 459                                            ;
;     -- Dedicated logic registers            ; 459                                            ;
;     -- I/O registers                        ; 0                                              ;
;                                             ;                                                ;
; I/O pins                                    ; 425                                            ;
; Embedded Multiplier 9-bit elements          ; 1                                              ;
; Total PLLs                                  ; 1                                              ;
;     -- PLLs                                 ; 1                                              ;
;                                             ;                                                ;
; Maximum fan-out node                        ; VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 333                                            ;
; Total fan-out                               ; 4176                                           ;
; Average fan-out                             ; 2.44                                           ;
+---------------------------------------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                            ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                      ; Library Name ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
; |DE2_TOP                                 ; 827 (1)           ; 459 (0)      ; 0           ; 1            ; 1       ; 0         ; 425  ; 0            ; |DE2_TOP                                                                                                 ;              ;
;    |AUDIO_DAC_ADC:u4|                    ; 74 (74)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|AUDIO_DAC_ADC:u4                                                                                ;              ;
;    |I2C_AV_Config:u3|                    ; 94 (49)           ; 61 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|I2C_AV_Config:u3                                                                                ;              ;
;       |I2C_Controller:u0|                ; 45 (45)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|I2C_AV_Config:u3|I2C_Controller:u0                                                              ;              ;
;    |IIR6sos_18bit_fp:filter6|            ; 630 (244)         ; 317 (317)    ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_TOP|IIR6sos_18bit_fp:filter6                                                                        ;              ;
;       |fp2int:f_output|                  ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|IIR6sos_18bit_fp:filter6|fp2int:f_output                                                        ;              ;
;       |fpadd:f_mac_add|                  ; 229 (229)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|IIR6sos_18bit_fp:filter6|fpadd:f_mac_add                                                        ;              ;
;       |fpmult:f_c_x_v|                   ; 56 (56)           ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_TOP|IIR6sos_18bit_fp:filter6|fpmult:f_c_x_v                                                         ;              ;
;          |unsigned_mult:mm|              ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_TOP|IIR6sos_18bit_fp:filter6|fpmult:f_c_x_v|unsigned_mult:mm                                        ;              ;
;             |lpm_mult:Mult0|             ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_TOP|IIR6sos_18bit_fp:filter6|fpmult:f_c_x_v|unsigned_mult:mm|lpm_mult:Mult0                         ;              ;
;                |mult_s5t:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_TOP|IIR6sos_18bit_fp:filter6|fpmult:f_c_x_v|unsigned_mult:mm|lpm_mult:Mult0|mult_s5t:auto_generated ;              ;
;       |int2fp:f_input|                   ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|IIR6sos_18bit_fp:filter6|int2fp:f_input                                                         ;              ;
;    |Reset_Delay:r0|                      ; 28 (28)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|Reset_Delay:r0                                                                                  ;              ;
;    |VGA_Audio_PLL:p1|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|VGA_Audio_PLL:p1                                                                                ;              ;
;       |altpll:altpll_component|          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|VGA_Audio_PLL:p1|altpll:altpll_component                                                        ;              ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------+---------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File                 ;
+--------+--------------+---------+--------------+--------------+---------------------------+---------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |DE2_TOP|VGA_Audio_PLL:p1 ; C:/ece5760/lab3/VGA_Audio_PLL.v ;
+--------+--------------+---------+--------------+--------------+---------------------------+---------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_TOP|IIR6sos_18bit_fp:filter6|state                                                                                                                                                                                                                                             ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; state.00001 ; state.10100 ; state.10011 ; state.10010 ; state.10001 ; state.10000 ; state.01111 ; state.01110 ; state.01101 ; state.01100 ; state.01011 ; state.01010 ; state.01001 ; state.01000 ; state.00110 ; state.00101 ; state.00100 ; state.00011 ; state.00010 ; state.11111 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; state.11111 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; state.00010 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; state.00011 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; state.00100 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; state.00101 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; state.00110 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01001 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01010 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01011 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01100 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01101 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01110 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01111 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.10000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.10001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.10010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.10011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.10100 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.00001 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_TOP|IIR4sos_18bit_fp:filter4|state                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.0001 ; state.1110 ; state.1101 ; state.1100 ; state.1011 ; state.1010 ; state.1001 ; state.1000 ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.1111 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.1111 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.0011 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.0100 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.0101 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.0110 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1011 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1100 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1101 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1110 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0001 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_TOP|IIR2sos_18bit_fp:filter2|state                                                            ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.0001 ; state.1000 ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.1111 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.1111 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.0011 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.0100 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.0101 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.0110 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1000 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0001 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_TOP|I2C_AV_Config:u3|mSetup_ST               ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+-----------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                              ;
+---------------------------------------------------------+-------------------------------------------------------+
; Register name                                           ; Reason for Removal                                    ;
+---------------------------------------------------------+-------------------------------------------------------+
; AUDIO_DAC_ADC:u4|AUD_outL[0..5]                         ; Stuck at GND due to stuck port data_in                ;
; I2C_AV_Config:u3|mI2C_DATA[7,8,13..17,19,23]            ; Stuck at GND due to stuck port data_in                ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD[7,8,13..17,19,23] ; Stuck at GND due to stuck port data_in                ;
; IIR6sos_18bit_fp:filter6|x1_n2[14,15]                   ; Merged with IIR6sos_18bit_fp:filter6|x1_n2[13]        ;
; IIR6sos_18bit_fp:filter6|x1_n1[14,15]                   ; Merged with IIR6sos_18bit_fp:filter6|x1_n1[13]        ;
; IIR6sos_18bit_fp:filter6|x1_n[14,15]                    ; Merged with IIR6sos_18bit_fp:filter6|x1_n[13]         ;
; IIR6sos_18bit_fp:filter6|f_coeff[14,15]                 ; Merged with IIR6sos_18bit_fp:filter6|f_coeff[13]      ;
; I2C_AV_Config:u3|mI2C_DATA[20,21]                       ; Merged with I2C_AV_Config:u3|mI2C_DATA[18]            ;
; I2C_AV_Config:u3|mI2C_DATA[6]                           ; Merged with I2C_AV_Config:u3|mI2C_DATA[5]             ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD[20,21]            ; Merged with I2C_AV_Config:u3|I2C_Controller:u0|SD[18] ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD[6]                ; Merged with I2C_AV_Config:u3|I2C_Controller:u0|SD[5]  ;
; IIR6sos_18bit_fp:filter6|x3_n[0]                        ; Merged with IIR6sos_18bit_fp:filter6|f2_y_n1[0]       ;
; IIR6sos_18bit_fp:filter6|x3_n[1]                        ; Merged with IIR6sos_18bit_fp:filter6|f2_y_n1[1]       ;
; IIR6sos_18bit_fp:filter6|x3_n[2]                        ; Merged with IIR6sos_18bit_fp:filter6|f2_y_n1[2]       ;
; IIR6sos_18bit_fp:filter6|x3_n[3]                        ; Merged with IIR6sos_18bit_fp:filter6|f2_y_n1[3]       ;
; IIR6sos_18bit_fp:filter6|x3_n[4]                        ; Merged with IIR6sos_18bit_fp:filter6|f2_y_n1[4]       ;
; IIR6sos_18bit_fp:filter6|x3_n[5]                        ; Merged with IIR6sos_18bit_fp:filter6|f2_y_n1[5]       ;
; IIR6sos_18bit_fp:filter6|x3_n[6]                        ; Merged with IIR6sos_18bit_fp:filter6|f2_y_n1[6]       ;
; IIR6sos_18bit_fp:filter6|x3_n[7]                        ; Merged with IIR6sos_18bit_fp:filter6|f2_y_n1[7]       ;
; IIR6sos_18bit_fp:filter6|x3_n[8]                        ; Merged with IIR6sos_18bit_fp:filter6|f2_y_n1[8]       ;
; IIR6sos_18bit_fp:filter6|x3_n[9]                        ; Merged with IIR6sos_18bit_fp:filter6|f2_y_n1[9]       ;
; IIR6sos_18bit_fp:filter6|x3_n[10]                       ; Merged with IIR6sos_18bit_fp:filter6|f2_y_n1[10]      ;
; IIR6sos_18bit_fp:filter6|x3_n[11]                       ; Merged with IIR6sos_18bit_fp:filter6|f2_y_n1[11]      ;
; IIR6sos_18bit_fp:filter6|x3_n[12]                       ; Merged with IIR6sos_18bit_fp:filter6|f2_y_n1[12]      ;
; IIR6sos_18bit_fp:filter6|x3_n[13]                       ; Merged with IIR6sos_18bit_fp:filter6|f2_y_n1[13]      ;
; IIR6sos_18bit_fp:filter6|x3_n[14]                       ; Merged with IIR6sos_18bit_fp:filter6|f2_y_n1[14]      ;
; IIR6sos_18bit_fp:filter6|x3_n[15]                       ; Merged with IIR6sos_18bit_fp:filter6|f2_y_n1[15]      ;
; IIR6sos_18bit_fp:filter6|x3_n[16]                       ; Merged with IIR6sos_18bit_fp:filter6|f2_y_n1[16]      ;
; IIR6sos_18bit_fp:filter6|x3_n[17]                       ; Merged with IIR6sos_18bit_fp:filter6|f2_y_n1[17]      ;
; IIR6sos_18bit_fp:filter6|x2_n[0]                        ; Merged with IIR6sos_18bit_fp:filter6|f1_y_n1[0]       ;
; IIR6sos_18bit_fp:filter6|x2_n[1]                        ; Merged with IIR6sos_18bit_fp:filter6|f1_y_n1[1]       ;
; IIR6sos_18bit_fp:filter6|x2_n[2]                        ; Merged with IIR6sos_18bit_fp:filter6|f1_y_n1[2]       ;
; IIR6sos_18bit_fp:filter6|x2_n[3]                        ; Merged with IIR6sos_18bit_fp:filter6|f1_y_n1[3]       ;
; IIR6sos_18bit_fp:filter6|x2_n[4]                        ; Merged with IIR6sos_18bit_fp:filter6|f1_y_n1[4]       ;
; IIR6sos_18bit_fp:filter6|x2_n[5]                        ; Merged with IIR6sos_18bit_fp:filter6|f1_y_n1[5]       ;
; IIR6sos_18bit_fp:filter6|x2_n[6]                        ; Merged with IIR6sos_18bit_fp:filter6|f1_y_n1[6]       ;
; IIR6sos_18bit_fp:filter6|x2_n[7]                        ; Merged with IIR6sos_18bit_fp:filter6|f1_y_n1[7]       ;
; IIR6sos_18bit_fp:filter6|x2_n[8]                        ; Merged with IIR6sos_18bit_fp:filter6|f1_y_n1[8]       ;
; IIR6sos_18bit_fp:filter6|x2_n[9]                        ; Merged with IIR6sos_18bit_fp:filter6|f1_y_n1[9]       ;
; IIR6sos_18bit_fp:filter6|x2_n[10]                       ; Merged with IIR6sos_18bit_fp:filter6|f1_y_n1[10]      ;
; IIR6sos_18bit_fp:filter6|x2_n[11]                       ; Merged with IIR6sos_18bit_fp:filter6|f1_y_n1[11]      ;
; IIR6sos_18bit_fp:filter6|x2_n[12]                       ; Merged with IIR6sos_18bit_fp:filter6|f1_y_n1[12]      ;
; IIR6sos_18bit_fp:filter6|x2_n[13]                       ; Merged with IIR6sos_18bit_fp:filter6|f1_y_n1[13]      ;
; IIR6sos_18bit_fp:filter6|x2_n[14]                       ; Merged with IIR6sos_18bit_fp:filter6|f1_y_n1[14]      ;
; IIR6sos_18bit_fp:filter6|x2_n[15]                       ; Merged with IIR6sos_18bit_fp:filter6|f1_y_n1[15]      ;
; IIR6sos_18bit_fp:filter6|x2_n[16]                       ; Merged with IIR6sos_18bit_fp:filter6|f1_y_n1[16]      ;
; IIR6sos_18bit_fp:filter6|x2_n[17]                       ; Merged with IIR6sos_18bit_fp:filter6|f1_y_n1[17]      ;
; IIR6sos_18bit_fp:filter6|f_coeff[8]                     ; Stuck at VCC due to stuck port data_in                ;
; IIR6sos_18bit_fp:filter6|f_coeff[11]                    ; Stuck at GND due to stuck port data_in                ;
; I2C_AV_Config:u3|mI2C_DATA[18]                          ; Merged with I2C_AV_Config:u3|mI2C_DATA[22]            ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD[18]               ; Merged with I2C_AV_Config:u3|I2C_Controller:u0|SD[22] ;
; IIR6sos_18bit_fp:filter6|state~22                       ; Lost fanout                                           ;
; IIR6sos_18bit_fp:filter6|state~23                       ; Lost fanout                                           ;
; IIR6sos_18bit_fp:filter6|state~24                       ; Lost fanout                                           ;
; IIR6sos_18bit_fp:filter6|state~25                       ; Lost fanout                                           ;
; IIR6sos_18bit_fp:filter6|state~26                       ; Lost fanout                                           ;
; IIR4sos_18bit_fp:filter4|state~16                       ; Lost fanout                                           ;
; IIR4sos_18bit_fp:filter4|state~17                       ; Lost fanout                                           ;
; IIR4sos_18bit_fp:filter4|state~18                       ; Lost fanout                                           ;
; IIR4sos_18bit_fp:filter4|state~19                       ; Lost fanout                                           ;
; IIR2sos_18bit_fp:filter2|state~10                       ; Lost fanout                                           ;
; IIR2sos_18bit_fp:filter2|state~11                       ; Lost fanout                                           ;
; IIR2sos_18bit_fp:filter2|state~12                       ; Lost fanout                                           ;
; IIR2sos_18bit_fp:filter2|state~13                       ; Lost fanout                                           ;
; I2C_AV_Config:u3|mSetup_ST~9                            ; Lost fanout                                           ;
; I2C_AV_Config:u3|mSetup_ST~10                           ; Lost fanout                                           ;
; IIR4sos_18bit_fp:filter4|last_clk                       ; Lost fanout                                           ;
; IIR2sos_18bit_fp:filter2|last_clk                       ; Lost fanout                                           ;
; IIR4sos_18bit_fp:filter4|state.1111                     ; Lost fanout                                           ;
; IIR4sos_18bit_fp:filter4|state.0010                     ; Lost fanout                                           ;
; IIR4sos_18bit_fp:filter4|state.0011                     ; Lost fanout                                           ;
; IIR4sos_18bit_fp:filter4|state.0100                     ; Lost fanout                                           ;
; IIR4sos_18bit_fp:filter4|state.0101                     ; Lost fanout                                           ;
; IIR4sos_18bit_fp:filter4|state.0110                     ; Lost fanout                                           ;
; IIR4sos_18bit_fp:filter4|state.1000                     ; Lost fanout                                           ;
; IIR4sos_18bit_fp:filter4|state.1001                     ; Lost fanout                                           ;
; IIR4sos_18bit_fp:filter4|state.1010                     ; Lost fanout                                           ;
; IIR4sos_18bit_fp:filter4|state.1011                     ; Lost fanout                                           ;
; IIR4sos_18bit_fp:filter4|state.1100                     ; Lost fanout                                           ;
; IIR4sos_18bit_fp:filter4|state.1101                     ; Lost fanout                                           ;
; IIR4sos_18bit_fp:filter4|state.1110                     ; Lost fanout                                           ;
; IIR4sos_18bit_fp:filter4|state.0001                     ; Lost fanout                                           ;
; IIR2sos_18bit_fp:filter2|state.1111                     ; Lost fanout                                           ;
; IIR2sos_18bit_fp:filter2|state.0010                     ; Lost fanout                                           ;
; IIR2sos_18bit_fp:filter2|state.0011                     ; Lost fanout                                           ;
; IIR2sos_18bit_fp:filter2|state.0100                     ; Lost fanout                                           ;
; IIR2sos_18bit_fp:filter2|state.0101                     ; Lost fanout                                           ;
; IIR2sos_18bit_fp:filter2|state.0110                     ; Lost fanout                                           ;
; IIR2sos_18bit_fp:filter2|state.1000                     ; Lost fanout                                           ;
; IIR2sos_18bit_fp:filter2|state.0001                     ; Lost fanout                                           ;
; AUDIO_DAC_ADC:u4|BCK_DIV[3]                             ; Stuck at GND due to stuck port data_in                ;
; Total Number of Removed Registers = 118                 ;                                                       ;
+---------------------------------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                            ;
+--------------------------------+---------------------------+-------------------------------------------+
; Register name                  ; Reason for Removal        ; Registers Removed due to This Register    ;
+--------------------------------+---------------------------+-------------------------------------------+
; I2C_AV_Config:u3|mI2C_DATA[23] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[23] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[19] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[19] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[17] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[17] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[16] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[16] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[15] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[15] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[14] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[14] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[13] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[13] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[8]  ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[8]  ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[7]  ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[7]  ;
;                                ; due to stuck port data_in ;                                           ;
+--------------------------------+---------------------------+-------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 459   ;
; Number of registers using Synchronous Clear  ; 28    ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 57    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 346   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------+
; Inverted Register Statistics                               ;
+--------------------------------------------------+---------+
; Inverted Register                                ; Fan out ;
+--------------------------------------------------+---------+
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; 12      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] ; 17      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; 17      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; 18      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; 13      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; 11      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SCLK          ; 3       ;
; I2C_AV_Config:u3|I2C_Controller:u0|END           ; 5       ;
; I2C_AV_Config:u3|I2C_Controller:u0|SDO           ; 4       ;
; Total number of inverted registers = 9           ;         ;
+--------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                    ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------+----------------------------+
; 17:1               ; 3 bits    ; 33 LEs        ; 30 LEs               ; 3 LEs                  ; |DE2_TOP|IIR6sos_18bit_fp:filter6|f_coeff[9]                  ;                            ;
; 17:1               ; 9 bits    ; 99 LEs        ; 90 LEs               ; 9 LEs                  ; |DE2_TOP|IIR6sos_18bit_fp:filter6|f_value[17]                 ;                            ;
; 17:1               ; 8 bits    ; 88 LEs        ; 80 LEs               ; 8 LEs                  ; |DE2_TOP|IIR6sos_18bit_fp:filter6|f_coeff[0]                  ;                            ;
; 17:1               ; 9 bits    ; 99 LEs        ; 90 LEs               ; 9 LEs                  ; |DE2_TOP|IIR6sos_18bit_fp:filter6|f_value[5]                  ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |DE2_TOP|IIR6sos_18bit_fp:filter6|fpmult:f_c_x_v|fout[3]      ;                            ;
; 4:1                ; 35 bits   ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; |DE2_TOP|IIR6sos_18bit_fp:filter6|fpadd:f_mac_add|mb[8]       ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |DE2_TOP|IIR6sos_18bit_fp:filter6|fpadd:f_mac_add|ShiftRight0 ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |DE2_TOP|IIR6sos_18bit_fp:filter6|int2fp:f_input|fp_out[3]    ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; |DE2_TOP|IIR6sos_18bit_fp:filter6|fp2int:f_output|abs_int[5]  ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |DE2_TOP|IIR6sos_18bit_fp:filter6|fpadd:f_mac_add|ShiftRight0 ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; |DE2_TOP|IIR6sos_18bit_fp:filter6|fpadd:f_mac_add|fout[14]    ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |DE2_TOP|IIR6sos_18bit_fp:filter6|int2fp:f_input|fp_out[6]    ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |DE2_TOP|IIR6sos_18bit_fp:filter6|fp2int:f_output|abs_int[2]  ;                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; |DE2_TOP|IIR6sos_18bit_fp:filter6|fpadd:f_mac_add|fout[3]     ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |DE2_TOP|IIR6sos_18bit_fp:filter6|fpadd:f_mac_add|fout[6]     ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 14                ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 15                ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 3                 ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 15                ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; -9921             ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:u3 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                    ;
; I2C_Freq       ; 20000    ; Signed Integer                    ;
; LUT_SIZE       ; 13       ; Signed Integer                    ;
; Dummy_DATA     ; 0        ; Signed Integer                    ;
; SET_LIN_L      ; 1        ; Signed Integer                    ;
; SET_LIN_R      ; 2        ; Signed Integer                    ;
; SET_HEAD_L     ; 3        ; Signed Integer                    ;
; SET_HEAD_R     ; 4        ; Signed Integer                    ;
; A_PATH_CTRL    ; 5        ; Signed Integer                    ;
; D_PATH_CTRL    ; 6        ; Signed Integer                    ;
; POWER_ON       ; 7        ; Signed Integer                    ;
; SET_FORMAT     ; 8        ; Signed Integer                    ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                    ;
; SET_ACTIVE     ; 10       ; Signed Integer                    ;
; SET_VIDEO      ; 11       ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_DAC_ADC:u4 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; REF_CLK        ; 18432000 ; Signed Integer                    ;
; SAMPLE_RATE    ; 48000    ; Signed Integer                    ;
; DATA_WIDTH     ; 16       ; Signed Integer                    ;
; CHANNEL_NUM    ; 2        ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IIR6sos_18bit_fp:filter6|fpmult:f_c_x_v|unsigned_mult:mm|lpm_mult:Mult0 ;
+------------------------------------------------+------------+------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                       ;
+------------------------------------------------+------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 9          ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 9          ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 18         ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 18         ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; mult_s5t   ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                    ;
+------------------------------------------------+------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                  ;
+---------------------------------------+-------------------------------------------------------------------------+
; Name                                  ; Value                                                                   ;
+---------------------------------------+-------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                       ;
; Entity Instance                       ; IIR6sos_18bit_fp:filter6|fpmult:f_c_x_v|unsigned_mult:mm|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                                                                       ;
;     -- LPM_WIDTHB                     ; 9                                                                       ;
;     -- LPM_WIDTHP                     ; 18                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                      ;
;     -- USE_EAB                        ; OFF                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                      ;
+---------------------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IIR6sos_18bit_fp:filter6|fp2int:f_output"                                                                                                                                                   ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scale_in       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; scale_in[7..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IIR6sos_18bit_fp:filter6|int2fp:f_input"                                                                                                                                                    ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scale_in       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; scale_in[7..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "IIR6sos_18bit_fp:filter6" ;
+--------------+-------+----------+--------------------+
; Port         ; Type  ; Severity ; Details            ;
+--------------+-------+----------+--------------------+
; b11[9..8]    ; Input ; Info     ; Stuck at VCC       ;
; b11[15..10]  ; Input ; Info     ; Stuck at GND       ;
; b11[7..0]    ; Input ; Info     ; Stuck at GND       ;
; b11[17]      ; Input ; Info     ; Stuck at GND       ;
; b11[16]      ; Input ; Info     ; Stuck at VCC       ;
; b12[15..13]  ; Input ; Info     ; Stuck at VCC       ;
; b12[12..9]   ; Input ; Info     ; Stuck at GND       ;
; b12[7..5]    ; Input ; Info     ; Stuck at GND       ;
; b12[3..2]    ; Input ; Info     ; Stuck at GND       ;
; b12[17]      ; Input ; Info     ; Stuck at VCC       ;
; b12[16]      ; Input ; Info     ; Stuck at GND       ;
; b12[8]       ; Input ; Info     ; Stuck at VCC       ;
; b12[4]       ; Input ; Info     ; Stuck at VCC       ;
; b12[1]       ; Input ; Info     ; Stuck at VCC       ;
; b12[0]       ; Input ; Info     ; Stuck at GND       ;
; b13[17..16]  ; Input ; Info     ; Stuck at VCC       ;
; b13[8..0]    ; Input ; Info     ; Stuck at VCC       ;
; b13[15..9]   ; Input ; Info     ; Stuck at GND       ;
; a12[9..7]    ; Input ; Info     ; Stuck at VCC       ;
; a12[3..1]    ; Input ; Info     ; Stuck at VCC       ;
; a12[15..10]  ; Input ; Info     ; Stuck at GND       ;
; a12[6..4]    ; Input ; Info     ; Stuck at GND       ;
; a12[17]      ; Input ; Info     ; Stuck at GND       ;
; a12[16]      ; Input ; Info     ; Stuck at VCC       ;
; a12[0]       ; Input ; Info     ; Stuck at GND       ;
; a13[17..16]  ; Input ; Info     ; Stuck at VCC       ;
; a13[6..4]    ; Input ; Info     ; Stuck at VCC       ;
; a13[1..0]    ; Input ; Info     ; Stuck at VCC       ;
; a13[15..9]   ; Input ; Info     ; Stuck at GND       ;
; a13[3..2]    ; Input ; Info     ; Stuck at GND       ;
; a13[8]       ; Input ; Info     ; Stuck at VCC       ;
; a13[7]       ; Input ; Info     ; Stuck at GND       ;
; b21[9..8]    ; Input ; Info     ; Stuck at VCC       ;
; b21[15..10]  ; Input ; Info     ; Stuck at GND       ;
; b21[7..0]    ; Input ; Info     ; Stuck at GND       ;
; b21[17]      ; Input ; Info     ; Stuck at GND       ;
; b21[16]      ; Input ; Info     ; Stuck at VCC       ;
; b22[15..11]  ; Input ; Info     ; Stuck at GND       ;
; b22[7..0]    ; Input ; Info     ; Stuck at GND       ;
; b22[17]      ; Input ; Info     ; Stuck at GND       ;
; b22[16]      ; Input ; Info     ; Stuck at VCC       ;
; b22[10]      ; Input ; Info     ; Stuck at VCC       ;
; b22[9]       ; Input ; Info     ; Stuck at GND       ;
; b22[8]       ; Input ; Info     ; Stuck at VCC       ;
; b23[9..8]    ; Input ; Info     ; Stuck at VCC       ;
; b23[15..10]  ; Input ; Info     ; Stuck at GND       ;
; b23[7..0]    ; Input ; Info     ; Stuck at GND       ;
; b23[17]      ; Input ; Info     ; Stuck at GND       ;
; b23[16]      ; Input ; Info     ; Stuck at VCC       ;
; a22[9..8]    ; Input ; Info     ; Stuck at VCC       ;
; a22[6..0]    ; Input ; Info     ; Stuck at VCC       ;
; a22[15..10]  ; Input ; Info     ; Stuck at GND       ;
; a22[17]      ; Input ; Info     ; Stuck at GND       ;
; a22[16]      ; Input ; Info     ; Stuck at VCC       ;
; a22[7]       ; Input ; Info     ; Stuck at GND       ;
; a23[17..16]  ; Input ; Info     ; Stuck at VCC       ;
; a23[8..7]    ; Input ; Info     ; Stuck at VCC       ;
; a23[1..0]    ; Input ; Info     ; Stuck at VCC       ;
; a23[15..9]   ; Input ; Info     ; Stuck at GND       ;
; a23[4..2]    ; Input ; Info     ; Stuck at GND       ;
; a23[6]       ; Input ; Info     ; Stuck at GND       ;
; a23[5]       ; Input ; Info     ; Stuck at VCC       ;
; b31[9..8]    ; Input ; Info     ; Stuck at VCC       ;
; b31[15..10]  ; Input ; Info     ; Stuck at GND       ;
; b31[7..0]    ; Input ; Info     ; Stuck at GND       ;
; b31[17]      ; Input ; Info     ; Stuck at GND       ;
; b31[16]      ; Input ; Info     ; Stuck at VCC       ;
; b32[17..16]  ; Input ; Info     ; Stuck at VCC       ;
; b32[9..0]    ; Input ; Info     ; Stuck at VCC       ;
; b32[15..10]  ; Input ; Info     ; Stuck at GND       ;
; b33[8..0]    ; Input ; Info     ; Stuck at VCC       ;
; b33[15..9]   ; Input ; Info     ; Stuck at GND       ;
; b33[17]      ; Input ; Info     ; Stuck at GND       ;
; b33[16]      ; Input ; Info     ; Stuck at VCC       ;
; a32[9..6]    ; Input ; Info     ; Stuck at VCC       ;
; a32[1..0]    ; Input ; Info     ; Stuck at VCC       ;
; a32[15..10]  ; Input ; Info     ; Stuck at GND       ;
; a32[5..4]    ; Input ; Info     ; Stuck at GND       ;
; a32[17]      ; Input ; Info     ; Stuck at GND       ;
; a32[16]      ; Input ; Info     ; Stuck at VCC       ;
; a32[3]       ; Input ; Info     ; Stuck at VCC       ;
; a32[2]       ; Input ; Info     ; Stuck at GND       ;
; a33[17..16]  ; Input ; Info     ; Stuck at VCC       ;
; a33[8..6]    ; Input ; Info     ; Stuck at VCC       ;
; a33[15..9]   ; Input ; Info     ; Stuck at GND       ;
; a33[5..4]    ; Input ; Info     ; Stuck at GND       ;
; a33[2..1]    ; Input ; Info     ; Stuck at GND       ;
; a33[3]       ; Input ; Info     ; Stuck at VCC       ;
; a33[0]       ; Input ; Info     ; Stuck at VCC       ;
; gain[15..12] ; Input ; Info     ; Stuck at VCC       ;
; gain[6..3]   ; Input ; Info     ; Stuck at VCC       ;
; gain[1..0]   ; Input ; Info     ; Stuck at VCC       ;
; gain[17..16] ; Input ; Info     ; Stuck at GND       ;
; gain[11..9]  ; Input ; Info     ; Stuck at GND       ;
; gain[8]      ; Input ; Info     ; Stuck at VCC       ;
; gain[7]      ; Input ; Info     ; Stuck at GND       ;
; gain[2]      ; Input ; Info     ; Stuck at GND       ;
+--------------+-------+----------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IIR4sos_18bit_fp:filter4|fp2int:f_output"                                                                                                                                                   ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scale_in       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; scale_in[7..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IIR4sos_18bit_fp:filter4|int2fp:f_input"                                                                                                                                                    ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scale_in       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; scale_in[7..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IIR4sos_18bit_fp:filter4"                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; audio_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b11[9..8]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b11[15..10]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b11[7..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; b11[17]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; b11[16]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b12[15..11]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b12[7..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; b12[17]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; b12[16]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b12[10]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b12[9]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; b12[8]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b13[9..8]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b13[15..10]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b13[7..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; b13[17]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; b13[16]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a12[9..8]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a12[6..3]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a12[15..10]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; a12[17]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a12[16]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a12[7]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; a12[2]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; a12[1]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a12[0]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; a13[17..16]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a13[8..7]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a13[15..9]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; a13[6..3]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; a13[2]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a13[1]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; a13[0]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b21[9..8]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b21[15..10]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b21[7..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; b21[17]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; b21[16]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b22[17..16]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b22[15..11]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b22[7..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; b22[10]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b22[9]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; b22[8]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b23[9..8]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b23[15..10]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b23[7..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; b23[17]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; b23[16]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a22[9..7]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a22[5..2]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a22[15..10]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; a22[1..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; a22[17]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a22[16]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a22[6]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; a23[17..16]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a23[8..7]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a23[5..4]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a23[15..9]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; a23[3..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; a23[6]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; gain[15..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; gain[10..8]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; gain[17..16] ; Input  ; Info     ; Stuck at GND                                                                        ;
; gain[5..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; gain[2..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; gain[11]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; gain[7]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; gain[6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; gain[3]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; gain[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IIR2sos_18bit_fp:filter2|fpmult:f_c_x_v|unsigned_mult:mm"                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; out[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IIR2sos_18bit_fp:filter2|fp2int:f_output"                                                                                                                                                   ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scale_in       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; scale_in[7..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IIR2sos_18bit_fp:filter2|int2fp:f_input"                                                                                                                                                    ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scale_in       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; scale_in[7..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IIR2sos_18bit_fp:filter2"                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; audio_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b11[9..8]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b11[15..10]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b11[7..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; b11[17]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; b11[16]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b12          ; Input  ; Info     ; Stuck at GND                                                                        ;
; b13[17..16]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b13[9..8]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b13[15..10]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b13[7..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; a12[9..7]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a12[3..1]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a12[15..10]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; a12[6..4]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; a12[17]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a12[16]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a12[0]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; a13[17..16]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a13[6..4]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a13[1..0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a13[15..9]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; a13[3..2]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; a13[8]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a13[7]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; gain[15..10] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; gain[4..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; gain[17..16] ; Input  ; Info     ; Stuck at GND                                                                        ;
; gain[7..5]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; gain[2..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; gain[9]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; gain[8]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_DAC_ADC:u4"                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; oAUD_inL ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:u3|I2C_Controller:u0"                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:p1"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Thu Feb 21 14:15:00 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Audio_Filter_18_bit -c DE2_TOP
Info: Found 11 design units, including 11 entities, in source file audio_filter_18bit_float.v
    Info: Found entity 1: DE2_TOP
    Info: Found entity 2: IIR2sos_18bit_fp
    Info: Found entity 3: IIR4sos_18bit_fp
    Info: Found entity 4: IIR6sos_18bit_fp
    Info: Found entity 5: fpmult
    Info: Found entity 6: unsigned_mult
    Info: Found entity 7: fpadd
    Info: Found entity 8: int2fp
    Info: Found entity 9: fp2int
    Info: Found entity 10: average
    Info: Found entity 11: HexDigit
Info: Found 1 design units, including 1 entities, in source file audio_dac_adc.v
    Info: Found entity 1: AUDIO_DAC_ADC
Info: Found 1 design units, including 1 entities, in source file i2c_av_config.v
    Info: Found entity 1: I2C_AV_Config
Info: Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info: Found entity 1: I2C_Controller
Info: Found 1 design units, including 1 entities, in source file reset_delay.v
    Info: Found entity 1: Reset_Delay
Info: Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info: Found entity 1: VGA_Audio_PLL
Info: Elaborating entity "DE2_TOP" for the top level hierarchy
Warning (10665): Bidirectional port "AUD_DACLRCK" at Audio_Filter_18bit_float.v(131) has a one-way connection to bidirectional port "AUD_ADCLRCK"
Info: Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)
Info: Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1"
Info: Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component"
Warning: Variable or input pin "configupdate" is defined but never used
Info: Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component"
Info: Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "15"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "14"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "3"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "2"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "15"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "14"
    Info: Parameter "clk2_phase_shift" = "-9921"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "37037"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:u3"
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:u3|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "AUDIO_DAC_ADC" for hierarchy "AUDIO_DAC_ADC:u4"
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(77): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(105): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(113): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(121): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(140): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "IIR2sos_18bit_fp" for hierarchy "IIR2sos_18bit_fp:filter2"
Info: Elaborating entity "int2fp" for hierarchy "IIR2sos_18bit_fp:filter2|int2fp:f_input"
Info: Elaborating entity "fp2int" for hierarchy "IIR2sos_18bit_fp:filter2|fp2int:f_output"
Info: Elaborating entity "fpmult" for hierarchy "IIR2sos_18bit_fp:filter2|fpmult:f_c_x_v"
Info: Elaborating entity "unsigned_mult" for hierarchy "IIR2sos_18bit_fp:filter2|fpmult:f_c_x_v|unsigned_mult:mm"
Info: Elaborating entity "fpadd" for hierarchy "IIR2sos_18bit_fp:filter2|fpadd:f_mac_add"
Warning (10230): Verilog HDL assignment warning at Audio_Filter_18bit_float.v(1306): truncated value with size 32 to match size of target (8)
Warning (10240): Verilog HDL Always Construct warning at Audio_Filter_18bit_float.v(1282): inferring latch(es) for variable "shift_small", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Audio_Filter_18bit_float.v(1282): inferring latch(es) for variable "denorm_mout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Audio_Filter_18bit_float.v(1282): inferring latch(es) for variable "num_zeros", which holds its previous value in one or more paths through the always construct
Info: Elaborating entity "IIR4sos_18bit_fp" for hierarchy "IIR4sos_18bit_fp:filter4"
Info: Elaborating entity "IIR6sos_18bit_fp" for hierarchy "IIR6sos_18bit_fp:filter6"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "IIR6sos_18bit_fp:filter6|fpmult:f_c_x_v|unsigned_mult:mm|Mult0"
Info: Elaborated megafunction instantiation "IIR6sos_18bit_fp:filter6|fpmult:f_c_x_v|unsigned_mult:mm|lpm_mult:Mult0"
Info: Instantiated megafunction "IIR6sos_18bit_fp:filter6|fpmult:f_c_x_v|unsigned_mult:mm|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "9"
    Info: Parameter "LPM_WIDTHB" = "9"
    Info: Parameter "LPM_WIDTHP" = "18"
    Info: Parameter "LPM_WIDTHR" = "18"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mult_s5t.tdf
    Info: Found entity 1: mult_s5t
Warning: 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: The following nodes have both tri-state and non-tri-state drivers
    Warning: Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver.
Warning: The following bidir pins have no drivers
    Warning: Bidir "SD_DAT3" has no driver
    Warning: Bidir "SD_CMD" has no driver
Info: One or more bidirs are fed by always enabled tri-state buffers
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "AUD_DACLRCK" is moved to its source
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "AUD_ADCLRCK~synth"
    Warning: Node "AUD_DACLRCK~synth"
    Warning: Node "AUD_BCLK~synth"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at VCC
    Warning (13410): Pin "HEX0[1]" is stuck at VCC
    Warning (13410): Pin "HEX0[2]" is stuck at VCC
    Warning (13410): Pin "HEX0[3]" is stuck at VCC
    Warning (13410): Pin "HEX0[4]" is stuck at VCC
    Warning (13410): Pin "HEX0[5]" is stuck at VCC
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[0]" is stuck at VCC
    Warning (13410): Pin "HEX1[1]" is stuck at VCC
    Warning (13410): Pin "HEX1[2]" is stuck at VCC
    Warning (13410): Pin "HEX1[3]" is stuck at VCC
    Warning (13410): Pin "HEX1[4]" is stuck at VCC
    Warning (13410): Pin "HEX1[5]" is stuck at VCC
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[0]" is stuck at VCC
    Warning (13410): Pin "HEX2[1]" is stuck at VCC
    Warning (13410): Pin "HEX2[2]" is stuck at VCC
    Warning (13410): Pin "HEX2[3]" is stuck at VCC
    Warning (13410): Pin "HEX2[4]" is stuck at VCC
    Warning (13410): Pin "HEX2[5]" is stuck at VCC
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at VCC
    Warning (13410): Pin "HEX3[1]" is stuck at VCC
    Warning (13410): Pin "HEX3[2]" is stuck at VCC
    Warning (13410): Pin "HEX3[3]" is stuck at VCC
    Warning (13410): Pin "HEX3[4]" is stuck at VCC
    Warning (13410): Pin "HEX3[5]" is stuck at VCC
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX4[0]" is stuck at VCC
    Warning (13410): Pin "HEX4[1]" is stuck at VCC
    Warning (13410): Pin "HEX4[2]" is stuck at VCC
    Warning (13410): Pin "HEX4[3]" is stuck at VCC
    Warning (13410): Pin "HEX4[4]" is stuck at VCC
    Warning (13410): Pin "HEX4[5]" is stuck at VCC
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[0]" is stuck at VCC
    Warning (13410): Pin "HEX5[1]" is stuck at VCC
    Warning (13410): Pin "HEX5[2]" is stuck at VCC
    Warning (13410): Pin "HEX5[3]" is stuck at VCC
    Warning (13410): Pin "HEX5[4]" is stuck at VCC
    Warning (13410): Pin "HEX5[5]" is stuck at VCC
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX6[0]" is stuck at VCC
    Warning (13410): Pin "HEX6[1]" is stuck at VCC
    Warning (13410): Pin "HEX6[2]" is stuck at VCC
    Warning (13410): Pin "HEX6[3]" is stuck at VCC
    Warning (13410): Pin "HEX6[4]" is stuck at VCC
    Warning (13410): Pin "HEX6[5]" is stuck at VCC
    Warning (13410): Pin "HEX6[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[0]" is stuck at VCC
    Warning (13410): Pin "HEX7[1]" is stuck at VCC
    Warning (13410): Pin "HEX7[2]" is stuck at VCC
    Warning (13410): Pin "HEX7[3]" is stuck at VCC
    Warning (13410): Pin "HEX7[4]" is stuck at VCC
    Warning (13410): Pin "HEX7[5]" is stuck at VCC
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "IRDA_TXD" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at VCC
    Warning (13410): Pin "DRAM_CAS_N" is stuck at VCC
    Warning (13410): Pin "DRAM_RAS_N" is stuck at VCC
    Warning (13410): Pin "DRAM_CS_N" is stuck at VCC
    Warning (13410): Pin "DRAM_BA_0" is stuck at GND
    Warning (13410): Pin "DRAM_BA_1" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at VCC
    Warning (13410): Pin "FL_RST_N" is stuck at VCC
    Warning (13410): Pin "FL_OE_N" is stuck at VCC
    Warning (13410): Pin "FL_CE_N" is stuck at VCC
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at VCC
    Warning (13410): Pin "SRAM_LB_N" is stuck at VCC
    Warning (13410): Pin "SRAM_WE_N" is stuck at VCC
    Warning (13410): Pin "SRAM_CE_N" is stuck at VCC
    Warning (13410): Pin "SRAM_OE_N" is stuck at VCC
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at VCC
    Warning (13410): Pin "OTG_RD_N" is stuck at VCC
    Warning (13410): Pin "OTG_WR_N" is stuck at VCC
    Warning (13410): Pin "OTG_RST_N" is stuck at VCC
    Warning (13410): Pin "OTG_FSPEED" is stuck at VCC
    Warning (13410): Pin "OTG_LSPEED" is stuck at VCC
    Warning (13410): Pin "OTG_DACK0_N" is stuck at VCC
    Warning (13410): Pin "OTG_DACK1_N" is stuck at VCC
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "TDO" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "VGA_BLANK" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_R[8]" is stuck at GND
    Warning (13410): Pin "VGA_R[9]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_G[8]" is stuck at GND
    Warning (13410): Pin "VGA_G[9]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_B[8]" is stuck at GND
    Warning (13410): Pin "VGA_B[9]" is stuck at GND
    Warning (13410): Pin "ENET_CMD" is stuck at GND
    Warning (13410): Pin "ENET_CS_N" is stuck at VCC
    Warning (13410): Pin "ENET_WR_N" is stuck at VCC
    Warning (13410): Pin "ENET_RD_N" is stuck at VCC
    Warning (13410): Pin "ENET_RST_N" is stuck at VCC
    Warning (13410): Pin "ENET_CLK" is stuck at GND
    Warning (13410): Pin "TD_RESET" is stuck at VCC
Info: 39 registers lost all their fanouts during netlist optimizations. The first 39 are displayed below.
    Info: Register "IIR6sos_18bit_fp:filter6|state~22" lost all its fanouts during netlist optimizations.
    Info: Register "IIR6sos_18bit_fp:filter6|state~23" lost all its fanouts during netlist optimizations.
    Info: Register "IIR6sos_18bit_fp:filter6|state~24" lost all its fanouts during netlist optimizations.
    Info: Register "IIR6sos_18bit_fp:filter6|state~25" lost all its fanouts during netlist optimizations.
    Info: Register "IIR6sos_18bit_fp:filter6|state~26" lost all its fanouts during netlist optimizations.
    Info: Register "IIR4sos_18bit_fp:filter4|state~16" lost all its fanouts during netlist optimizations.
    Info: Register "IIR4sos_18bit_fp:filter4|state~17" lost all its fanouts during netlist optimizations.
    Info: Register "IIR4sos_18bit_fp:filter4|state~18" lost all its fanouts during netlist optimizations.
    Info: Register "IIR4sos_18bit_fp:filter4|state~19" lost all its fanouts during netlist optimizations.
    Info: Register "IIR2sos_18bit_fp:filter2|state~10" lost all its fanouts during netlist optimizations.
    Info: Register "IIR2sos_18bit_fp:filter2|state~11" lost all its fanouts during netlist optimizations.
    Info: Register "IIR2sos_18bit_fp:filter2|state~12" lost all its fanouts during netlist optimizations.
    Info: Register "IIR2sos_18bit_fp:filter2|state~13" lost all its fanouts during netlist optimizations.
    Info: Register "I2C_AV_Config:u3|mSetup_ST~9" lost all its fanouts during netlist optimizations.
    Info: Register "I2C_AV_Config:u3|mSetup_ST~10" lost all its fanouts during netlist optimizations.
    Info: Register "IIR4sos_18bit_fp:filter4|last_clk" lost all its fanouts during netlist optimizations.
    Info: Register "IIR2sos_18bit_fp:filter2|last_clk" lost all its fanouts during netlist optimizations.
    Info: Register "IIR4sos_18bit_fp:filter4|state.1111" lost all its fanouts during netlist optimizations.
    Info: Register "IIR4sos_18bit_fp:filter4|state.0010" lost all its fanouts during netlist optimizations.
    Info: Register "IIR4sos_18bit_fp:filter4|state.0011" lost all its fanouts during netlist optimizations.
    Info: Register "IIR4sos_18bit_fp:filter4|state.0100" lost all its fanouts during netlist optimizations.
    Info: Register "IIR4sos_18bit_fp:filter4|state.0101" lost all its fanouts during netlist optimizations.
    Info: Register "IIR4sos_18bit_fp:filter4|state.0110" lost all its fanouts during netlist optimizations.
    Info: Register "IIR4sos_18bit_fp:filter4|state.1000" lost all its fanouts during netlist optimizations.
    Info: Register "IIR4sos_18bit_fp:filter4|state.1001" lost all its fanouts during netlist optimizations.
    Info: Register "IIR4sos_18bit_fp:filter4|state.1010" lost all its fanouts during netlist optimizations.
    Info: Register "IIR4sos_18bit_fp:filter4|state.1011" lost all its fanouts during netlist optimizations.
    Info: Register "IIR4sos_18bit_fp:filter4|state.1100" lost all its fanouts during netlist optimizations.
    Info: Register "IIR4sos_18bit_fp:filter4|state.1101" lost all its fanouts during netlist optimizations.
    Info: Register "IIR4sos_18bit_fp:filter4|state.1110" lost all its fanouts during netlist optimizations.
    Info: Register "IIR4sos_18bit_fp:filter4|state.0001" lost all its fanouts during netlist optimizations.
    Info: Register "IIR2sos_18bit_fp:filter2|state.1111" lost all its fanouts during netlist optimizations.
    Info: Register "IIR2sos_18bit_fp:filter2|state.0010" lost all its fanouts during netlist optimizations.
    Info: Register "IIR2sos_18bit_fp:filter2|state.0011" lost all its fanouts during netlist optimizations.
    Info: Register "IIR2sos_18bit_fp:filter2|state.0100" lost all its fanouts during netlist optimizations.
    Info: Register "IIR2sos_18bit_fp:filter2|state.0101" lost all its fanouts during netlist optimizations.
    Info: Register "IIR2sos_18bit_fp:filter2|state.0110" lost all its fanouts during netlist optimizations.
    Info: Register "IIR2sos_18bit_fp:filter2|state.1000" lost all its fanouts during netlist optimizations.
    Info: Register "IIR2sos_18bit_fp:filter2|state.0001" lost all its fanouts during netlist optimizations.
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "VGA_Audio_PLL:p1|altpll:altpll_component|pll"
Warning: Design contains 44 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "OTG_INT0"
    Warning (15610): No output dependent on input pin "OTG_INT1"
    Warning (15610): No output dependent on input pin "OTG_DREQ0"
    Warning (15610): No output dependent on input pin "OTG_DREQ1"
    Warning (15610): No output dependent on input pin "PS2_DAT"
    Warning (15610): No output dependent on input pin "PS2_CLK"
    Warning (15610): No output dependent on input pin "TDI"
    Warning (15610): No output dependent on input pin "TCK"
    Warning (15610): No output dependent on input pin "TCS"
    Warning (15610): No output dependent on input pin "ENET_INT"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
Info: Implemented 1530 device resources after synthesis - the final resource count might be different
    Info: Implemented 48 input pins
    Info: Implemented 218 output pins
    Info: Implemented 159 bidirectional pins
    Info: Implemented 1103 logic cells
    Info: Implemented 1 PLLs
    Info: Implemented 1 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 288 warnings
    Info: Peak virtual memory: 361 megabytes
    Info: Processing ended: Thu Feb 21 14:15:07 2013
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


