# Combinational Circuit Design of Seven Segment Display using K-Maps
The folder contains the System Verilog code for structural modelling, consraint file for synthesizing the circuit and test bench code for simulating the circuit provided in Figure in the manual