INFO: [VRFC 10-2263] Analyzing Verilog file "C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sources_1/new/prefix_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prefixadd16
INFO: [VRFC 10-311] analyzing module pgblock
INFO: [VRFC 10-311] analyzing module pgblackblock
INFO: [VRFC 10-311] analyzing module sumblock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sim_1/new/prefix_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prefixadd16_tb
