
---------- Begin Simulation Statistics ----------
final_tick                               807359870652750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  27067                       # Simulator instruction rate (inst/s)
host_mem_usage                               17067192                       # Number of bytes of host memory used
host_op_rate                                    45023                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3694.56                       # Real time elapsed on the host
host_tick_rate                               24689108                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     166338920                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.091215                       # Number of seconds simulated
sim_ticks                                 91215433500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.dcache.DataMeta::0                       0                       # Distribution of access
system.cpu.dcache.DataMeta::1                       0                       # Distribution of access
system.cpu.dcache.DataMeta::2                       0                       # Distribution of access
system.cpu.dcache.DataMeta::3                       0                       # Distribution of access
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 69528.370598                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 69528.370598                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher 216190611668                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total 216190611668                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher      3109387                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total      3109387                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13506227                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13506227                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 46746.093094                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46746.093094                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 23736.020795                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23736.020795                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11161469                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11161469                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 109608275750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 109608275750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.173606                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.173606                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2344758                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2344758                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2170678                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2170678                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4131966500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4131966500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012889                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012889                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       174080                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       174080                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 73119.047619                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 73119.047619                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data           10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.807692                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.807692                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      3071000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3071000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.807692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.807692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data           42                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           42                       # number of SoftPFReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     37963840                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     37963840                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 39596.569126                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39596.569126                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 12968.201850                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12968.201850                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     36690462                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       36690462                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  50421400000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  50421400000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.033542                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033542                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1273378                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1273378                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       503687                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       503687                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   9981508250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9981508250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.020274                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020274                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       769691                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       769691                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.switch_cpus.data           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.916667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   331.500000                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs          671                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1326                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.switch_cpus.data     51470067                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51470067                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 44229.867465                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44229.867465                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 14954.342473                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14954.342473                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.switch_cpus.data     47851931                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47851931                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 160029675750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 160029675750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.070296                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.070296                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.switch_cpus.data      3618136                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3618136                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2674365                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2674365                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  14113474750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14113474750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.018336                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018336                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       943771                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       943771                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.switch_cpus.data     51470119                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51470119                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 44229.354042                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44229.354042                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 69528.370598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 14956.930822                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56821.069135                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.switch_cpus.data     47851941                       # number of overall hits
system.cpu.dcache.overall_hits::total        47851941                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 160029675750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 160029675750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.070297                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.070297                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.switch_cpus.data      3618178                       # number of overall misses
system.cpu.dcache.overall_misses::total       3618178                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2674365                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2674365                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher 216190611668                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  14116545750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 230307157418                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.018337                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.078749                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher      3109387                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       943813                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4053200                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.switch_cpus.data           92                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           92                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetcher.num_hwpf_issued      6510710                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit       343617                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified      7032790                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage        203482                       # number of prefetches that crossed the page
system.cpu.dcache.replacements                4049399                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0          227                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          440                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::0          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::1          241                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             12.364722                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        415811375                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   774.551105                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   249.366513                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.756398                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.243522                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999920                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          667                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1025          357                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.651367                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1025     0.348633                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.sampled_refs           4049399                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         415811375                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.917618                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50069691                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      807268655801000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.dcache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.dcache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.dcache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.dcache.unused_prefetches            127733                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks      3220554                       # number of writebacks
system.cpu.dcache.writebacks::total           3220554                       # number of writebacks
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.dtb_walker_cache.ReadReq_accesses::.switch_cpus.dtb.walker        23168                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total        23168                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::.switch_cpus.dtb.walker 18904.261237                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 18904.261237                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 18404.261237                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 18404.261237                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_hits::.switch_cpus.dtb.walker        18674                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total        18674                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_miss_latency::.switch_cpus.dtb.walker     84955750                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_latency::total     84955750                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_rate::.switch_cpus.dtb.walker     0.193974                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.193974                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_misses::.switch_cpus.dtb.walker         4494                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total         4494                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::.switch_cpus.dtb.walker     82708750                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total     82708750                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.193974                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.193974                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::.switch_cpus.dtb.walker         4494                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total         4494                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.demand_accesses::.switch_cpus.dtb.walker        23168                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total        23168                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_avg_miss_latency::.switch_cpus.dtb.walker 18904.261237                       # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 18904.261237                       # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 18404.261237                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 18404.261237                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_hits::.switch_cpus.dtb.walker        18674                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total        18674                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_miss_latency::.switch_cpus.dtb.walker     84955750                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::total     84955750                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_rate::.switch_cpus.dtb.walker     0.193974                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::total     0.193974                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_misses::.switch_cpus.dtb.walker         4494                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total         4494                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::.switch_cpus.dtb.walker     82708750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total     82708750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.193974                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.193974                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_misses::.switch_cpus.dtb.walker         4494                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::total         4494                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.overall_accesses::.switch_cpus.dtb.walker        23168                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total        23168                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_avg_miss_latency::.switch_cpus.dtb.walker 18904.261237                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 18904.261237                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 18404.261237                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 18404.261237                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_hits::.switch_cpus.dtb.walker        18674                       # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total        18674                       # number of overall hits
system.cpu.dtb_walker_cache.overall_miss_latency::.switch_cpus.dtb.walker     84955750                       # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::total     84955750                       # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_rate::.switch_cpus.dtb.walker     0.193974                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::total     0.193974                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_misses::.switch_cpus.dtb.walker         4494                       # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total         4494                       # number of overall misses
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::.switch_cpus.dtb.walker     82708750                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total     82708750                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.193974                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.193974                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_misses::.switch_cpus.dtb.walker         4494                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::total         4494                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.replacements         4435                       # number of replacements
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::1            2                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::3            6                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::4            8                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.avg_refs     4.872711                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses        50830                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.occ_blocks::.switch_cpus.dtb.walker    15.826322                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::.switch_cpus.dtb.walker     0.989145                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total     0.989145                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.sampled_refs         4478                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses        50830                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse    15.826322                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs        21820                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle 807268655648000                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.dtb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.dtb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.dtb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.icache.DataMeta::0                       0                       # Distribution of access
system.cpu.icache.DataMeta::1                       0                       # Distribution of access
system.cpu.icache.DataMeta::2                       0                       # Distribution of access
system.cpu.icache.DataMeta::3                       0                       # Distribution of access
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      8741469                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8741469                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 38851.313454                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38851.313454                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 38359.775641                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38359.775641                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      8727384                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8727384                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    547220750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    547220750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.001611                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001611                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        14085                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14085                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         2853                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2853                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    430857000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    430857000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.001285                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001285                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        11232                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        11232                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.switch_cpus.inst      8741469                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8741469                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 38851.313454                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38851.313454                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 38359.775641                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38359.775641                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.switch_cpus.inst      8727384                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8727384                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    547220750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    547220750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.001611                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001611                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.switch_cpus.inst        14085                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14085                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         2853                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2853                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    430857000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    430857000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.001285                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001285                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        11232                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        11232                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.switch_cpus.inst      8741469                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8741469                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 38851.313454                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38851.313454                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 38359.775641                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38359.775641                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.switch_cpus.inst      8727384                       # number of overall hits
system.cpu.icache.overall_hits::total         8727384                       # number of overall hits
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    547220750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    547220750                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.001611                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001611                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.switch_cpus.inst        14085                       # number of overall misses
system.cpu.icache.overall_misses::total         14085                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         2853                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2853                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    430857000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    430857000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.001285                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001285                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        11232                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        11232                       # number of overall MSHR misses
system.cpu.icache.replacements                  10720                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1025::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::3          146                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::4          350                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs            219.405784                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         34977108                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   484.902088                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.947074                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.947074                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1025          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.sampled_refs             10720                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          34977108                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           484.902088                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2352030                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      807268655642000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.icache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.icache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.icache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.icache.writebacks::.writebacks        10720                       # number of writebacks
system.cpu.icache.writebacks::total             10720                       # number of writebacks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.itb_walker_cache.ReadReq_accesses::.switch_cpus.itb.walker          336                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::total          336                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::.switch_cpus.itb.walker 52873.376623                       # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 52873.376623                       # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.switch_cpus.itb.walker 52373.376623                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 52373.376623                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_hits::.switch_cpus.itb.walker          259                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::total          259                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_miss_latency::.switch_cpus.itb.walker      4071250                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_latency::total      4071250                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_rate::.switch_cpus.itb.walker     0.229167                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.229167                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_misses::.switch_cpus.itb.walker           77                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::.switch_cpus.itb.walker      4032750                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total      4032750                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::.switch_cpus.itb.walker     0.229167                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.229167                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::.switch_cpus.itb.walker           77                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::total           77                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.demand_accesses::.switch_cpus.itb.walker          336                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::total          336                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_avg_miss_latency::.switch_cpus.itb.walker 52873.376623                       # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::total 52873.376623                       # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::.switch_cpus.itb.walker 52373.376623                       # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 52373.376623                       # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_hits::.switch_cpus.itb.walker          259                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::total          259                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_miss_latency::.switch_cpus.itb.walker      4071250                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::total      4071250                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_rate::.switch_cpus.itb.walker     0.229167                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::total     0.229167                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_misses::.switch_cpus.itb.walker           77                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::total           77                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_mshr_miss_latency::.switch_cpus.itb.walker      4032750                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::total      4032750                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_rate::.switch_cpus.itb.walker     0.229167                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.229167                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_misses::.switch_cpus.itb.walker           77                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::total           77                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.overall_accesses::.switch_cpus.itb.walker          336                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total          336                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_avg_miss_latency::.switch_cpus.itb.walker 52873.376623                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::total 52873.376623                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::.switch_cpus.itb.walker 52373.376623                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 52373.376623                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_hits::.switch_cpus.itb.walker          259                       # number of overall hits
system.cpu.itb_walker_cache.overall_hits::total          259                       # number of overall hits
system.cpu.itb_walker_cache.overall_miss_latency::.switch_cpus.itb.walker      4071250                       # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::total      4071250                       # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_rate::.switch_cpus.itb.walker     0.229167                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::total     0.229167                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_misses::.switch_cpus.itb.walker           77                       # number of overall misses
system.cpu.itb_walker_cache.overall_misses::total           77                       # number of overall misses
system.cpu.itb_walker_cache.overall_mshr_miss_latency::.switch_cpus.itb.walker      4032750                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::total      4032750                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_rate::.switch_cpus.itb.walker     0.229167                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.229167                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_misses::.switch_cpus.itb.walker           77                       # number of overall MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::total           77                       # number of overall MSHR misses
system.cpu.itb_walker_cache.replacements           61                       # number of replacements
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1025::4           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.avg_refs     4.786885                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses          749                       # Number of data accesses
system.cpu.itb_walker_cache.tags.occ_blocks::.switch_cpus.itb.walker    13.659451                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus.itb.walker     0.853716                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total     0.853716                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.sampled_refs           61                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses          749                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse    13.659451                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs          292                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle 807268655317000                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.itb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.itb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.itb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_misses::.writebacks         1162                       # number of CleanEvict MSHR misses
system.cpu.l2cache.CleanEvict_mshr_misses::total         1162                       # number of CleanEvict MSHR misses
system.cpu.l2cache.DataMeta::0                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::1                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::2                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::3                      0                       # Distribution of access
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 104271.958026                       # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 104271.958026                       # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_mshr_miss_latency::.cpu.l2cache.prefetcher 316655480388                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_latency::total 316655480388                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_rate::.cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_misses::.cpu.l2cache.prefetcher      3036823                       # number of HardPFReq MSHR misses
system.cpu.l2cache.HardPFReq_mshr_misses::total      3036823                       # number of HardPFReq MSHR misses
system.cpu.l2cache.ReadCleanReq_accesses::.switch_cpus.inst        11232                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total        11232                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83739.895554                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 83739.895554                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 84944.602990                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 84944.602990                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_hits::.switch_cpus.inst         6531                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total         6531                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_miss_latency::.switch_cpus.inst    393661249                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total    393661249                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_rate::.switch_cpus.inst     0.418536                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.418536                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_misses::.switch_cpus.inst         4701                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total         4701                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_mshr_hits::.switch_cpus.inst          152                       # number of ReadCleanReq MSHR hits
system.cpu.l2cache.ReadCleanReq_mshr_hits::total          152                       # number of ReadCleanReq MSHR hits
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    386412999                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    386412999                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.405004                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.405004                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_misses::.switch_cpus.inst         4549                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total         4549                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data       766918                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total       766918                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 88782.410165                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 88782.410165                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 108548.208104                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 108548.208104                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data       691363                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total       691363                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data   6707955000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total   6707955000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.098518                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.098518                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data        75555                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total        75555                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_mshr_hits::.switch_cpus.data        21534                       # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_hits::total        21534                       # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data   5863882750                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   5863882750                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.070439                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.070439                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data        54021                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total        54021                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher      3109387                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.dtb.walker         4447                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.itb.walker           77                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.data       174118                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total      3288029                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 90403.297703                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.dtb.walker 70259.124088                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.itb.walker 91505.952381                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 56134.566543                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 89498.512474                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 109239.848675                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 70259.124088                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.itb.walker 91505.952381                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 105930.337799                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 109113.603185                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher       765263                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.dtb.walker         3488                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.itb.walker           35                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.data       111099                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total       879885                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher 211916539825                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.dtb.walker     67378500                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.itb.walker      3843250                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.data   3537544249                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total 215525305824                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.753886                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.dtb.walker     0.215651                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.itb.walker     0.545455                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.361933                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.732397                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher      2344124                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.dtb.walker          959                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.itb.walker           42                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.data        63019                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total      2408144                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher      1390050                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.switch_cpus.data        37119                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total      1427169                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher 104222899385                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.dtb.walker     67378500                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.itb.walker      3843250                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   2743595749                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 107037716884                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.306837                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.215651                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.itb.walker     0.545455                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.148750                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.298347                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       954074                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.dtb.walker          959                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.itb.walker           42                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.data        25900                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total       980975                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.UpgradeReq_accesses::.switch_cpus.data         2794                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total         2794                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus.data 13754.310345                       # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 13754.310345                       # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 16206.896552                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 16206.896552                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_hits::.switch_cpus.data         2736                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total         2736                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_miss_latency::.switch_cpus.data       797750                       # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total       797750                       # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_rate::.switch_cpus.data     0.020759                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total     0.020759                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_misses::.switch_cpus.data           58                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total           58                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus.data       940000                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total       940000                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.020759                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total     0.020759                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_misses::.switch_cpus.data           58                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total           58                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.WriteReq_mshr_uncacheable::.switch_cpus.data           92                       # number of WriteReq MSHR uncacheable
system.cpu.l2cache.WriteReq_mshr_uncacheable::total           92                       # number of WriteReq MSHR uncacheable
system.cpu.l2cache.WritebackClean_accesses::.writebacks        10720                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total        10720                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_hits::.writebacks        10720                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total        10720                       # number of WritebackClean hits
system.cpu.l2cache.WritebackDirty_accesses::.writebacks      3220554                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total      3220554                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_hits::.writebacks      3220554                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total      3220554                       # number of WritebackDirty hits
system.cpu.l2cache.avg_blocked_cycles::no_mshrs    56.428571                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_mshrs          790                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.demand_accesses::.cpu.dcache.prefetcher      3109387                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.dtb.walker         4447                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.itb.walker           77                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.inst        11232                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data       941036                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total      4066179                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 90403.297703                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.dtb.walker 70259.124088                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.itb.walker 91505.952381                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.inst 83739.895554                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 73935.220525                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 89465.890561                       # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 109239.848675                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 70259.124088                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.itb.walker 91505.952381                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84944.602990                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 107699.834824                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 108978.459454                       # average overall mshr miss latency
system.cpu.l2cache.demand_hits::.cpu.dcache.prefetcher       765263                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.dtb.walker         3488                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.itb.walker           35                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.inst         6531                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.data       802462                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total         1577779                       # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency::.cpu.dcache.prefetcher 211916539825                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.dtb.walker     67378500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.itb.walker      3843250                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.inst    393661249                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data  10245499249                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 222626922073                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.753886                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.dtb.walker     0.215651                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.itb.walker     0.545455                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.inst     0.418536                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.147257                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.611975                       # miss rate for demand accesses
system.cpu.l2cache.demand_misses::.cpu.dcache.prefetcher      2344124                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.dtb.walker          959                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.itb.walker           42                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.inst         4701                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data       138574                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total       2488400                       # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher      1390050                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.switch_cpus.inst          152                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.switch_cpus.data        58653                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total      1448855                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher 104222899385                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.dtb.walker     67378500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.itb.walker      3843250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.inst    386412999                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data   8607478499                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 113288012633                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.306837                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.215651                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.itb.walker     0.545455                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.inst     0.405004                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.084929                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.255656                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher       954074                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.dtb.walker          959                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.itb.walker           42                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.inst         4549                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data        79921                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total      1039545                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_accesses::.cpu.dcache.prefetcher      3109387                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.dtb.walker         4447                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.itb.walker           77                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.inst        11232                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data       941036                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total      4066179                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 90403.297703                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.dtb.walker 70259.124088                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.itb.walker 91505.952381                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.inst 83739.895554                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 73935.220525                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 89465.890561                       # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 109239.848675                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 104271.958026                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 70259.124088                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.itb.walker 91505.952381                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84944.602990                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 107699.834824                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 105472.198050                       # average overall mshr miss latency
system.cpu.l2cache.overall_hits::.cpu.dcache.prefetcher       765263                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.dtb.walker         3488                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.itb.walker           35                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.inst         6531                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.data       802462                       # number of overall hits
system.cpu.l2cache.overall_hits::total        1577779                       # number of overall hits
system.cpu.l2cache.overall_miss_latency::.cpu.dcache.prefetcher 211916539825                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.dtb.walker     67378500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.itb.walker      3843250                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.inst    393661249                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data  10245499249                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 222626922073                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.753886                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.dtb.walker     0.215651                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.itb.walker     0.545455                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.inst     0.418536                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.147257                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.611975                       # miss rate for overall accesses
system.cpu.l2cache.overall_misses::.cpu.dcache.prefetcher      2344124                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.dtb.walker          959                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.itb.walker           42                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.inst         4701                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data       138574                       # number of overall misses
system.cpu.l2cache.overall_misses::total      2488400                       # number of overall misses
system.cpu.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher      1390050                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.switch_cpus.inst          152                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.switch_cpus.data        58653                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total      1448855                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher 104222899385                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.l2cache.prefetcher 316655480388                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.dtb.walker     67378500                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.itb.walker      3843250                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.inst    386412999                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data   8607478499                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 429943493021                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.306837                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.215651                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.itb.walker     0.545455                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.inst     0.405004                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.084929                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     1.002506                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher       954074                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.l2cache.prefetcher      3036823                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.dtb.walker          959                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.itb.walker           42                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.inst         4549                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data        79921                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total      4076368                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_misses::.switch_cpus.data           92                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.overall_mshr_uncacheable_misses::total           92                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.prefetcher.num_hwpf_issued      3691163                       # number of hwpf issued
system.cpu.l2cache.prefetcher.pfBufferHit        30446                       # number of redundant prefetches already in prefetch queue
system.cpu.l2cache.prefetcher.pfIdentified      4893280                       # number of prefetch candidates identified
system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.l2cache.prefetcher.pfSpanPage        83520                       # number of prefetches that crossed the page
system.cpu.l2cache.replacements               4080431                       # number of replacements
system.cpu.l2cache.tags.age_task_id_blocks_1022::0          334                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::1         3095                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::2          506                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::0            7                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::1          147                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::2            7                       # Occupied blocks per task id
system.cpu.l2cache.tags.avg_refs             2.379222                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.data_accesses        69147655                       # Number of data accesses
system.cpu.l2cache.tags.occ_blocks::.writebacks     6.973557                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   994.142912                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.l2cache.prefetcher  3010.149170                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.dtb.walker     0.718771                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.itb.walker     0.026617                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.inst     2.995382                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data    79.748017                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.001703                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.242711                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.l2cache.prefetcher     0.734900                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.dtb.walker     0.000175                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.itb.walker     0.000006                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.inst     0.000731                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.019470                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.999696                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1022         3935                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_blocks::1025          161                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1022     0.960693                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.occ_task_id_percent::1025     0.039307                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.sampled_refs          4080431                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.tag_accesses         69147655                       # Number of tag accesses
system.cpu.l2cache.tags.tagsinuse         4094.754426                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs            9708253                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle     807268655306500                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tlbTagged.rdAccesses             0                       # TLB accesses on read requests
system.cpu.l2cache.tlbTagged.rdMisses               0                       # TLB misses on read requests
system.cpu.l2cache.tlbTagged.wrAccesses             0                       # TLB accesses on write requests
system.cpu.l2cache.tlbTagged.wrMisses               0                       # TLB misses on write requests
system.cpu.l2cache.unused_prefetches            21342                       # number of HardPF blocks evicted w/o reference
system.cpu.l2cache.writebacks::.writebacks      3221695                       # number of writebacks
system.cpu.l2cache.writebacks::total          3221695                       # number of writebacks
system.cpu.numCoalescedMMIO                         0                       # number of coalesced memory mapped IO requests
system.cpu.numCycles                           164823                       # number of cpu cycles simulated
system.cpu.numExitSignal                            1                       # exits due to signal delivery
system.cpu.numHalt                                  0                       # number of VM exits due to wait for interrupt instructions
system.cpu.numHypercalls                            0                       # number of hypercalls
system.cpu.numIO                                    0                       # number of VM exits due to legacy IO
system.cpu.numInterrupts                            0                       # number of interrupts delivered
system.cpu.numMMIO                                  0                       # number of VM exits due to memory mapped IO
system.cpu.numVMExits                               1                       # total number of KVM exits
system.cpu.numVMHalfEntries                         0                       # number of KVM entries to finalize pending operations
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        33184                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     12156017                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side          215                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side        13376                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total          12202792                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      1404928                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    465342896                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side         4928                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side       284608                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total          467037360                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy     3731168113                       # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization          4.1                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy       9599529                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy    3653920089                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization          4.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer2.occupancy         68208                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer3.occupancy       3613773                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.snoopTraffic             206194112                       # Total snoop traffic (bytes)
system.cpu.toL2Bus.snoop_fanout::samples     12590912                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean        0.001683                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev       0.041534                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0           12570002     99.83%     99.83% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1              20628      0.16%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2                282      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::3                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::4                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total       12590912                       # Request fanout histogram
system.cpu.toL2Bus.snoop_filter.hit_multi_requests          866                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops          240                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_requests      4067328                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops        19844                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_requests      8133639                       # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.tot_snoops        20084                       # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoops                     8521844                       # Total snoops (count)
system.cpu.toL2Bus.trans_dist::ReadResp       3299308                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteReq            92                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteResp           92                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty      6442290                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackClean        10720                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict      1697564                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::HardPFReq      4435838                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq         2794                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp         2794                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq       766918                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp       766918                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq        11232                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq      3288076                       # Transaction distribution
system.iocache.DataMeta::0                          0                       # Distribution of access
system.iocache.DataMeta::1                          0                       # Distribution of access
system.iocache.DataMeta::2                          0                       # Distribution of access
system.iocache.DataMeta::3                          0                       # Distribution of access
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tlbTagged.rdAccesses                 0                       # TLB accesses on read requests
system.iocache.tlbTagged.rdMisses                   0                       # TLB misses on read requests
system.iocache.tlbTagged.wrAccesses                 0                       # TLB accesses on write requests
system.iocache.tlbTagged.wrMisses                   0                       # TLB misses on write requests
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_misses::.writebacks         4671                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          4671                       # number of CleanEvict MSHR misses
system.l3.DataMeta::0                               0                       # Distribution of access
system.l3.DataMeta::1                               0                       # Distribution of access
system.l3.DataMeta::2                               0                       # Distribution of access
system.l3.DataMeta::3                               0                       # Distribution of access
system.l3.ReadExReq_accesses::.switch_cpus.data        54021                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             54021                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_avg_miss_latency::.switch_cpus.data 108695.772041                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 108695.772041                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 108695.772041                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 108695.772041                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus.data         1064                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  1064                       # number of ReadExReq hits
system.l3.ReadExReq_miss_latency::.switch_cpus.data   5756202000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    5756202000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_rate::.switch_cpus.data     0.980304                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.980304                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_misses::.switch_cpus.data        52957                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               52957                       # number of ReadExReq misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus.data   5756202000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   5756202000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.980304                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.980304                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_misses::.switch_cpus.data        52957                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          52957                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_accesses::.cpu.dcache.prefetcher       954713                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.cpu.l2cache.prefetcher      3034202                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.dtb.walker          959                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.itb.walker           42                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.inst         4549                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.data        25901                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       4020366                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 108501.896544                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.cpu.l2cache.prefetcher 104326.223908                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.dtb.walker 99965.503247                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.itb.walker 89702.380952                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 89468.495935                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.data 111803.702113                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 105342.611104                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 108501.895489                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 104326.222918                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 99965.503247                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.itb.walker 89702.380952                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 89468.436394                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 111803.681280                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 105342.609918                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_hits::.cpu.dcache.prefetcher        10792                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.cpu.l2cache.prefetcher        17425                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.dtb.walker          343                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.inst          367                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.data         1996                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             30923                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher 102417218688                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.cpu.l2cache.prefetcher 314728952783                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.dtb.walker     61578750                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.itb.walker      3767500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.inst    374157250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.data   2672667499                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 420258342470                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.988696                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.cpu.l2cache.prefetcher     0.994257                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.dtb.walker     0.642336                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.itb.walker            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.inst     0.919323                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.data     0.922937                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.992308                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_misses::.cpu.dcache.prefetcher       943921                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.cpu.l2cache.prefetcher      3016777                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.dtb.walker          616                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.itb.walker           42                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.inst         4182                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.data        23905                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         3989443                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher 102417217692                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.cpu.l2cache.prefetcher 314728949795                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.dtb.walker     61578750                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.itb.walker      3767500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst    374157001                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   2672667001                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 420258337739                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.988696                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.cpu.l2cache.prefetcher     0.994257                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.642336                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst     0.919323                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.922937                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.992308                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       943921                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.cpu.l2cache.prefetcher      3016777                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.dtb.walker          616                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.itb.walker           42                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.inst         4182                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.data        23905                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      3989443                       # number of ReadSharedReq MSHR misses
system.l3.UpgradeReq_accesses::.switch_cpus.data           58                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               58                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_avg_miss_latency::.switch_cpus.data 15577.777778                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 15577.777778                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 16333.311111                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 16333.311111                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_hits::.switch_cpus.data           13                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l3.UpgradeReq_miss_latency::.switch_cpus.data       701000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total       701000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_rate::.switch_cpus.data     0.775862                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.775862                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_misses::.switch_cpus.data           45                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 45                       # number of UpgradeReq misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus.data       734999                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       734999                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.775862                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.775862                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus.data           45                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            45                       # number of UpgradeReq MSHR misses
system.l3.WriteReq_mshr_uncacheable::.switch_cpus.data           92                       # number of WriteReq MSHR uncacheable
system.l3.WriteReq_mshr_uncacheable::total           92                       # number of WriteReq MSHR uncacheable
system.l3.WritebackDirty_accesses::.writebacks      3221695                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      3221695                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_hits::.writebacks      3221695                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          3221695                       # number of WritebackDirty hits
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.demand_accesses::.cpu.dcache.prefetcher       954713                       # number of demand (read+write) accesses
system.l3.demand_accesses::.cpu.l2cache.prefetcher      3034202                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.dtb.walker          959                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.itb.walker           42                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.inst         4549                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.data        79922                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              4074387                       # number of demand (read+write) accesses
system.l3.demand_avg_miss_latency::.cpu.dcache.prefetcher 108501.896544                       # average overall miss latency
system.l3.demand_avg_miss_latency::.cpu.l2cache.prefetcher 104326.223908                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.dtb.walker 99965.503247                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.itb.walker 89702.380952                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.inst 89468.495935                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.data 109662.375413                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 105386.538806                       # average overall miss latency
system.l3.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 108501.895489                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 104326.222918                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 99965.503247                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.itb.walker 89702.380952                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.inst 89468.436394                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.data 109662.368934                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 105386.537636                       # average overall mshr miss latency
system.l3.demand_hits::.cpu.dcache.prefetcher        10792                       # number of demand (read+write) hits
system.l3.demand_hits::.cpu.l2cache.prefetcher        17425                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.dtb.walker          343                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.inst          367                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.data         3060                       # number of demand (read+write) hits
system.l3.demand_hits::total                    31987                       # number of demand (read+write) hits
system.l3.demand_miss_latency::.cpu.dcache.prefetcher 102417218688                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.cpu.l2cache.prefetcher 314728952783                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.dtb.walker     61578750                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.itb.walker      3767500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.inst    374157250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.data   8428869499                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     426014544470                       # number of demand (read+write) miss cycles
system.l3.demand_miss_rate::.cpu.dcache.prefetcher     0.988696                       # miss rate for demand accesses
system.l3.demand_miss_rate::.cpu.l2cache.prefetcher     0.994257                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.dtb.walker     0.642336                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.itb.walker            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.inst     0.919323                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.data     0.961713                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.992149                       # miss rate for demand accesses
system.l3.demand_misses::.cpu.dcache.prefetcher       943921                       # number of demand (read+write) misses
system.l3.demand_misses::.cpu.l2cache.prefetcher      3016777                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.dtb.walker          616                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.itb.walker           42                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.inst         4182                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.data        76862                       # number of demand (read+write) misses
system.l3.demand_misses::total                4042400                       # number of demand (read+write) misses
system.l3.demand_mshr_miss_latency::.cpu.dcache.prefetcher 102417217692                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.cpu.l2cache.prefetcher 314728949795                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.dtb.walker     61578750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.itb.walker      3767500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.inst    374157001                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.data   8428869001                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 426014539739                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.988696                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.cpu.l2cache.prefetcher     0.994257                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.642336                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.itb.walker            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.inst     0.919323                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.data     0.961713                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.992149                       # mshr miss rate for demand accesses
system.l3.demand_mshr_misses::.cpu.dcache.prefetcher       943921                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.cpu.l2cache.prefetcher      3016777                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.dtb.walker          616                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.itb.walker           42                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.inst         4182                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.data        76862                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           4042400                       # number of demand (read+write) MSHR misses
system.l3.overall_accesses::.cpu.dcache.prefetcher       954713                       # number of overall (read+write) accesses
system.l3.overall_accesses::.cpu.l2cache.prefetcher      3034202                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.dtb.walker          959                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.itb.walker           42                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.inst         4549                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.data        79922                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             4074387                       # number of overall (read+write) accesses
system.l3.overall_avg_miss_latency::.cpu.dcache.prefetcher 108501.896544                       # average overall miss latency
system.l3.overall_avg_miss_latency::.cpu.l2cache.prefetcher 104326.223908                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.dtb.walker 99965.503247                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.itb.walker 89702.380952                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.inst 89468.495935                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.data 109662.375413                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 105386.538806                       # average overall miss latency
system.l3.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 108501.895489                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 104326.222918                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 99965.503247                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.itb.walker 89702.380952                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.inst 89468.436394                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.data 109662.368934                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 105386.537636                       # average overall mshr miss latency
system.l3.overall_hits::.cpu.dcache.prefetcher        10792                       # number of overall hits
system.l3.overall_hits::.cpu.l2cache.prefetcher        17425                       # number of overall hits
system.l3.overall_hits::.switch_cpus.dtb.walker          343                       # number of overall hits
system.l3.overall_hits::.switch_cpus.inst          367                       # number of overall hits
system.l3.overall_hits::.switch_cpus.data         3060                       # number of overall hits
system.l3.overall_hits::total                   31987                       # number of overall hits
system.l3.overall_miss_latency::.cpu.dcache.prefetcher 102417218688                       # number of overall miss cycles
system.l3.overall_miss_latency::.cpu.l2cache.prefetcher 314728952783                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.dtb.walker     61578750                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.itb.walker      3767500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.inst    374157250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.data   8428869499                       # number of overall miss cycles
system.l3.overall_miss_latency::total    426014544470                       # number of overall miss cycles
system.l3.overall_miss_rate::.cpu.dcache.prefetcher     0.988696                       # miss rate for overall accesses
system.l3.overall_miss_rate::.cpu.l2cache.prefetcher     0.994257                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.dtb.walker     0.642336                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.itb.walker            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.inst     0.919323                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.data     0.961713                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.992149                       # miss rate for overall accesses
system.l3.overall_misses::.cpu.dcache.prefetcher       943921                       # number of overall misses
system.l3.overall_misses::.cpu.l2cache.prefetcher      3016777                       # number of overall misses
system.l3.overall_misses::.switch_cpus.dtb.walker          616                       # number of overall misses
system.l3.overall_misses::.switch_cpus.itb.walker           42                       # number of overall misses
system.l3.overall_misses::.switch_cpus.inst         4182                       # number of overall misses
system.l3.overall_misses::.switch_cpus.data        76862                       # number of overall misses
system.l3.overall_misses::total               4042400                       # number of overall misses
system.l3.overall_mshr_miss_latency::.cpu.dcache.prefetcher 102417217692                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.cpu.l2cache.prefetcher 314728949795                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.dtb.walker     61578750                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.itb.walker      3767500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.inst    374157001                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.data   8428869001                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 426014539739                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.988696                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.cpu.l2cache.prefetcher     0.994257                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.642336                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.itb.walker            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.inst     0.919323                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.data     0.961713                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.992149                       # mshr miss rate for overall accesses
system.l3.overall_mshr_misses::.cpu.dcache.prefetcher       943921                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.cpu.l2cache.prefetcher      3016777                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.dtb.walker          616                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.itb.walker           42                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.inst         4182                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.data        76862                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          4042400                       # number of overall MSHR misses
system.l3.overall_mshr_uncacheable_misses::.switch_cpus.data           92                       # number of overall MSHR uncacheable misses
system.l3.overall_mshr_uncacheable_misses::total           92                       # number of overall MSHR uncacheable misses
system.l3.replacements                        4009745                       # number of replacements
system.l3.tags.age_task_id_blocks_1022::0          334                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::1         3137                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::2        28470                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::3          158                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::0            7                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::1          128                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::2          524                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::3           10                       # Occupied blocks per task id
system.l3.tags.avg_refs                      2.014548                       # Average number of references to valid blocks.
system.l3.tags.data_accesses                134346785                       # Number of data accesses
system.l3.tags.occ_blocks::.writebacks       0.962165                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.dcache.prefetcher  7834.809034                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.l2cache.prefetcher 24182.619285                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.dtb.walker     5.740021                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.itb.walker     0.277035                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst    34.469356                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   625.650951                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000029                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.dcache.prefetcher     0.239099                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.l2cache.prefetcher     0.737995                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.dtb.walker     0.000175                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.itb.walker     0.000008                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.001052                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.019093                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.997453                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1022         32099                       # Occupied blocks per task id
system.l3.tags.occ_task_id_blocks::1025           669                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1022     0.979584                       # Percentage of cache occupancy per task id
system.l3.tags.occ_task_id_percent::1025     0.020416                       # Percentage of cache occupancy per task id
system.l3.tags.sampled_refs                   4009745                       # Sample count of references to valid blocks.
system.l3.tags.tag_accesses                 134346785                       # Number of tag accesses
system.l3.tags.tagsinuse                 32684.527846                       # Cycle average of tags in use
system.l3.tags.total_refs                     8077824                       # Total number of references to valid blocks.
system.l3.tags.warmup_cycle              807268655306000                       # Cycle when the warmup percentage was hit.
system.l3.tlbTagged.rdAccesses                      0                       # TLB accesses on read requests
system.l3.tlbTagged.rdMisses                        0                       # TLB misses on read requests
system.l3.tlbTagged.wrAccesses                      0                       # TLB accesses on write requests
system.l3.tlbTagged.wrMisses                        0                       # TLB misses on write requests
system.l3.writebacks::.writebacks             3168285                       # number of writebacks
system.l3.writebacks::total                   3168285                       # number of writebacks
system.mem_ctrls0.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                   2751982.08                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               45509.24                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.writebacks::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.dcache.prefetcher::samples      6216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.l2cache.prefetcher::samples     13688.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.dtb.walker::samples       123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.itb.walker::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples      4006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples      3690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    28017.24                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       19.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    21.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      3.60                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     1.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     42.73                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.10                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.10                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst      2810752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         2810752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu.dcache.prefetcher      5098085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu.l2cache.prefetcher     10032688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.dtb.walker        86301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.itb.walker         2105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.inst      2810752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data      3423280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             21453212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks       1719709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu.dcache.prefetcher      5098085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu.l2cache.prefetcher     10032688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.dtb.walker        86301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.itb.walker         2105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst      2810752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data      3423280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            23172921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks       1719709                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             1719709                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples         5979                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   296.782740                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   231.734319                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   215.213461                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          837     14.00%     14.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         2005     33.53%     47.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         1715     28.68%     76.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          523      8.75%     84.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          329      5.50%     90.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          174      2.91%     93.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          178      2.98%     96.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          102      1.71%     98.06% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          116      1.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total         5979                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               1774464                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                1956864                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                 182400                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys              156864                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst       256384                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       256384                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu.dcache.prefetcher       465024                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu.l2cache.prefetcher       915136                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.dtb.walker         7872                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.itb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.inst       256384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data       312256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           1956864                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks       156864                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         156864                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.cpu.dcache.prefetcher         7266                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.cpu.l2cache.prefetcher        14299                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.dtb.walker          123                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.itb.walker            3                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst         4006                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data         4879                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.cpu.dcache.prefetcher     41535.15                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.cpu.l2cache.prefetcher     39772.89                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.dtb.walker     42571.37                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.itb.walker     39235.33                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     46073.37                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     41270.41                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.cpu.dcache.prefetcher       397824                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.cpu.l2cache.prefetcher       876032                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.dtb.walker         7872                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.itb.walker          192                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst       256384                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data       236160                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.cpu.dcache.prefetcher 4361367.202185143717                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.cpu.l2cache.prefetcher 9603988.781130991876                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.dtb.walker 86301.184985323780                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.itb.walker 2104.906950861556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2810752.415050464217                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 2589035.549559713341                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.cpu.dcache.prefetcher    301794405                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.cpu.l2cache.prefetcher    568712516                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.dtb.walker      5236278                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.itb.walker       117706                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst    184569920                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data    201358331                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.writebacks         2451                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls0.mergedWrBursts                 2398                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState              72344                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.cpu.dcache.prefetcher         7266                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.cpu.l2cache.prefetcher        14299                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.dtb.walker          123                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.itb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst         4006                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data         4879                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              30576                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks         2451                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              2451                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   78.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0             1731                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               28                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             1117                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3              200                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4              514                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             1416                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6              494                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             1034                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8              528                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             1584                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10             890                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            1855                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            1722                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            1716                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14             559                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            1257                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::16             496                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::17              15                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::18               9                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::19             399                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::20             703                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::21             697                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::22             221                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::23            1400                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::24             367                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::25             685                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::26            1849                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::27            1436                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::28             855                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::29             752                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::30            1015                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::31             182                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::16               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::17               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::18               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::19               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::20               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::21               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::22               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::23               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::24               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::25               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::26               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::27               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::28               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::29               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::30               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::31               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000000939424                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.rdQLenPdf::0                   5485                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   4968                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   4277                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   3048                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   2767                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1809                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                   1370                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                   1011                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    766                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                    637                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                   387                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                   301                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                   250                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                   181                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                   156                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                   113                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                    76                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                    35                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                    32                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                    26                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                    13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                    30576                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                30576                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                      30576                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                78.44                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                   21747                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                  2850                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                  92383032                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                  90889712000                       # Total gap between requests
system.mem_ctrls0.totMemAccLat             1261789156                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                   776805964                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                    2451                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                2451                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                      2451                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy        2639912216.558455                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy            5114753.280000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           422.790903                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE  85468337072                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF   4100250000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   1646836428                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy        27947695632.322723                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy            9029506.752000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy           45655610.448000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        7917647763.562332                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy          38565055482.923080                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy        2629201672.490462                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy            4208755.824000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           422.559764                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE  85491210477                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF   4100250000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   1623963023                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy        27955089713.506729                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy            7430072.781600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy           30394101.494400                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        7917647763.562332                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy          38543972079.659096                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                     12708.24                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               66253.42                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.writebacks::samples   3165834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.dcache.prefetcher::samples    936605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.l2cache.prefetcher::samples   3002292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.dtb.walker::samples       493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.itb.walker::samples        39.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples       176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples     71975.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    48761.42                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                     2814.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  2814.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      6.30                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                     2221.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                  2221.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     58.34                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                       26.22                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   14.65                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                  11.56                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst       123488                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          123488                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu.dcache.prefetcher    657190540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu.l2cache.prefetcher   2106645604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.dtb.walker       345906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.itb.walker        27364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.inst       123488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     50505839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2814838741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks    2221261997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.dcache.prefetcher    657190540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.l2cache.prefetcher   2106645604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.dtb.walker       345906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.itb.walker        27364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst       123488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     50505839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          5036100738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks    2221261997                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          2221261997                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples       875766                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   524.509570                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   406.190581                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   340.354635                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        36938      4.22%      4.22% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       182957     20.89%     25.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       189799     21.67%     46.78% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        88033     10.05%     56.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        55575      6.35%     63.18% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        54654      6.24%     69.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        23390      2.67%     72.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        43023      4.91%     77.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       201397     23.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       875766                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM             256741120                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys              256756736                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                  15616                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              202610048                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys           202613376                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst        11264                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        11264                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu.dcache.prefetcher     59945920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu.l2cache.prefetcher    192158592                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.dtb.walker        31552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.itb.walker         2496                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.inst        11264                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data      4606912                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         256756736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    202613376                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      202613376                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.cpu.dcache.prefetcher       936655                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.cpu.l2cache.prefetcher      3002478                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.dtb.walker          493                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.itb.walker           39                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst          176                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data        71983                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.cpu.dcache.prefetcher     68724.36                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.cpu.l2cache.prefetcher     65391.04                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.dtb.walker     61887.01                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.itb.walker     50511.44                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     61810.86                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     69896.65                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.cpu.dcache.prefetcher     59942720                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.cpu.l2cache.prefetcher    192146688                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.dtb.walker        31552                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.itb.walker         2496                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst        11264                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data      4606400                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.cpu.dcache.prefetcher 657155458.237229108810                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.cpu.l2cache.prefetcher 2106515099.772013902664                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.dtb.walker 345906.375591582328                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.itb.walker 27363.790361200223                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 123487.874450544608                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 50500225.929420158267                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.cpu.dcache.prefetcher  64371018027                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.cpu.l2cache.prefetcher 196335153289                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.dtb.walker     30510297                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.itb.walker      1969946                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst     10878711                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data   5031370499                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.writebacks      3165834                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.writebacks   1636693.31                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.writebacks    202610048                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.writebacks 2221225512.237465858459                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.writebacks 5181499340170                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds       182238                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState            8791321                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2993985                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds       182239                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.cpu.dcache.prefetcher       936655                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.cpu.l2cache.prefetcher      3002478                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.dtb.walker          493                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.itb.walker           39                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst          176                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data        71983                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            4011824                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      3165834                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           3165834                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   87.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0           123536                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           124923                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           125287                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           124747                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           124605                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           125891                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           127451                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           126183                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           126907                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           127638                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          127939                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          125630                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          124995                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          125360                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          124551                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          124556                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::16          124814                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::17          124900                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::18          125077                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::19          126825                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::20          125403                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::21          124912                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::22          125032                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::23          124851                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::24          125200                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::25          125947                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::26          124508                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::27          125997                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::28          124464                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::29          124208                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::30          124264                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::31          124979                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            96737                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            98821                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            98628                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            98697                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            98407                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            98971                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            99185                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            99257                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            99655                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            99883                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          100493                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           99106                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           99071                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           98924                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           98582                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           98777                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::16           99032                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::17           99100                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::18           99172                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::19          100026                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::20           99293                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::21           99365                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::22           99001                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::23           98789                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::24           99015                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::25           98943                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::26           98564                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::27           98565                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::28           98308                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::29           98410                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::30           98374                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::31           98631                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000112507480                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.rdPerTurnAround::samples       182239                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     22.012742                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    74.137020                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511       182220     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-1023           18      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30720-31231            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       182239                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                 589827                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 602373                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 819542                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 582373                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                 384209                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                 314134                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                 237067                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                 203372                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                 153567                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                  87942                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                 24958                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                  6520                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                  4263                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                   319                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                   245                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                   194                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                   181                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                   149                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                   120                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                    95                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                    51                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                    31                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                    24                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                    12                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                  4011824                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              4011824                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                    4011824                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                87.04                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                 3491698                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                   244                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat               13366584560                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                  91215383250                       # Total gap between requests
system.mem_ctrls1.totMemAccLat           265780900769                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                195610343409                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples       182238                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.371618                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.240510                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     2.306150                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16          112087     61.51%     61.51% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            6021      3.30%     64.81% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           32270     17.71%     82.52% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            5400      2.96%     85.48% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            5552      3.05%     88.53% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21            6934      3.80%     92.33% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22            5897      3.24%     95.57% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23            2238      1.23%     96.80% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24            1846      1.01%     97.81% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25            1751      0.96%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26            1432      0.79%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27             366      0.20%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28             110      0.06%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::29             135      0.07%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::30              53      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::31              51      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::32              36      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::33               9      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::34               8      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::35               8      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::36              10      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::37               4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::38               3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::39               4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::40               1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::41               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::42               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::43               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::45               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::46               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::48               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       182238                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                 46625                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                 57915                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                 87452                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                115497                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                145167                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                166158                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                183532                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                201263                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                205074                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                219475                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                239090                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                242350                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                227445                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                221746                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                199636                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                197190                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                195738                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                185884                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                 10357                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                  6353                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                  3401                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                  2380                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                  1792                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                  1260                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                   932                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                   648                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                   443                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                   298                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                   205                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                   144                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                   101                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                    61                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                    42                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                    40                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                    24                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                    19                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                 3165834                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             3165834                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                   3165834                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               88.76                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                2809892                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy        39020947167.283501                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy            683649150.912003                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           667.782965                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE   7883786264                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF   4100250000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT  79231387236                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy        2834364344.582096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy            1206895434.645617                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy           5513779661.577536                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        7917647763.562332                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy          60912112673.092674                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy          3734829150.527983                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy        38443791216.045815                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy            682008687.360000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           665.493621                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE   9140735859                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF   4100250000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT  77974437641                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy        3232835580.306892                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy            1203999385.528819                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy           5489592748.214346                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        7917647763.562332                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy          60703289097.947914                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy          3733413716.928020                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l3.mem_side::system.cpu.interrupts.pio          184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls0.port        91041                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls1.port     12002733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     12093958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12093958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.cpu.interrupts.pio          368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls0.port      2113728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls1.port    459370112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    461484208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               461484208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.reqLayer1.occupancy              234964                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy            92723544                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer4.occupancy         22335025261                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              24.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy        20766756644                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             22.8                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4042537                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4042537    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4042537                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4009176                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8051374                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp            3989443                       # Transaction distribution
system.membus.trans_dist::WriteReq                 92                       # Transaction distribution
system.membus.trans_dist::WriteResp                92                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3168285                       # Transaction distribution
system.membus.trans_dist::CleanEvict           840644                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               45                       # Transaction distribution
system.membus.trans_dist::ReadExReq             52957                       # Transaction distribution
system.membus.trans_dist::ReadExResp            52957                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3989443                       # Transaction distribution
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     15660137                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect          146                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        97336                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     18787315                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      5033154                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     15660137                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     10626983                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        19022869                       # Number of BP lookups
system.switch_cpus.branchPred.loop_predictor.loopPredictorCorrect      4759537                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.loop_predictor.loopPredictorWrong     13775842                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.statistical_corrector.scPredictorCorrect      3255252                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.statistical_corrector.scPredictorWrong     15280127                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderCorrect          641                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderWrong           55                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageAltMatchProvider::0       266089                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::2       757904                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::4            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::6       416746                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::7            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::8            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::9       310824                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::10         6011                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::11       302322                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::12         1654                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::13       430768                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::14         1058                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::15        35926                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::16         1587                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::17        13848                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::18         2551                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::19         1313                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::20          958                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::21         2524                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::22         8400                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::24         7878                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::26        20548                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::28        25479                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::31            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::32        36938                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::33            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::34            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::35            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::36            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProviderCorrect        49288                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWouldHaveHit         3878                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWrong        46998                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageBimodalProviderCorrect     15874222                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus.branchPred.tage.tageBimodalProviderWrong          716                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::2        40168                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::4            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::6       897447                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::7            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::8            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::9       368108                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::10        54308                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::11       221933                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::12        86345                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::13       362650                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::14         1594                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::15       449822                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::16         1697                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::17        36495                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::18         3244                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::19         7911                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::20         2730                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::21         4602                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::22         4156                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::24         6319                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::26         9834                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::28        22912                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::30            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::31            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::32        27014                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::33            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::34            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::35            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::36        42037                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProviderCorrect      2546808                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWouldHaveHit        44370                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWrong         8232                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.usedRAS          110799                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        36201                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          96636296                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         52807153                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        97668                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           18664718                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1526663                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         7664                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1219070                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps      166338920                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    363861986                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.457148                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.224695                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    295041696     81.09%     81.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     34346720      9.44%     90.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      8625391      2.37%     92.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      6125383      1.68%     94.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      9256188      2.54%     97.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      7415838      2.04%     99.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       620726      0.17%     99.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       903381      0.25%     99.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1526663      0.42%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    363861986                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                176                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        64668                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         166256996                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              19729017                       # Number of loads committed
system.switch_cpus.commit.membars                1348                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        41929      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    108562234     65.27%     65.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        36714      0.02%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv         4981      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           16      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           32      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     19728953     11.86%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     37963933     22.82%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           64      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           64      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    166338920                       # Class of committed instruction
system.switch_cpus.commit.refs               57693014                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           100000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             166338920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.648617                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.648617                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     334810018                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      168217812                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7768529                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2231418                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         101806                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      19186879                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            19872331                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4092                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            38013729                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3667                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            19022869                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           8741469                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             337287495                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         24799                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts              101736728                       # Number of instructions fetch has processed
system.switch_cpus.fetch.ItlbSquashes               8                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.MiscStallCycles        36983                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        32038                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          203612                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               5282                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.052137                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     26635050                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      5143953                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.278836                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    364098654                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.467195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.749764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        335132206     92.04%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          3086097      0.85%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2046641      0.56%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2063575      0.57%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1258870      0.35%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2316462      0.64%     95.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1739406      0.48%     95.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1962579      0.54%     96.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         14492818      3.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    364098654                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               112                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              136                       # number of floating regfile writes
system.switch_cpus.idleCycles                  763040                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       108444                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         18721033                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.457935                       # Inst execution rate
system.switch_cpus.iew.exec_refs             57879578                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           38011324                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         5407101                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      19922192                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        51836                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        67055                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     38071047                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    167559228                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      19868254                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        63745                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     167083073                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          34638                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     111591430                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         101806                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     111707236                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           12                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      6359583                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1762                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         4459                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         2149                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       193175                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       107049                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         4459                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        55675                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        52769                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         103232218                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             166991671                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.766678                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          79145908                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.457685                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              167039544                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        248913381                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       110230697                       # number of integer regfile writes
system.switch_cpus.ipc                       0.274076                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.274076                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        50680      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     109142116     65.29%     65.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        38769      0.02%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          7892      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           16      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           32      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     19884054     11.90%     77.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     38030872     22.75%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           64      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           80      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      167154575                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             230                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          422                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          192                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          208                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              346079                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.002070                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          105567     30.50%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     30.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          33822      9.77%     40.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        206652     59.71%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           16      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           22      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      167449744                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    698758211                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    166991479                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    168783757                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          167504428                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         167154575                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        54800                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1220297                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4752                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        47136                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1547944                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    364098654                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.459091                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.134759                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    293030839     80.48%     80.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     28762925      7.90%     88.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     14254762      3.92%     92.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     12262682      3.37%     95.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8395913      2.31%     97.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      5627884      1.55%     99.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1301246      0.36%     99.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       135692      0.04%     99.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       326711      0.09%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    364098654                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.458131                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             8742177                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   112                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.memDep0.conflictingLoads       145056                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        18959                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     19922192                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     38071047                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        95376066                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           6802                       # number of misc regfile writes
system.switch_cpus.numCycles                364861694                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       118371052                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     162383412                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         984520                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         14538064                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents         20882                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     443231557                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      167849117                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    164086681                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          14624203                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      207745665                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         101806                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     212752728                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1703249                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          116                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    250282098                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles      3710797                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        50772                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         117516306                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        92503                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            529891094                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           335354076                       # The number of ROB writes
system.switch_cpus.timesIdled                    5241                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol3bus.pkt_count_system.cpu.l2cache.mem_side::system.l3.cpu_side     12218646                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu.l2cache.mem_side::system.l3.cpu_side    466949616                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.reqLayer0.occupancy         3740965313                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        4062345759                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             4.5                       # Layer utilization (%)
system.tol3bus.snoopTraffic                 202770240                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          8084282                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000684                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.026141                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                8078754     99.93%     99.93% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   5528      0.07%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            8084282                       # Request fanout histogram
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      4069892                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         5528                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      8144017                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           5528                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoops                         4009745                       # Total snoops (count)
system.tol3bus.trans_dist::ReadResp           4020366                       # Transaction distribution
system.tol3bus.trans_dist::WriteReq                92                       # Transaction distribution
system.tol3bus.trans_dist::WriteResp               92                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      6389980                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1689337                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              58                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             58                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            54021                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           54021                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      4020366                       # Transaction distribution
system.bridge.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.membus.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF  91215433500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.iocache.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.iocache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.l3.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.l3.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    91215423500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states
system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 807359870652750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               807360655230250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2792165                       # Simulator instruction rate (inst/s)
host_mem_usage                               17069240                       # Number of bytes of host memory used
host_op_rate                                  4652434                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    36.42                       # Real time elapsed on the host
host_tick_rate                               21539799                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   101702947                       # Number of instructions simulated
sim_ops                                     169462710                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000785                       # Number of seconds simulated
sim_ticks                                   784577500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.dcache.DataMeta::0                       0                       # Distribution of access
system.cpu.dcache.DataMeta::1                       0                       # Distribution of access
system.cpu.dcache.DataMeta::2                       0                       # Distribution of access
system.cpu.dcache.DataMeta::3                       0                       # Distribution of access
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60911.391753                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 60911.391753                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher   1193497810                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total   1193497810                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher        19594                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total        19594                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       164342                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       164342                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62038.129664                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62038.129664                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 56162.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56162.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       162198                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          162198                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    133009750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    133009750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.013046                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013046                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         2144                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2144                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         2044                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2044                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data      5616250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5616250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000608                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000608                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data          100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data        97500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        97500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data            1                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data        97500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        97500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       541624                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       541624                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 21862.195740                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21862.195740                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 10715.847488                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10715.847488                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       531764                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531764                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    215561250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    215561250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.018205                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018205                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         9860                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9860                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1559                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1559                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     88952250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     88952250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.015326                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015326                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         8301                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8301                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.switch_cpus.data       705966                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       705966                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 29037.904032                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29037.904032                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 11256.814665                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11256.814665                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.switch_cpus.data       693962                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           693962                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    348571000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    348571000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017004                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017004                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.switch_cpus.data        12004                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          12004                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         3603                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3603                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data     94568500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     94568500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011900                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011900                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         8401                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8401                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.switch_cpus.data       705967                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       705967                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 29035.485214                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29035.485214                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60911.391753                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 11267.079267                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46012.423561                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.switch_cpus.data       693962                       # number of overall hits
system.cpu.dcache.overall_hits::total          693962                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    348571000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    348571000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017005                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017005                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.switch_cpus.data        12005                       # number of overall misses
system.cpu.dcache.overall_misses::total         12005                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         3603                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3603                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher   1193497810                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data     94666000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1288163810                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011901                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.039656                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher        19594                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         8402                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        27996                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued        22408                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          463                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        23228                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage           780                       # number of prefetches that crossed the page
system.cpu.dcache.replacements                  27993                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0          303                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          491                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::0           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::1          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             88.136162                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          5675729                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   710.165865                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   313.834135                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.693521                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.306479                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          794                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1025          230                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.775391                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1025     0.224609                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.sampled_refs             29017                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           5675729                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2557447                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.dcache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.dcache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.dcache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.dcache.unused_prefetches               164                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks        27708                       # number of writebacks
system.cpu.dcache.writebacks::total             27708                       # number of writebacks
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.dtb_walker_cache.ReadReq_accesses::.switch_cpus.dtb.walker          156                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total          156                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::.switch_cpus.dtb.walker        17870                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total        17870                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker        17370                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total        17370                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_hits::.switch_cpus.dtb.walker          131                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total          131                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_miss_latency::.switch_cpus.dtb.walker       446750                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_latency::total       446750                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_rate::.switch_cpus.dtb.walker     0.160256                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.160256                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_misses::.switch_cpus.dtb.walker           25                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total           25                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::.switch_cpus.dtb.walker       434250                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total       434250                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.160256                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.160256                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::.switch_cpus.dtb.walker           25                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.demand_accesses::.switch_cpus.dtb.walker          156                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total          156                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_avg_miss_latency::.switch_cpus.dtb.walker        17870                       # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::total        17870                       # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker        17370                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total        17370                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_hits::.switch_cpus.dtb.walker          131                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total          131                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_miss_latency::.switch_cpus.dtb.walker       446750                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::total       446750                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_rate::.switch_cpus.dtb.walker     0.160256                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::total     0.160256                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_misses::.switch_cpus.dtb.walker           25                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total           25                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::.switch_cpus.dtb.walker       434250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total       434250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.160256                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.160256                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_misses::.switch_cpus.dtb.walker           25                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.overall_accesses::.switch_cpus.dtb.walker          156                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total          156                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_avg_miss_latency::.switch_cpus.dtb.walker        17870                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::total        17870                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker        17370                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total        17370                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_hits::.switch_cpus.dtb.walker          131                       # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total          131                       # number of overall hits
system.cpu.dtb_walker_cache.overall_miss_latency::.switch_cpus.dtb.walker       446750                       # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::total       446750                       # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_rate::.switch_cpus.dtb.walker     0.160256                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::total     0.160256                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_misses::.switch_cpus.dtb.walker           25                       # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total           25                       # number of overall misses
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::.switch_cpus.dtb.walker       434250                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total       434250                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.160256                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.160256                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_misses::.switch_cpus.dtb.walker           25                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.replacements           25                       # number of replacements
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::2            4                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::3            4                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::4            8                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.avg_refs    36.682927                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses          337                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.occ_blocks::.switch_cpus.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::.switch_cpus.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.sampled_refs           41                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses          337                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs         1504                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.dtb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.dtb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.dtb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.icache.DataMeta::0                       0                       # Distribution of access
system.cpu.icache.DataMeta::1                       0                       # Distribution of access
system.cpu.icache.DataMeta::2                       0                       # Distribution of access
system.cpu.icache.DataMeta::3                       0                       # Distribution of access
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       164560                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       164560                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        47150                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        47150                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 46921.052632                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46921.052632                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       164490                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          164490                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3300500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3300500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000425                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000425                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           70                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            70                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2674500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2674500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000346                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000346                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.switch_cpus.inst       164560                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       164560                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        47150                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        47150                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 46921.052632                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46921.052632                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.switch_cpus.inst       164490                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           164490                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3300500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3300500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000425                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000425                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.switch_cpus.inst           70                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             70                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2674500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2674500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000346                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000346                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.switch_cpus.inst       164560                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       164560                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        47150                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        47150                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 46921.052632                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46921.052632                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.switch_cpus.inst       164490                       # number of overall hits
system.cpu.icache.overall_hits::total          164490                       # number of overall hits
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3300500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3300500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000425                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000425                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.switch_cpus.inst           70                       # number of overall misses
system.cpu.icache.overall_misses::total            70                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           13                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2674500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2674500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000346                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000346                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           57                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu.icache.replacements                     57                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1025::2           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::3           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::4          351                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          11513.414763                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses           658297                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.switch_cpus.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1025          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.sampled_refs               569                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses            658297                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6551133                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.icache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.icache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.icache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.icache.writebacks::.writebacks           57                       # number of writebacks
system.cpu.icache.writebacks::total                57                       # number of writebacks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1025::4           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.avg_refs     2.750000                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.occ_blocks::.switch_cpus.itb.walker           16                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus.itb.walker            1                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs           44                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.itb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.itb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.itb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.cpu.l2cache.CleanEvict_mshr_misses::total            4                       # number of CleanEvict MSHR misses
system.cpu.l2cache.DataMeta::0                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::1                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::2                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::3                      0                       # Distribution of access
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 97305.250013                       # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 97305.250013                       # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_mshr_miss_latency::.cpu.l2cache.prefetcher   1854540760                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_latency::total   1854540760                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_rate::.cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_misses::.cpu.l2cache.prefetcher        19059                       # number of HardPFReq MSHR misses
system.cpu.l2cache.HardPFReq_mshr_misses::total        19059                       # number of HardPFReq MSHR misses
system.cpu.l2cache.ReadCleanReq_accesses::.switch_cpus.inst           57                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total           57                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89205.357143                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 89205.357143                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 89205.357143                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 89205.357143                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_hits::.switch_cpus.inst           29                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total           29                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_miss_latency::.switch_cpus.inst      2497750                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total      2497750                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_rate::.switch_cpus.inst     0.491228                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.491228                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_misses::.switch_cpus.inst           28                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total           28                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2497750                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total      2497750                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.491228                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.491228                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_misses::.switch_cpus.inst           28                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total           28                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data         8298                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total         8298                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 102034.548944                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 102034.548944                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 105193.367347                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 105193.367347                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data         7777                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total         7777                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data     53160000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total     53160000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.062786                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.062786                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data          521                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total          521                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_mshr_hits::.switch_cpus.data           31                       # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_hits::total           31                       # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data     51544750                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total     51544750                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.059050                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.059050                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data          490                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total          490                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher        19594                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.dtb.walker           25                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.data          101                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total        19720                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 97357.856170                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.dtb.walker 57833.333333                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83576.923077                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 97263.186847                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 106423.422241                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 57833.333333                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 84324.218750                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 106223.482068                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         7698                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.dtb.walker           19                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.data           36                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total         7753                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher   1158169057                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.dtb.walker       347000                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.data      5432500                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total   1163948557                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.607125                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.dtb.walker     0.240000                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.643564                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.606846                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher        11896                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.dtb.walker            6                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.data           65                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total        11967                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher         3434                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total         3435                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    900554999                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.dtb.walker       347000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data      5396750                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total    906298749                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.431867                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.240000                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.633663                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.432657                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         8462                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.dtb.walker            6                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.data           64                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total         8532                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.UpgradeReq_accesses::.switch_cpus.data            3                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total            3                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_hits::.switch_cpus.data            3                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total            3                       # number of UpgradeReq hits
system.cpu.l2cache.WritebackClean_accesses::.writebacks           57                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total           57                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_hits::.writebacks           57                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total           57                       # number of WritebackClean hits
system.cpu.l2cache.WritebackDirty_accesses::.writebacks        27708                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total        27708                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_hits::.writebacks        27708                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total        27708                       # number of WritebackDirty hits
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.demand_accesses::.cpu.dcache.prefetcher        19594                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.dtb.walker           25                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.inst           57                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data         8399                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total        28075                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 97357.856170                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.dtb.walker 57833.333333                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.inst 89205.357143                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 99987.201365                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 97443.776526                       # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 106423.422241                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 57833.333333                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 89205.357143                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 102782.490975                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 106115.055138                       # average overall mshr miss latency
system.cpu.l2cache.demand_hits::.cpu.dcache.prefetcher         7698                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.dtb.walker           19                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.inst           29                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.data         7813                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total           15559                       # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency::.cpu.dcache.prefetcher   1158169057                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.dtb.walker       347000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.inst      2497750                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data     58592500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total   1219606307                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.607125                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.dtb.walker     0.240000                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.inst     0.491228                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.069770                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.445806                       # miss rate for demand accesses
system.cpu.l2cache.demand_misses::.cpu.dcache.prefetcher        11896                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.dtb.walker            6                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.inst           28                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data          586                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total         12516                       # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher         3434                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.switch_cpus.data           32                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total         3466                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    900554999                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.dtb.walker       347000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.inst      2497750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data     56941500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total    960341249                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.431867                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.240000                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.inst     0.491228                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.065960                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.322351                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         8462                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.dtb.walker            6                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.inst           28                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data          554                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total         9050                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_accesses::.cpu.dcache.prefetcher        19594                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.dtb.walker           25                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.inst           57                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data         8399                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total        28075                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 97357.856170                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.dtb.walker 57833.333333                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.inst 89205.357143                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 99987.201365                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 97443.776526                       # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 106423.422241                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 97305.250013                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 57833.333333                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 89205.357143                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 102782.490975                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 100141.663133                       # average overall mshr miss latency
system.cpu.l2cache.overall_hits::.cpu.dcache.prefetcher         7698                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.dtb.walker           19                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.inst           29                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.data         7813                       # number of overall hits
system.cpu.l2cache.overall_hits::total          15559                       # number of overall hits
system.cpu.l2cache.overall_miss_latency::.cpu.dcache.prefetcher   1158169057                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.dtb.walker       347000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.inst      2497750                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data     58592500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total   1219606307                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.607125                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.dtb.walker     0.240000                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.inst     0.491228                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.069770                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.445806                       # miss rate for overall accesses
system.cpu.l2cache.overall_misses::.cpu.dcache.prefetcher        11896                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.dtb.walker            6                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.inst           28                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data          586                       # number of overall misses
system.cpu.l2cache.overall_misses::total        12516                       # number of overall misses
system.cpu.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher         3434                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.switch_cpus.data           32                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total         3466                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    900554999                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.l2cache.prefetcher   1854540760                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.dtb.walker       347000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.inst      2497750                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data     56941500                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total   2814882009                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.431867                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.240000                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.inst     0.491228                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.065960                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     1.001211                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         8462                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.l2cache.prefetcher        19059                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.dtb.walker            6                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.inst           28                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data          554                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total        28109                       # number of overall MSHR misses
system.cpu.l2cache.prefetcher.num_hwpf_issued        20712                       # number of hwpf issued
system.cpu.l2cache.prefetcher.pfBufferHit            8                       # number of redundant prefetches already in prefetch queue
system.cpu.l2cache.prefetcher.pfIdentified        24708                       # number of prefetch candidates identified
system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.l2cache.prefetcher.pfSpanPage          324                       # number of prefetches that crossed the page
system.cpu.l2cache.replacements                 28160                       # number of replacements
system.cpu.l2cache.tags.age_task_id_blocks_1022::0          383                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::1         3417                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::2          227                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::0            6                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::1           59                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::2            4                       # Occupied blocks per task id
system.cpu.l2cache.tags.avg_refs             2.516369                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.data_accesses          477304                       # Number of data accesses
system.cpu.l2cache.tags.occ_blocks::.writebacks     6.651659                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1275.584140                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.l2cache.prefetcher  2723.089336                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.dtb.walker     0.783226                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.inst     2.550139                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data    87.341500                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.001624                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.311422                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.l2cache.prefetcher     0.664817                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.dtb.walker     0.000191                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.inst     0.000623                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.021324                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1022         4027                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_blocks::1025           69                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1022     0.983154                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.occ_task_id_percent::1025     0.016846                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.sampled_refs            32256                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.tag_accesses           477304                       # Number of tag accesses
system.cpu.l2cache.tags.tagsinuse                4096                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs              81168                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tlbTagged.rdAccesses             0                       # TLB accesses on read requests
system.cpu.l2cache.tlbTagged.rdMisses               0                       # TLB misses on read requests
system.cpu.l2cache.tlbTagged.wrAccesses             0                       # TLB accesses on write requests
system.cpu.l2cache.tlbTagged.wrMisses               0                       # TLB misses on write requests
system.cpu.l2cache.unused_prefetches              210                       # number of HardPF blocks evicted w/o reference
system.cpu.l2cache.writebacks::.writebacks        27515                       # number of writebacks
system.cpu.l2cache.writebacks::total            27515                       # number of writebacks
system.cpu.numCoalescedMMIO                         0                       # number of coalesced memory mapped IO requests
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numExitSignal                            0                       # exits due to signal delivery
system.cpu.numHalt                                  0                       # number of VM exits due to wait for interrupt instructions
system.cpu.numHypercalls                            0                       # number of hypercalls
system.cpu.numIO                                    0                       # number of VM exits due to legacy IO
system.cpu.numInterrupts                            0                       # number of interrupts delivered
system.cpu.numMMIO                                  0                       # number of VM exits due to memory mapped IO
system.cpu.numVMExits                               0                       # total number of KVM exits
system.cpu.numVMHalfEntries                         0                       # number of KVM entries to finalize pending operations
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side          171                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        83985                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side           75                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total             84231                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         7296                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      3564864                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side         1600                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total            3573760                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy       28031057                       # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization          3.6                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy         49722                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy      24087582                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization          3.1                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer3.occupancy         20244                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.snoopTraffic               1760960                       # Total snoop traffic (bytes)
system.cpu.toL2Bus.snoop_fanout::samples        84541                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean        0.001384                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev       0.038428                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0              84428     99.87%     99.87% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1                109      0.13%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2                  4      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::3                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::4                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total          84541                       # Request fanout histogram
system.cpu.toL2Bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_requests        28077                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops          100                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_requests        56153                       # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.tot_snoops          103                       # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoops                       56463                       # Total snoops (count)
system.cpu.toL2Bus.trans_dist::ReadResp         19777                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty        55223                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackClean           57                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict          957                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::HardPFReq        28301                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq            3                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp            3                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq         8298                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp         8298                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq           57                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq        19720                       # Transaction distribution
system.iocache.DataMeta::0                          0                       # Distribution of access
system.iocache.DataMeta::1                          0                       # Distribution of access
system.iocache.DataMeta::2                          0                       # Distribution of access
system.iocache.DataMeta::3                          0                       # Distribution of access
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tlbTagged.rdAccesses                 0                       # TLB accesses on read requests
system.iocache.tlbTagged.rdMisses                   0                       # TLB misses on read requests
system.iocache.tlbTagged.wrAccesses                 0                       # TLB accesses on write requests
system.iocache.tlbTagged.wrMisses                   0                       # TLB misses on write requests
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_misses::.writebacks           46                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            46                       # number of CleanEvict MSHR misses
system.l3.DataMeta::0                               0                       # Distribution of access
system.l3.DataMeta::1                               0                       # Distribution of access
system.l3.DataMeta::2                               0                       # Distribution of access
system.l3.DataMeta::3                               0                       # Distribution of access
system.l3.ReadExReq_accesses::.switch_cpus.data          490                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total               490                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_avg_miss_latency::.switch_cpus.data 103631.901840                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 103631.901840                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 103631.901840                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 103631.901840                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus.data            1                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l3.ReadExReq_miss_latency::.switch_cpus.data     50676000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total      50676000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_rate::.switch_cpus.data     0.997959                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.997959                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_misses::.switch_cpus.data          489                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                 489                       # number of ReadExReq misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus.data     50676000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total     50676000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.997959                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.997959                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_misses::.switch_cpus.data          489                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total            489                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_accesses::.cpu.dcache.prefetcher         8462                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.cpu.l2cache.prefetcher        19048                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.dtb.walker            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.inst           28                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.data           64                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         27608                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 105019.839976                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.cpu.l2cache.prefetcher 97014.958983                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.dtb.walker 100333.333333                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 90194.444444                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.data       102200                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 99471.733038                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 105019.839976                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 97014.958983                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 100333.333333                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 90194.444444                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data       102200                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 99471.733038                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_hits::.cpu.dcache.prefetcher           32                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.cpu.l2cache.prefetcher           56                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.dtb.walker            3                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.inst            1                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.data           14                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total               106                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    885317251                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.cpu.l2cache.prefetcher   1842508101                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.dtb.walker       301000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.inst      2435250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.data      5110000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   2735671602                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.996218                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.cpu.l2cache.prefetcher     0.997060                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.dtb.walker     0.500000                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.inst     0.964286                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.data     0.781250                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.996161                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_misses::.cpu.dcache.prefetcher         8430                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.cpu.l2cache.prefetcher        18992                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.dtb.walker            3                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.inst           27                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.data           50                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           27502                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    885317251                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.cpu.l2cache.prefetcher   1842508101                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.dtb.walker       301000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst      2435250                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.data      5110000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   2735671602                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.996218                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.cpu.l2cache.prefetcher     0.997060                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst     0.964286                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.781250                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.996161                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         8430                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.cpu.l2cache.prefetcher        18992                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.dtb.walker            3                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.inst           27                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.data           50                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        27502                       # number of ReadSharedReq MSHR misses
system.l3.WritebackDirty_accesses::.writebacks        27515                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        27515                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_hits::.writebacks        27515                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            27515                       # number of WritebackDirty hits
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.demand_accesses::.cpu.dcache.prefetcher         8462                       # number of demand (read+write) accesses
system.l3.demand_accesses::.cpu.l2cache.prefetcher        19048                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.dtb.walker            6                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.inst           28                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.data          554                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                28098                       # number of demand (read+write) accesses
system.l3.demand_avg_miss_latency::.cpu.dcache.prefetcher 105019.839976                       # average overall miss latency
system.l3.demand_avg_miss_latency::.cpu.l2cache.prefetcher 97014.958983                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.dtb.walker 100333.333333                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.inst 90194.444444                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.data 103499.072356                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 99544.410775                       # average overall miss latency
system.l3.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 105019.839976                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 97014.958983                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 100333.333333                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.inst 90194.444444                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.data 103499.072356                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 99544.410775                       # average overall mshr miss latency
system.l3.demand_hits::.cpu.dcache.prefetcher           32                       # number of demand (read+write) hits
system.l3.demand_hits::.cpu.l2cache.prefetcher           56                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.dtb.walker            3                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.data           15                       # number of demand (read+write) hits
system.l3.demand_hits::total                      107                       # number of demand (read+write) hits
system.l3.demand_miss_latency::.cpu.dcache.prefetcher    885317251                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.cpu.l2cache.prefetcher   1842508101                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.dtb.walker       301000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.inst      2435250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.data     55786000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       2786347602                       # number of demand (read+write) miss cycles
system.l3.demand_miss_rate::.cpu.dcache.prefetcher     0.996218                       # miss rate for demand accesses
system.l3.demand_miss_rate::.cpu.l2cache.prefetcher     0.997060                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.dtb.walker     0.500000                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.inst     0.964286                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.data     0.972924                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.996192                       # miss rate for demand accesses
system.l3.demand_misses::.cpu.dcache.prefetcher         8430                       # number of demand (read+write) misses
system.l3.demand_misses::.cpu.l2cache.prefetcher        18992                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.dtb.walker            3                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.inst           27                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.data          539                       # number of demand (read+write) misses
system.l3.demand_misses::total                  27991                       # number of demand (read+write) misses
system.l3.demand_mshr_miss_latency::.cpu.dcache.prefetcher    885317251                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.cpu.l2cache.prefetcher   1842508101                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.dtb.walker       301000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.inst      2435250                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.data     55786000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   2786347602                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.996218                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.cpu.l2cache.prefetcher     0.997060                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.500000                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.inst     0.964286                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.data     0.972924                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.996192                       # mshr miss rate for demand accesses
system.l3.demand_mshr_misses::.cpu.dcache.prefetcher         8430                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.cpu.l2cache.prefetcher        18992                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.dtb.walker            3                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.inst           27                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.data          539                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             27991                       # number of demand (read+write) MSHR misses
system.l3.overall_accesses::.cpu.dcache.prefetcher         8462                       # number of overall (read+write) accesses
system.l3.overall_accesses::.cpu.l2cache.prefetcher        19048                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.dtb.walker            6                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.inst           28                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.data          554                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               28098                       # number of overall (read+write) accesses
system.l3.overall_avg_miss_latency::.cpu.dcache.prefetcher 105019.839976                       # average overall miss latency
system.l3.overall_avg_miss_latency::.cpu.l2cache.prefetcher 97014.958983                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.dtb.walker 100333.333333                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.inst 90194.444444                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.data 103499.072356                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 99544.410775                       # average overall miss latency
system.l3.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 105019.839976                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 97014.958983                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 100333.333333                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.inst 90194.444444                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.data 103499.072356                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 99544.410775                       # average overall mshr miss latency
system.l3.overall_hits::.cpu.dcache.prefetcher           32                       # number of overall hits
system.l3.overall_hits::.cpu.l2cache.prefetcher           56                       # number of overall hits
system.l3.overall_hits::.switch_cpus.dtb.walker            3                       # number of overall hits
system.l3.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l3.overall_hits::.switch_cpus.data           15                       # number of overall hits
system.l3.overall_hits::total                     107                       # number of overall hits
system.l3.overall_miss_latency::.cpu.dcache.prefetcher    885317251                       # number of overall miss cycles
system.l3.overall_miss_latency::.cpu.l2cache.prefetcher   1842508101                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.dtb.walker       301000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.inst      2435250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.data     55786000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      2786347602                       # number of overall miss cycles
system.l3.overall_miss_rate::.cpu.dcache.prefetcher     0.996218                       # miss rate for overall accesses
system.l3.overall_miss_rate::.cpu.l2cache.prefetcher     0.997060                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.dtb.walker     0.500000                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.inst     0.964286                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.data     0.972924                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.996192                       # miss rate for overall accesses
system.l3.overall_misses::.cpu.dcache.prefetcher         8430                       # number of overall misses
system.l3.overall_misses::.cpu.l2cache.prefetcher        18992                       # number of overall misses
system.l3.overall_misses::.switch_cpus.dtb.walker            3                       # number of overall misses
system.l3.overall_misses::.switch_cpus.inst           27                       # number of overall misses
system.l3.overall_misses::.switch_cpus.data          539                       # number of overall misses
system.l3.overall_misses::total                 27991                       # number of overall misses
system.l3.overall_mshr_miss_latency::.cpu.dcache.prefetcher    885317251                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.cpu.l2cache.prefetcher   1842508101                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.dtb.walker       301000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.inst      2435250                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.data     55786000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   2786347602                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.996218                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.cpu.l2cache.prefetcher     0.997060                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.500000                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.inst     0.964286                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.data     0.972924                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.996192                       # mshr miss rate for overall accesses
system.l3.overall_mshr_misses::.cpu.dcache.prefetcher         8430                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.cpu.l2cache.prefetcher        18992                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.dtb.walker            3                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.inst           27                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.data          539                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            27991                       # number of overall MSHR misses
system.l3.replacements                          27992                       # number of replacements
system.l3.tags.age_task_id_blocks_1022::0          377                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::1         3433                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::2        28228                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::3           21                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::0            6                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::1           58                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::2          639                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::3            6                       # Occupied blocks per task id
system.l3.tags.avg_refs                      1.936241                       # Average number of references to valid blocks.
system.l3.tags.data_accesses                   926760                       # Number of data accesses
system.l3.tags.occ_blocks::.writebacks       0.267132                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.dcache.prefetcher 10916.636418                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.l2cache.prefetcher 21165.273786                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.dtb.walker     3.752932                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst    12.638711                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   669.431022                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000008                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.dcache.prefetcher     0.333149                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.l2cache.prefetcher     0.645913                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.dtb.walker     0.000115                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.000386                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.020429                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1022         32059                       # Occupied blocks per task id
system.l3.tags.occ_task_id_blocks::1025           709                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1022     0.978363                       # Percentage of cache occupancy per task id
system.l3.tags.occ_task_id_percent::1025     0.021637                       # Percentage of cache occupancy per task id
system.l3.tags.sampled_refs                     60760                       # Sample count of references to valid blocks.
system.l3.tags.tag_accesses                    926760                       # Number of tag accesses
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                      117646                       # Total number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tlbTagged.rdAccesses                      0                       # TLB accesses on read requests
system.l3.tlbTagged.rdMisses                        0                       # TLB misses on read requests
system.l3.tlbTagged.wrAccesses                      0                       # TLB accesses on write requests
system.l3.tlbTagged.wrMisses                        0                       # TLB misses on write requests
system.l3.writebacks::.writebacks               27927                       # number of writebacks
system.l3.writebacks::total                     27927                       # number of writebacks
system.mem_ctrls0.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                   5402661.07                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               45488.79                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.cpu.dcache.prefetcher::samples        21.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.l2cache.prefetcher::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.dtb.walker::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        27.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples        11.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    27996.79                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                        9.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    10.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.52                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     1.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     53.00                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.05                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst      2202459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         2202459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu.dcache.prefetcher      1957742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu.l2cache.prefetcher      5383789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.dtb.walker        81573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.inst      2202459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data      1305161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             10930724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks       1223588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu.dcache.prefetcher      1957742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu.l2cache.prefetcher      5383789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.dtb.walker        81573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst      2202459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data      1305161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            12154312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks       1223588                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             1223588                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples           34                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   227.764706                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   195.154520                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   119.152324                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127            4     11.76%     11.76% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191            9     26.47%     38.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255            6     17.65%     55.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319            2      5.88%     61.76% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383            7     20.59%     82.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447            5     14.71%     97.06% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            1      2.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total           34                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                  7744                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                   8576                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                    832                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys                 960                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         1728                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         1728                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu.dcache.prefetcher         1536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu.l2cache.prefetcher         4224                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.dtb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.inst         1728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data         1024                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total              8576                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks          960                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total            960                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.cpu.dcache.prefetcher           24                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.cpu.l2cache.prefetcher           66                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.dtb.walker            1                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           27                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data           16                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.cpu.dcache.prefetcher     39251.92                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.cpu.l2cache.prefetcher     39311.12                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.dtb.walker     38902.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     49955.37                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     36241.62                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.cpu.dcache.prefetcher         1344                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.cpu.l2cache.prefetcher         3904                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.dtb.walker           64                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         1728                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data          704                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.cpu.dcache.prefetcher 1713023.888653447153                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.cpu.l2cache.prefetcher 4975926.533707632683                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.dtb.walker 81572.566126354635                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2202459.285411574878                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 897298.227389900945                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.cpu.dcache.prefetcher       942046                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.cpu.l2cache.prefetcher      2594534                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.dtb.walker        38902                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1348795                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data       579866                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.writebacks           15                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls0.mergedWrBursts                   15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState                410                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.cpu.dcache.prefetcher           24                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.cpu.l2cache.prefetcher           66                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data           16                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                134                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks           15                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                15                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   71.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                3                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               12                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              22                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               6                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::16               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::17               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::18               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::19               5                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::20               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::21               5                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::22               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::23               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::24               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::25               7                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::26              26                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::27               7                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::28               5                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::29               3                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::30               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::31               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::16               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::17               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::18               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::19               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::20               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::21               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::22               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::23               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::24               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::25               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::26               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::27               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::28               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::29               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::30               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::31               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000000148466                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.rdQLenPdf::0                     29                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     25                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     20                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     15                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     10                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                      134                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  134                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                        134                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                71.90                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                      87                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                    13                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                    403172                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    804996500                       # Total gap between requests
system.mem_ctrls0.totMemAccLat                5504143                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                     3387611                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                      15                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                  15                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                        15                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy        22005944.100000                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy            18712.512000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           422.361305                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE    736602680                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     35350000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT     12624820                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy        240894243.744000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy            33034.780800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy           161831.241600                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        68261410.509600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy          331375176.888000                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy        20929572.820800                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy            34306.272000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           422.001951                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE    738908180                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     35350000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     10319320                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy        241637322.393600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy            60563.764800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy           170059.948800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        68261410.509600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy          331093235.709600                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                     14068.25                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               60390.00                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.writebacks::samples     27912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.dcache.prefetcher::samples      8406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.l2cache.prefetcher::samples     18926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.dtb.walker::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples       523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    42898.00                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                     2272.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  2272.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      6.66                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                     2277.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                  2276.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     58.74                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                       23.69                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   11.83                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                  11.86                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.cpu.dcache.prefetcher    685698991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu.l2cache.prefetcher   1543842387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.dtb.walker       163145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     42662452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2272366975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks    2276853466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.dcache.prefetcher    685698991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.l2cache.prefetcher   1543842387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.dtb.walker       163145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     42662452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          4549220440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks    2276853466                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          2276853466                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples         7273                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   491.153582                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   375.107501                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   341.121516                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127          279      3.84%      3.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         2415     33.21%     37.04% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383          739     10.16%     47.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         1080     14.85%     62.05% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639          372      5.11%     67.17% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          295      4.06%     71.22% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          263      3.62%     74.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          268      3.68%     78.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         1562     21.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total         7273                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               1782848                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                1782848                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1786560                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys             1786368                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.cpu.dcache.prefetcher       537984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu.l2cache.prefetcher      1211264                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.dtb.walker          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data        33472                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           1782848                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks      1786368                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1786368                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.cpu.dcache.prefetcher         8406                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.cpu.l2cache.prefetcher        18926                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.dtb.walker            2                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data          523                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.cpu.dcache.prefetcher     64875.27                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.cpu.l2cache.prefetcher     58306.76                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.dtb.walker     71267.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     63645.23                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.cpu.dcache.prefetcher       537984                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.cpu.l2cache.prefetcher      1211264                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.dtb.walker          128                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data        33472                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.cpu.dcache.prefetcher 685698990.858137011528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.cpu.l2cache.prefetcher 1543842386.507387638092                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.dtb.walker 163145.132252709271                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 42662452.084083467722                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.cpu.dcache.prefetcher    545341494                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.cpu.l2cache.prefetcher   1103513694                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.dtb.walker       142534                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data     33286455                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.writebacks        27912                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.writebacks   1572468.85                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.writebacks      1786560                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.writebacks 2277098183.417189598083                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.writebacks  43890750474                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds         1542                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState              68756                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState             26475                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds         1542                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.cpu.dcache.prefetcher         8406                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.cpu.l2cache.prefetcher        18926                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data          523                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              27857                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks        27912                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             27912                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   86.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0              643                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1              640                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2              640                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3              640                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4              640                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5              640                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6              861                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             1030                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             1035                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             1032                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             906                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11             934                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            1024                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            1024                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            1088                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            1024                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::16            1024                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::17            1024                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::18            1024                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::19            1046                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::20            1024                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::21            1024                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::22            1024                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::23            1005                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::24             896                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::25             911                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::26             837                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::27             657                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::28             640                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::29             640                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::30             640                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::31             640                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0              788                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1              774                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2              793                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3              801                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4              778                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5              798                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6              868                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7              859                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8              791                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              830                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10             782                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11             804                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12             883                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13             883                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14             892                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15             877                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::16             879                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::17             890                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::18             874                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::19             890                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::20             886                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::21             878                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::22            1041                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::23            1098                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::24            1136                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::25            1110                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::26            1017                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::27             814                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::28             788                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::29             784                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::30             842                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::31             787                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000010253652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.rdPerTurnAround::samples         1542                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     18.065499                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    17.808342                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     2.750539                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2                1      0.06%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4                2      0.13%      0.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::5                8      0.52%      0.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::7                3      0.19%      0.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8                1      0.06%      0.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::9                1      0.06%      1.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10               4      0.26%      1.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::11               5      0.32%      1.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12               8      0.52%      2.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::13               5      0.32%      2.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14              43      2.79%      5.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::15             200     12.97%     18.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16              12      0.78%     19.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::17              16      1.04%     20.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18             782     50.71%     70.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::19             121      7.85%     78.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20             164     10.64%     89.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::21              58      3.76%     93.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22              31      2.01%     95.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::23              37      2.40%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24              20      1.30%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::25               7      0.45%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28               1      0.06%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::29              11      0.71%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::39               1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         1542                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                   4144                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   4153                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   5149                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   4052                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   3107                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   2145                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                   1694                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                   1673                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                   1613                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     65                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    62                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                    27857                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                27857                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                      27857                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                84.82                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                   23628                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                  92819524                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    784572000                       # Total gap between requests
system.mem_ctrls1.totMemAccLat             1682284177                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                  1195009533                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples         1542                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.101167                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.970362                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     2.310181                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             489     31.71%     31.71% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              26      1.69%     33.40% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             757     49.09%     82.49% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              20      1.30%     83.79% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              40      2.59%     86.38% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              55      3.57%     89.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              52      3.37%     93.32% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23              22      1.43%     94.75% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24              25      1.62%     96.37% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25              27      1.75%     98.12% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26              27      1.75%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27               1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::31               1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         1542                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                   980                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                  1055                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                  1207                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                  1341                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                  1500                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                  1586                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                  1659                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                  1722                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                  1653                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                  1739                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                  1823                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                  1837                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                  1739                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                  1675                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                  1590                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                  1614                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                  1598                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                  1565                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                    21                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                   27912                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               27912                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                     27912                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               89.12                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                  24875                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy        352618128.307200                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy            5364253.440000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           659.415867                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE     33392852                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     35350000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT    715834648                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy        12654360.230400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy            9472723.394400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy           37854796.022400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        68261410.509600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy          517362852.048000                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy          31137180.144000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy        358235502.458400                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy            5970850.704000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           669.221179                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE     21550988                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     35350000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT    727676512                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy        8776376.044800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy            10546353.770400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy           38554236.134400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        68261410.509600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy          525055879.605600                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy          34711149.984000                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls0.port          364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls1.port        83653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        84017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  84017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls0.port         9536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls1.port      3569216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      3578752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3578752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.reqLayer3.occupancy              342998                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           175957778                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              22.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy          143323031                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             18.3                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27991                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27991    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               27991                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        28036                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         56026                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              27502                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27927                       # Transaction distribution
system.membus.trans_dist::CleanEvict              108                       # Transaction distribution
system.membus.trans_dist::ReadExReq               489                       # Transaction distribution
system.membus.trans_dist::ReadExResp              489                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         27502                       # Transaction distribution
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       296692                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          280                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       387165                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        63309                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       296692                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       233383                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          388238                       # Number of BP lookups
system.switch_cpus.branchPred.loop_predictor.loopPredictorCorrect        79962                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.loop_predictor.loopPredictorWrong       305845                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.statistical_corrector.scPredictorCorrect        90813                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.statistical_corrector.scPredictorWrong       294994                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderCorrect            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageAltMatchProvider::0        18554                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::2        18069                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::4            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::6         1003                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::7            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::8            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::9        18818                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::10           80                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::11         1398                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::12           48                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::13         1925                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::14           33                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::15          187                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::16            1                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::17           88                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::18            1                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::19          224                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::20            2                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::22            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::24            8                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::26           65                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::28            8                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::31            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::32           83                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::33            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::34            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::35            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::36            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProviderCorrect           19                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWouldHaveHit           24                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWrong            5                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageBimodalProviderCorrect       325125                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus.branchPred.tage.tageBimodalProviderWrong            1                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::2            8                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::4            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::6        18734                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::7            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::8            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::9          877                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::10          133                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::11          935                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::12        17951                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::13        19269                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::14           42                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::15         1918                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::16            1                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::17          201                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::18           27                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::19           82                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::20            7                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::21            1                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::22            1                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::24          225                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::26            9                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::28           24                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::30            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::31            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::32           27                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::33            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::34            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::35            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::36          123                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProviderCorrect        60532                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWouldHaveHit            4                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWrong           39                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.usedRAS             450                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          199                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           2096104                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          1100702                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          280                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             386304                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events          1100                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         5296                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts      1702947                       # Number of instructions committed
system.switch_cpus.commit.committedOps        3123790                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      3133683                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.996843                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.639912                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1955668     62.41%     62.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       504033     16.08%     78.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       129529      4.13%     82.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        68614      2.19%     84.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       232960      7.43%     92.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       236917      7.56%     99.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         4402      0.14%     99.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          460      0.01%     99.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8         1100      0.04%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      3133683                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          251                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           3123500                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                324961                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          157      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      2256932     72.25%     72.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          116      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     72.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       324961     10.40%     82.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       541624     17.34%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      3123790                       # Class of committed instruction
system.switch_cpus.commit.refs                 866585                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts             1702947                       # Number of Instructions Simulated
system.switch_cpus.committedOps               3123790                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.842869                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.842869                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2607171                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts        3131926                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           135202                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              3043                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            289                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        388890                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses              325411                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     8                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              541887                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    45                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              388238                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            164560                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               2637142                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           131                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                1710934                       # Number of instructions fetch has processed
system.switch_cpus.fetch.PendingTrapStallCycles          447                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles             578                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.123709                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       496717                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        63759                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.545177                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      3134595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.001529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.498851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2626396     83.79%     83.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            55838      1.78%     85.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            19180      0.61%     86.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            38790      1.24%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4             3803      0.12%     87.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            56830      1.81%     89.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             1360      0.04%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            37887      1.21%     90.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           294511      9.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      3134595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    3714                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          341                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           386622                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.996442                       # Inst execution rate
system.switch_cpus.iew.exec_refs               867252                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             541846                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           21234                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        325677                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           27                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          452                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       542061                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      3129075                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        325406                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          304                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       3127143                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            237                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        360516                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            289                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        363196                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       161060                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          716                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          438                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          312                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           29                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           2178978                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               3126937                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.764847                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           1666585                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.996376                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                3126956                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          4168891                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         2198260                       # number of integer regfile writes
system.switch_cpus.ipc                       0.542632                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.542632                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          184      0.01%      0.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       2259756     72.25%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          119      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             4      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       325468     10.41%     82.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       541967     17.33%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        3127498                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 335                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000107                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             124     37.01%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              4      1.19%     38.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           207     61.79%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        3127649                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      9389942                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      3126937                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      3134381                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            3129048                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           3127498                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           27                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         5296                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           14                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined         7045                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      3134595                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.997736                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.504452                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1928030     61.51%     61.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       356598     11.38%     72.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       183121      5.84%     78.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       386442     12.33%     91.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       180107      5.75%     96.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        77426      2.47%     99.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        22465      0.72%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          264      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          142      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      3134595                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.996555                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              164563                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.memDep0.conflictingLoads          138                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            1                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       325677                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       542061                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         1640612                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             17                       # number of misc regfile writes
system.switch_cpus.numCycles                  3138309                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          389503                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps       3295864                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents           3335                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           265143                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents            70                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups       7915499                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts        3130639                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands      3303365                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles            261924                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        2105148                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles            289                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2214394                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             7520                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups      4174602                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         3342                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           27                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           2204276                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           27                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads              6261655                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             6259082                       # The number of ROB writes
system.switch_cpus.timesIdled                      22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol3bus.pkt_count_system.cpu.l2cache.mem_side::system.l3.cpu_side        84270                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu.l2cache.mem_side::system.l3.cpu_side      3559168                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.reqLayer0.occupancy           27926575                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          28042011                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol3bus.snoopTraffic                   1787328                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            56090                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000036                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.005971                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  56088    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      2      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              56090                       # Request fanout histogram
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests        28077                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests        56173                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops              2                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoops                           27992                       # Total snoops (count)
system.tol3bus.trans_dist::ReadResp             27607                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        55442                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             625                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq              490                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp             490                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        27608                       # Transaction distribution
system.bridge.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.membus.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.tol3bus.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF    784577500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.iocache.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.iocache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.l3.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.l3.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.l3.tags.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      784577500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states
system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED    784577500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
