Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Nov 19 15:07:44 2018
| Host         : ece32 running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file image_top_control_sets_placed.rpt
| Design       : image_top
| Device       : xc7z010
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             142 |           62 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              36 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              58 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------+------------------+------------------+----------------+
|  Clock Signal  |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | u4/hs_sig4_out | u4/hs_sig        |                1 |              2 |
|  clk_IBUF_BUFG | u4/R_reg[4]    | u3/R[4]_i_1_n_0  |                6 |             16 |
|  clk_IBUF_BUFG | u1/div         | u4/hcount_sig    |                2 |             20 |
|  clk_IBUF_BUFG | u4/hcount_sig  | u4/vcount_sig    |                3 |             20 |
|  clk_IBUF_BUFG | u4/E[0]        |                  |                4 |             36 |
|  clk_IBUF_BUFG |                |                  |               62 |            142 |
+----------------+----------------+------------------+------------------+----------------+


