#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Aug  2 17:12:38 2023
# Process ID: 229371
# Current directory: /home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing
# Command line: vivado
# Log file: /home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado.log
# Journal file: /home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado.jou
# Running On: luiscarlos-GL552VX, OS: Linux, CPU Frequency: 2600.000 MHz, CPU Physical cores: 4, Host memory: 8213 MB
#-----------------------------------------------------------
Sourcing tcl script '/home/luiscarlos/.Xilinx/Vivado/Vivado_init.tcl'
start_gui
WARNING: [Board 49-26] cannot add Board Part avnet.com:zuboard_1cg:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/zub1cg/1.0/board.xml as part xczu1cg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 7839.055 ; gain = 119.328 ; free physical = 1646 ; free virtual = 11104
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AES_AXI_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AES_AXI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L xilinx_vip -prj AES_AXI_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/sim/AES_AXI_tb.sv" into library xil_defaultlib
ERROR: [VRFC 10-2989] 'design_1_axi_vip_0_0_pkg' is not declared [/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/sim/AES_AXI_tb.sv:59]
ERROR: [VRFC 10-2989] 'design_1_axi_vip_1_0_pkg' is not declared [/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/sim/AES_AXI_tb.sv:60]
INFO: [VRFC 10-311] analyzing module AES_AXI_tb
ERROR: [VRFC 10-2865] module 'AES_AXI_tb' ignored due to previous errors [/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/sim/AES_AXI_tb.sv:79]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_bd_design {/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_1
Adding component instance block -- xilinx.com:module_ref:aes:1.0 - aes_0
Successfully read diagram <design_1> from block design file </home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 8117.199 ; gain = 0.000 ; free physical = 135 ; free virtual = 8831
regenerate_bd_layout
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AES_AXI_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AES_AXI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L xilinx_vip -prj AES_AXI_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/sim/AES_AXI_tb.sv" into library xil_defaultlib
ERROR: [VRFC 10-2989] 'design_1_axi_vip_0_0_pkg' is not declared [/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/sim/AES_AXI_tb.sv:59]
ERROR: [VRFC 10-2989] 'design_1_axi_vip_1_0_pkg' is not declared [/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/sim/AES_AXI_tb.sv:60]
INFO: [VRFC 10-311] analyzing module AES_AXI_tb
ERROR: [VRFC 10-2865] module 'AES_AXI_tb' ignored due to previous errors [/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/sim/AES_AXI_tb.sv:79]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
get_ips *vip*
design_1_axi_vip_0_0 design_1_axi_vip_1_0
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AES_AXI_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AES_AXI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L xilinx_vip -prj AES_AXI_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/sim/AES_AXI_tb.sv" into library xil_defaultlib
ERROR: [VRFC 10-2989] 'design_1_axi_vip_0_0_mst_t_pkg' is not declared [/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/sim/AES_AXI_tb.sv:59]
ERROR: [VRFC 10-2989] 'design_1_axi_vip_1_0_mst_t_pkg' is not declared [/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/sim/AES_AXI_tb.sv:60]
INFO: [VRFC 10-311] analyzing module AES_AXI_tb
ERROR: [VRFC 10-2865] module 'AES_AXI_tb' ignored due to previous errors [/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/sim/AES_AXI_tb.sv:79]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AES_AXI_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AES_AXI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L xilinx_vip -prj AES_AXI_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_decipher_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_decipher_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_encipher_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_encipher_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_key_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/fifo_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronous_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes
WARNING: [VRFC 10-3380] identifier 'send_fifo_full' is used before its declaration [/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes.v:511]
WARNING: [VRFC 10-3380] identifier 'send_fifo_we' is used before its declaration [/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes.v:530]
WARNING: [VRFC 10-3380] identifier 'send_fifo_we' is used before its declaration [/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes.v:560]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.ip_user_files/bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.ip_user_files/bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.ip_user_files/bd/design_1/ip/design_1_axi_vip_1_0/sim/design_1_axi_vip_1_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.ip_user_files/bd/design_1/ip/design_1_axi_vip_1_0/sim/design_1_axi_vip_1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.ip_user_files/bd/design_1/ip/design_1_aes_0_1/sim/design_1_aes_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_aes_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_1_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1FDLJBY
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_HS4N6K
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_O7FAN0
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1CMTC59
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/sim/AES_AXI_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_AXI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj AES_AXI_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_bram_ctrl_0_0'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_6 -L axi_data_fifo_v2_1_24 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_25 -L axi_protocol_converter_v2_1_25 -L axi_vip_v1_1_11 -L axi_bram_ctrl_v4_1_6 -L axi_crossbar_v2_1_26 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L axi_dwidth_converter_v2_1_25 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AES_AXI_tb_behav xil_defaultlib.AES_AXI_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_6 -L axi_data_fifo_v2_1_24 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_25 -L axi_protocol_converter_v2_1_25 -L axi_vip_v1_1_11 -L axi_bram_ctrl_v4_1_6 -L axi_crossbar_v2_1_26 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L axi_dwidth_converter_v2_1_25 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AES_AXI_tb_behav xil_defaultlib.AES_AXI_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 128 for port 'in_IV' [/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/sim/AES_AXI_tb.sv:89]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 35 for port 'data_in' [/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes.v:126]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v:13138]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v:14235]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_core.v" Line 42. Module aes_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_encipher_block.v" Line 43. Module aes_encipher_block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_decipher_block.v" Line 43. Module aes_decipher_block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_inv_sbox.v" Line 40. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_key_mem.v" Line 41. Module aes_key_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_sbox.v" Line 42. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_core.v" Line 42. Module aes_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_encipher_block.v" Line 43. Module aes_encipher_block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_decipher_block.v" Line 43. Module aes_decipher_block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_inv_sbox.v" Line 40. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_key_mem.v" Line 41. Module aes_key_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_sbox.v" Line 42. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.$unit_AES_AXI_tb_sv
Compiling package xil_defaultlib.design_1_axi_vip_0_0_pkg
Compiling package xil_defaultlib.design_1_axi_vip_1_0_pkg
Compiling module xil_defaultlib.synchronous_fifo(DATA_WIDTH=35,T...
Compiling module xil_defaultlib.synchronous_fifo(DEPTH=16,DATA_W...
Compiling module xil_defaultlib.aes_encipher_block
Compiling module xil_defaultlib.aes_inv_sbox
Compiling module xil_defaultlib.aes_decipher_block
Compiling module xil_defaultlib.aes_key_mem
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_core
Compiling module xil_defaultlib.aes
Compiling module xil_defaultlib.design_1_aes_0_1
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_axi_data_width=128,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=51...]
Compiling architecture design_1_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_0_0 [design_1_axi_bram_ctrl_0_0_defau...]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_0_bram_0
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axi_r...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_b...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_b...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_b...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_b...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_b...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_b...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_b...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axi_r...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_b...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_a...
Compiling module xil_defaultlib.design_1_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module xil_defaultlib.design_1_axi_interconnect_0_0
Compiling module xil_defaultlib.m00_couplers_imp_1FDLJBY
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_a...
Compiling module xil_defaultlib.design_1_auto_pc_1
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module axi_dwidth_converter_v2_1_25.axi_dwidth_converter_v2_1_25_a_u...
Compiling module axi_dwidth_converter_v2_1_25.axi_dwidth_converter_v2_1_25_w_u...
Compiling module axi_dwidth_converter_v2_1_25.axi_dwidth_converter_v2_1_25_r_u...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axi_r...
Compiling module axi_dwidth_converter_v2_1_25.axi_dwidth_converter_v2_1_25_axi...
Compiling module axi_dwidth_converter_v2_1_25.axi_dwidth_converter_v2_1_25_top...
Compiling module xil_defaultlib.design_1_auto_us_0
Compiling module xil_defaultlib.s00_couplers_imp_HS4N6K
Compiling module xil_defaultlib.design_1_auto_us_1
Compiling module xil_defaultlib.s01_couplers_imp_1CMTC59
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_axic_srl_f...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_si_transact...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_splitter
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_axic_reg_s...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_wdata_route...
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_axic_srl_f...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_si_transact...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_si_transact...
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_axic_reg_s...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_wdata_route...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_addr_decode...
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axi_r...
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_axic_reg_s...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_addr_arbite...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_decerr_slav...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_crossbar(C_...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_interconnect_1_0
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_SUPPORTS_NARROW...
Compiling module axi_vip_v1_1_11.axi_vip_v1_1_11_top(C_AXI_INTERF...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if_default
Compiling module axi_vip_v1_1_11.axi_vip_v1_1_11_top(C_AXI_INTERF...
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.AES_AXI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AES_AXI_tb_behav
run_program: Time (s): cpu = 00:01:20 ; elapsed = 00:00:22 . Memory (MB): peak = 9585.602 ; gain = 0.000 ; free physical = 767 ; free virtual = 8601
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AES_AXI_tb_behav -key {Behavioral:sim_1:Functional:AES_AXI_tb} -tclbatch {AES_AXI_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//aes_0/m00_axi
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//aes_0/s00_axi
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_0/s00_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_0/s00_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s00_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s00_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s00_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s00_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s01_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s01_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_vip_1/M_AXI
Time resolution is 1 ps
source AES_AXI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /AES_AXI_tb/master_agent_vpi0 was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /AES_AXI_tb/master_agent_vpi1 was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
Block Memory Generator module AES_AXI_tb.UUT.design_1_i.axi_bram_ctrl_0_bram.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
XilinxAXIVIP: Found at Path: AES_AXI_tb.UUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: AES_AXI_tb.UUT.design_1_i.axi_vip_1.inst
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AES_AXI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:41 ; elapsed = 00:00:34 . Memory (MB): peak = 9585.602 ; gain = 0.000 ; free physical = 610 ; free virtual = 8499
run 3 us
Warning: [RD_BURST] (axi_vip_pkg.\axi_transaction::set_cache ) 1705 ns : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 1705 ns  Iteration: 0  Process: /axi_vip_pkg/axi_mst_agent(C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_WSTRB=0,C_AXI_HAS_BRESP=0)::AXI4_READ_BURST_BLOCKING  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
Warning: [RD_BURST] (axi_vip_pkg.\axi_transaction::set_cache ) 1705 ns : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 1705 ns  Iteration: 0  Process: /axi_vip_pkg/axi_mst_rd_driver(C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_WSTRB=0,C_AXI_HAS_BRESP=0)::get_and_drive/GET_AND_DRIVE  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
WARNING: 1715 ns AES_AXI_tb.UUT.design_1_i.axi_vip_0.inst.IF : XILINX_AR_SUPPORTS_NARROW_CACHE: AR Non-modifiable burst issued from MASTER. Connection has been declared to NOT support narrow bursts. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_supports_narrow_cache_check().
Warning: [AXI_RMON0_66] (axi_vip_pkg.\axi_transaction::set_cache ) 1715 ns : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 1715 ns  Iteration: 3  Process: /axi_vip_pkg/axi_monitor(C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_WSTRB=0,C_AXI_HAS_BRESP=0)::ar_channel/AR_LOOP  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909

Time: 3145 ns Started: 3145 ns Scope: /AES_AXI_tb/UUT/design_1_i/axi_vip_0/inst/IF/PC File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line:2681
Fatal: AXI4_ERRS_RDATA_X: When RVALID is high, a value of X on RDATA valid byte lanes is not permitted. Spec: section A3.2.2.
Time: 3145 ns  Iteration: 1  Process: /AES_AXI_tb/UUT/design_1_i/axi_vip_0/inst/IF/PC//AES_AXI_tb/UUT/design_1_i/axi_vip_0/inst/IF/PC  Scope: AES_AXI_tb.UUT.design_1_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 727
$finish called at time : 3145 ns
run 3 us

Time: 3155 ns Started: 3155 ns Scope: /AES_AXI_tb/UUT/design_1_i/axi_vip_0/inst/IF/PC File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line:2681
Fatal: AXI4_ERRS_RDATA_X: When RVALID is high, a value of X on RDATA valid byte lanes is not permitted. Spec: section A3.2.2.
Time: 3155 ns  Iteration: 1  Process: /AES_AXI_tb/UUT/design_1_i/axi_vip_0/inst/IF/PC//AES_AXI_tb/UUT/design_1_i/axi_vip_0/inst/IF/PC  Scope: AES_AXI_tb.UUT.design_1_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 727
$finish called at time : 3155 ns
run 3 us

Time: 3165 ns Started: 3165 ns Scope: /AES_AXI_tb/UUT/design_1_i/axi_vip_0/inst/IF/PC File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line:2681
Fatal: AXI4_ERRS_RDATA_X: When RVALID is high, a value of X on RDATA valid byte lanes is not permitted. Spec: section A3.2.2.
Time: 3165 ns  Iteration: 1  Process: /AES_AXI_tb/UUT/design_1_i/axi_vip_0/inst/IF/PC//AES_AXI_tb/UUT/design_1_i/axi_vip_0/inst/IF/PC  Scope: AES_AXI_tb.UUT.design_1_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 727
$finish called at time : 3165 ns
run 3 us

Time: 3175 ns Started: 3175 ns Scope: /AES_AXI_tb/UUT/design_1_i/axi_vip_0/inst/IF/PC File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line:2681
Fatal: AXI4_ERRS_RDATA_X: When RVALID is high, a value of X on RDATA valid byte lanes is not permitted. Spec: section A3.2.2.
Time: 3175 ns  Iteration: 1  Process: /AES_AXI_tb/UUT/design_1_i/axi_vip_0/inst/IF/PC//AES_AXI_tb/UUT/design_1_i/axi_vip_0/inst/IF/PC  Scope: AES_AXI_tb.UUT.design_1_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 727
$finish called at time : 3175 ns
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/AES_AXI_tb/UUT/design_1_i/aes_0/m00_axi}} {{/AES_AXI_tb/UUT/design_1_i/aes_0/s00_axi}} 
run 3 us

Time: 3185 ns Started: 3185 ns Scope: /AES_AXI_tb/UUT/design_1_i/axi_vip_0/inst/IF/PC File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line:2681
Fatal: AXI4_ERRS_RDATA_X: When RVALID is high, a value of X on RDATA valid byte lanes is not permitted. Spec: section A3.2.2.
Time: 3185 ns  Iteration: 1  Process: /AES_AXI_tb/UUT/design_1_i/axi_vip_0/inst/IF/PC//AES_AXI_tb/UUT/design_1_i/axi_vip_0/inst/IF/PC  Scope: AES_AXI_tb.UUT.design_1_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 727
$finish called at time : 3185 ns
run 3 us

Time: 3195 ns Started: 3195 ns Scope: /AES_AXI_tb/UUT/design_1_i/axi_vip_0/inst/IF/PC File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line:2681
Fatal: AXI4_ERRS_RDATA_X: When RVALID is high, a value of X on RDATA valid byte lanes is not permitted. Spec: section A3.2.2.
Time: 3195 ns  Iteration: 1  Process: /AES_AXI_tb/UUT/design_1_i/axi_vip_0/inst/IF/PC//AES_AXI_tb/UUT/design_1_i/axi_vip_0/inst/IF/PC  Scope: AES_AXI_tb.UUT.design_1_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 727
$finish called at time : 3195 ns
run 3 us

Time: 3205 ns Started: 3205 ns Scope: /AES_AXI_tb/UUT/design_1_i/axi_vip_0/inst/IF/PC File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line:2681
Fatal: AXI4_ERRS_RDATA_X: When RVALID is high, a value of X on RDATA valid byte lanes is not permitted. Spec: section A3.2.2.
Time: 3205 ns  Iteration: 1  Process: /AES_AXI_tb/UUT/design_1_i/axi_vip_0/inst/IF/PC//AES_AXI_tb/UUT/design_1_i/axi_vip_0/inst/IF/PC  Scope: AES_AXI_tb.UUT.design_1_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 727
$finish called at time : 3205 ns
run 3 us

Time: 3215 ns Started: 3215 ns Scope: /AES_AXI_tb/UUT/design_1_i/axi_vip_0/inst/IF/PC File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line:2681
Fatal: AXI4_ERRS_RDATA_X: When RVALID is high, a value of X on RDATA valid byte lanes is not permitted. Spec: section A3.2.2.
Time: 3215 ns  Iteration: 1  Process: /AES_AXI_tb/UUT/design_1_i/axi_vip_0/inst/IF/PC//AES_AXI_tb/UUT/design_1_i/axi_vip_0/inst/IF/PC  Scope: AES_AXI_tb.UUT.design_1_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 727
$finish called at time : 3215 ns
run 3 us

Time: 4095 ns Started: 4095 ns Scope: /AES_AXI_tb/UUT/design_1_i/axi_vip_0/inst/IF/PC File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line:2681
Fatal: AXI4_ERRS_RDATA_X: When RVALID is high, a value of X on RDATA valid byte lanes is not permitted. Spec: section A3.2.2.
Time: 4095 ns  Iteration: 1  Process: /AES_AXI_tb/UUT/design_1_i/axi_vip_0/inst/IF/PC//AES_AXI_tb/UUT/design_1_i/axi_vip_0/inst/IF/PC  Scope: AES_AXI_tb.UUT.design_1_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 727
$finish called at time : 4095 ns
run 3 us
Warning: [RD_BURST] (axi_vip_pkg.\axi_transaction::set_cache ) 6125 ns : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 6125 ns  Iteration: 3  Process: /axi_vip_pkg/axi_mst_rd_driver(C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_WSTRB=0,C_AXI_HAS_BRESP=0)::return_item_to_sequence  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
run 3 us
run 3 us
run 3 us
run 3 us
run 3 us
run 3 us
run 3 us
run 3 us
run 3 us
run 3 us
run 3 us
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AES_AXI_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AES_AXI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L xilinx_vip -prj AES_AXI_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/sim/AES_AXI_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_AXI_tb
xvhdl --incr --relax -prj AES_AXI_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AES_AXI_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_6 -L axi_data_fifo_v2_1_24 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_25 -L axi_protocol_converter_v2_1_25 -L axi_vip_v1_1_11 -L axi_bram_ctrl_v4_1_6 -L axi_crossbar_v2_1_26 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L axi_dwidth_converter_v2_1_25 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AES_AXI_tb_behav xil_defaultlib.AES_AXI_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_6 -L axi_data_fifo_v2_1_24 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_25 -L axi_protocol_converter_v2_1_25 -L axi_vip_v1_1_11 -L axi_bram_ctrl_v4_1_6 -L axi_crossbar_v2_1_26 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L axi_dwidth_converter_v2_1_25 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AES_AXI_tb_behav xil_defaultlib.AES_AXI_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 35 for port 'data_in' [/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes.v:126]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v:13138]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v:14235]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_core.v" Line 42. Module aes_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_encipher_block.v" Line 43. Module aes_encipher_block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_decipher_block.v" Line 43. Module aes_decipher_block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_inv_sbox.v" Line 40. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_key_mem.v" Line 41. Module aes_key_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_sbox.v" Line 42. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_core.v" Line 42. Module aes_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_encipher_block.v" Line 43. Module aes_encipher_block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_decipher_block.v" Line 43. Module aes_decipher_block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_inv_sbox.v" Line 40. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_key_mem.v" Line 41. Module aes_key_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_sbox.v" Line 42. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.$unit_AES_AXI_tb_sv
Compiling package xil_defaultlib.design_1_axi_vip_0_0_pkg
Compiling package xil_defaultlib.design_1_axi_vip_1_0_pkg
Compiling module xil_defaultlib.synchronous_fifo(DATA_WIDTH=35,T...
Compiling module xil_defaultlib.synchronous_fifo(DEPTH=16,DATA_W...
Compiling module xil_defaultlib.aes_encipher_block
Compiling module xil_defaultlib.aes_inv_sbox
Compiling module xil_defaultlib.aes_decipher_block
Compiling module xil_defaultlib.aes_key_mem
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_core
Compiling module xil_defaultlib.aes
Compiling module xil_defaultlib.design_1_aes_0_1
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_axi_data_width=128,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=51...]
Compiling architecture design_1_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_0_0 [design_1_axi_bram_ctrl_0_0_defau...]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_0_bram_0
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axi_r...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_b...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_b...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_b...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_b...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_b...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_b...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_b...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axi_r...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_b...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_a...
Compiling module xil_defaultlib.design_1_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module xil_defaultlib.design_1_axi_interconnect_0_0
Compiling module xil_defaultlib.m00_couplers_imp_1FDLJBY
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_a...
Compiling module xil_defaultlib.design_1_auto_pc_1
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module axi_dwidth_converter_v2_1_25.axi_dwidth_converter_v2_1_25_a_u...
Compiling module axi_dwidth_converter_v2_1_25.axi_dwidth_converter_v2_1_25_w_u...
Compiling module axi_dwidth_converter_v2_1_25.axi_dwidth_converter_v2_1_25_r_u...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axi_r...
Compiling module axi_dwidth_converter_v2_1_25.axi_dwidth_converter_v2_1_25_axi...
Compiling module axi_dwidth_converter_v2_1_25.axi_dwidth_converter_v2_1_25_top...
Compiling module xil_defaultlib.design_1_auto_us_0
Compiling module xil_defaultlib.s00_couplers_imp_HS4N6K
Compiling module xil_defaultlib.design_1_auto_us_1
Compiling module xil_defaultlib.s01_couplers_imp_1CMTC59
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_axic_srl_f...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_si_transact...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_splitter
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_axic_reg_s...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_wdata_route...
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_axic_srl_f...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_si_transact...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_si_transact...
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_axic_reg_s...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_wdata_route...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_addr_decode...
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axi_r...
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_axic_reg_s...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_addr_arbite...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_decerr_slav...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_crossbar(C_...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_interconnect_1_0
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_SUPPORTS_NARROW...
Compiling module axi_vip_v1_1_11.axi_vip_v1_1_11_top(C_AXI_INTERF...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if_default
Compiling module axi_vip_v1_1_11.axi_vip_v1_1_11_top(C_AXI_INTERF...
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.AES_AXI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AES_AXI_tb_behav
run_program: Time (s): cpu = 00:01:16 ; elapsed = 00:00:20 . Memory (MB): peak = 9662.590 ; gain = 0.000 ; free physical = 764 ; free virtual = 8439
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:01:16 ; elapsed = 00:00:20 . Memory (MB): peak = 9662.590 ; gain = 0.000 ; free physical = 764 ; free virtual = 8439
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//aes_0/m00_axi
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//aes_0/s00_axi
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_0/s00_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_0/s00_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s00_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s00_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s00_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s00_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s01_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s01_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_vip_1/M_AXI
Time resolution is 1 ps
Block Memory Generator module AES_AXI_tb.UUT.design_1_i.axi_bram_ctrl_0_bram.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
XilinxAXIVIP: Found at Path: AES_AXI_tb.UUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: AES_AXI_tb.UUT.design_1_i.axi_vip_1.inst
relaunch_sim: Time (s): cpu = 00:01:24 ; elapsed = 00:00:26 . Memory (MB): peak = 9662.590 ; gain = 0.000 ; free physical = 555 ; free virtual = 8233
run 3 us
Warning: [RD_BURST] (axi_vip_pkg.\axi_transaction::set_cache ) 1705 ns : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 1705 ns  Iteration: 0  Process: /axi_vip_pkg/axi_mst_agent(C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_WSTRB=0,C_AXI_HAS_BRESP=0)::AXI4_READ_BURST_BLOCKING  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
Warning: [RD_BURST] (axi_vip_pkg.\axi_transaction::set_cache ) 1705 ns : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 1705 ns  Iteration: 0  Process: /axi_vip_pkg/axi_mst_rd_driver(C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_WSTRB=0,C_AXI_HAS_BRESP=0)::get_and_drive/GET_AND_DRIVE  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
WARNING: 1715 ns AES_AXI_tb.UUT.design_1_i.axi_vip_0.inst.IF : XILINX_AR_SUPPORTS_NARROW_CACHE: AR Non-modifiable burst issued from MASTER. Connection has been declared to NOT support narrow bursts. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_supports_narrow_cache_check().
Warning: [AXI_RMON0_66] (axi_vip_pkg.\axi_transaction::set_cache ) 1715 ns : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 1715 ns  Iteration: 3  Process: /axi_vip_pkg/axi_monitor(C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_WSTRB=0,C_AXI_HAS_BRESP=0)::ar_channel/AR_LOOP  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
run 3 us
Warning: [RD_BURST] (axi_vip_pkg.\axi_transaction::set_cache ) 6125 ns : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 6125 ns  Iteration: 3  Process: /axi_vip_pkg/axi_mst_rd_driver(C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_WSTRB=0,C_AXI_HAS_BRESP=0)::return_item_to_sequence  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
run 3 us
run 3 us
run 3 us
run 3 us
run 3 us
run 3 us
run 3 us
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AES_AXI_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L xilinx_vip -prj AES_AXI_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_decipher_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_decipher_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_encipher_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_encipher_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_key_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/fifo_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronous_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes
ERROR: [VRFC 10-2989] 'dbg_ENCLEN' is not declared [/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes.v:392]
ERROR: [VRFC 10-2989] 'dbg_ENCLEN' is not declared [/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes.v:393]
ERROR: [VRFC 10-2865] module 'aes' ignored due to previous errors [/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes.v:22]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AES_AXI_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L xilinx_vip -prj AES_AXI_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_decipher_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_decipher_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_encipher_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_encipher_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_key_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/fifo_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronous_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes
WARNING: [VRFC 10-3380] identifier 'send_fifo_full' is used before its declaration [/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes.v:511]
WARNING: [VRFC 10-3380] identifier 'send_fifo_we' is used before its declaration [/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes.v:530]
WARNING: [VRFC 10-3380] identifier 'send_fifo_we' is used before its declaration [/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes.v:560]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
xvhdl --incr --relax -prj AES_AXI_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AES_AXI_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/vivado_project/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_6 -L axi_data_fifo_v2_1_24 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_25 -L axi_protocol_converter_v2_1_25 -L axi_vip_v1_1_11 -L axi_bram_ctrl_v4_1_6 -L axi_crossbar_v2_1_26 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L axi_dwidth_converter_v2_1_25 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AES_AXI_tb_behav xil_defaultlib.AES_AXI_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_6 -L axi_data_fifo_v2_1_24 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_25 -L axi_protocol_converter_v2_1_25 -L axi_vip_v1_1_11 -L axi_bram_ctrl_v4_1_6 -L axi_crossbar_v2_1_26 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L axi_dwidth_converter_v2_1_25 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AES_AXI_tb_behav xil_defaultlib.AES_AXI_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 35 for port 'data_in' [/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes.v:126]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v:13138]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v:14235]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_core.v" Line 42. Module aes_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_encipher_block.v" Line 43. Module aes_encipher_block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_decipher_block.v" Line 43. Module aes_decipher_block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_inv_sbox.v" Line 40. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_key_mem.v" Line 41. Module aes_key_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_sbox.v" Line 42. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_core.v" Line 42. Module aes_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_encipher_block.v" Line 43. Module aes_encipher_block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_decipher_block.v" Line 43. Module aes_decipher_block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_inv_sbox.v" Line 40. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_key_mem.v" Line 41. Module aes_key_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/luiscarlos/Desktop/ultra/secure_tiles2/vivado/AES_testing/src/design/aes_sbox.v" Line 42. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.$unit_AES_AXI_tb_sv
Compiling package xil_defaultlib.design_1_axi_vip_0_0_pkg
Compiling package xil_defaultlib.design_1_axi_vip_1_0_pkg
Compiling module xil_defaultlib.synchronous_fifo(DATA_WIDTH=35,T...
Compiling module xil_defaultlib.synchronous_fifo(DEPTH=16,DATA_W...
Compiling module xil_defaultlib.aes_encipher_block
Compiling module xil_defaultlib.aes_inv_sbox
Compiling module xil_defaultlib.aes_decipher_block
Compiling module xil_defaultlib.aes_key_mem
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_core
Compiling module xil_defaultlib.aes
Compiling module xil_defaultlib.design_1_aes_0_1
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_axi_data_width=128,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=51...]
Compiling architecture design_1_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_0_0 [design_1_axi_bram_ctrl_0_0_defau...]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_0_bram_0
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axi_r...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_b...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_b...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_b...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_b...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_b...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_b...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_b...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axi_r...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_b...
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_a...
Compiling module xil_defaultlib.design_1_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module xil_defaultlib.design_1_axi_interconnect_0_0
Compiling module xil_defaultlib.m00_couplers_imp_1FDLJBY
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_a...
Compiling module xil_defaultlib.design_1_auto_pc_1
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module axi_dwidth_converter_v2_1_25.axi_dwidth_converter_v2_1_25_a_u...
Compiling module axi_dwidth_converter_v2_1_25.axi_dwidth_converter_v2_1_25_w_u...
Compiling module axi_dwidth_converter_v2_1_25.axi_dwidth_converter_v2_1_25_r_u...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axi_r...
Compiling module axi_dwidth_converter_v2_1_25.axi_dwidth_converter_v2_1_25_axi...
Compiling module axi_dwidth_converter_v2_1_25.axi_dwidth_converter_v2_1_25_top...
Compiling module xil_defaultlib.design_1_auto_us_0
Compiling module xil_defaultlib.s00_couplers_imp_HS4N6K
Compiling module xil_defaultlib.design_1_auto_us_1
Compiling module xil_defaultlib.s01_couplers_imp_1CMTC59
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_axic_srl_f...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_si_transact...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_splitter
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_axic_reg_s...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_wdata_route...
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_axic_srl_f...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_si_transact...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_si_transact...
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_axic_reg_s...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_wdata_route...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_addr_decode...
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axi_r...
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_axic_reg_s...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_addr_arbite...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_decerr_slav...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_crossbar(C_...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_interconnect_1_0
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_SUPPORTS_NARROW...
Compiling module axi_vip_v1_1_11.axi_vip_v1_1_11_top(C_AXI_INTERF...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if_default
Compiling module axi_vip_v1_1_11.axi_vip_v1_1_11_top(C_AXI_INTERF...
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.AES_AXI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AES_AXI_tb_behav
run_program: Time (s): cpu = 00:01:17 ; elapsed = 00:00:20 . Memory (MB): peak = 9662.590 ; gain = 0.000 ; free physical = 786 ; free virtual = 8268
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:01:17 ; elapsed = 00:00:20 . Memory (MB): peak = 9662.590 ; gain = 0.000 ; free physical = 786 ; free virtual = 8268
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//aes_0/m00_axi
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//aes_0/s00_axi
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_0/s00_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_0/s00_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s00_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s00_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s00_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s00_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s01_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/s01_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_interconnect_1/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /AES_AXI_tb/UUT/design_1_i//axi_vip_1/M_AXI
Time resolution is 1 ps
Block Memory Generator module AES_AXI_tb.UUT.design_1_i.axi_bram_ctrl_0_bram.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
XilinxAXIVIP: Found at Path: AES_AXI_tb.UUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: AES_AXI_tb.UUT.design_1_i.axi_vip_1.inst
relaunch_sim: Time (s): cpu = 00:01:21 ; elapsed = 00:00:26 . Memory (MB): peak = 9662.590 ; gain = 0.000 ; free physical = 570 ; free virtual = 8055
run 3 us
Warning: [RD_BURST] (axi_vip_pkg.\axi_transaction::set_cache ) 1705 ns : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 1705 ns  Iteration: 0  Process: /axi_vip_pkg/axi_mst_agent(C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_WSTRB=0,C_AXI_HAS_BRESP=0)::AXI4_READ_BURST_BLOCKING  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
Warning: [RD_BURST] (axi_vip_pkg.\axi_transaction::set_cache ) 1705 ns : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 1705 ns  Iteration: 0  Process: /axi_vip_pkg/axi_mst_rd_driver(C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_WSTRB=0,C_AXI_HAS_BRESP=0)::get_and_drive/GET_AND_DRIVE  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
WARNING: 1715 ns AES_AXI_tb.UUT.design_1_i.axi_vip_0.inst.IF : XILINX_AR_SUPPORTS_NARROW_CACHE: AR Non-modifiable burst issued from MASTER. Connection has been declared to NOT support narrow bursts. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_supports_narrow_cache_check().
Warning: [AXI_RMON0_66] (axi_vip_pkg.\axi_transaction::set_cache ) 1715 ns : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 1715 ns  Iteration: 3  Process: /axi_vip_pkg/axi_monitor(C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_WSTRB=0,C_AXI_HAS_BRESP=0)::ar_channel/AR_LOOP  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
run 3 us
Warning: [RD_BURST] (axi_vip_pkg.\axi_transaction::set_cache ) 6125 ns : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 6125 ns  Iteration: 3  Process: /axi_vip_pkg/axi_mst_rd_driver(C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_WSTRB=0,C_AXI_HAS_BRESP=0)::return_item_to_sequence  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: /tools/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
run 3 us
run 3 us
git add .
