--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3416 paths analyzed, 765 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.144ns.
--------------------------------------------------------------------------------
Slack:                  14.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.462ns (Levels of Logic = 2)
  Clock Path Skew:      -0.647ns (0.661 - 1.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/spi_slave/M_sck_reg_q[0]
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X14Y2.D4       net (fanout=5)        1.594   avr/spi_slave/M_sck_reg_q[0]
    SLICE_X14Y2.D        Tilo                  0.235   avr/spi_slave/M_bit_ct_q[2]
                                                       avr/spi_slave/_n0081_inv1
    SLICE_X15Y3.A4       net (fanout=1)        0.482   avr/spi_slave/_n0081_inv
    SLICE_X15Y3.CLK      Tas                   0.373   avr/spi_slave/M_data_q[0]
                                                       avr/spi_slave/M_data_q_0_rstpot
                                                       avr/spi_slave/M_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.462ns (2.386ns logic, 2.076ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack:                  14.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_newData_q_1 (FF)
  Destination:          register/M_addr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.045ns (Levels of Logic = 2)
  Clock Path Skew:      -0.063ns (0.625 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_newData_q_1 to register/M_addr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.AQ      Tcko                  0.525   avr/uart_rx/M_bitCtr_q[0]
                                                       avr/uart_rx/M_newData_q_1
    SLICE_X13Y21.D5      net (fanout=1)        1.536   M_newData_q_1
    SLICE_X13Y21.D       Tilo                  0.259   register/M_state_q_FSM_FFd1_3
                                                       register/_n0284_inv1
    SLICE_X12Y23.A1      net (fanout=1)        0.933   register/_n0284_inv1
    SLICE_X12Y23.A       Tilo                  0.254   register/M_addr_q[31]
                                                       register/_n0284_inv3
    SLICE_X9Y20.CE       net (fanout=9)        1.130   register/_n0284_inv
    SLICE_X9Y20.CLK      Tceck                 0.408   M_register_regOut[9]
                                                       register/M_addr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.045ns (1.446ns logic, 3.599ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  14.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_newData_q_1 (FF)
  Destination:          register/M_addr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.041ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.622 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_newData_q_1 to register/M_addr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.AQ      Tcko                  0.525   avr/uart_rx/M_bitCtr_q[0]
                                                       avr/uart_rx/M_newData_q_1
    SLICE_X13Y21.D5      net (fanout=1)        1.536   M_newData_q_1
    SLICE_X13Y21.D       Tilo                  0.259   register/M_state_q_FSM_FFd1_3
                                                       register/_n0284_inv1
    SLICE_X12Y23.A1      net (fanout=1)        0.933   register/_n0284_inv1
    SLICE_X12Y23.A       Tilo                  0.254   register/M_addr_q[31]
                                                       register/_n0284_inv3
    SLICE_X9Y26.CE       net (fanout=9)        1.126   register/_n0284_inv
    SLICE_X9Y26.CLK      Tceck                 0.408   register/M_addr_q[30]
                                                       register/M_addr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      5.041ns (1.446ns logic, 3.595ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  14.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_newData_q_1 (FF)
  Destination:          register/M_addr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.027ns (Levels of Logic = 2)
  Clock Path Skew:      -0.063ns (0.625 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_newData_q_1 to register/M_addr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.AQ      Tcko                  0.525   avr/uart_rx/M_bitCtr_q[0]
                                                       avr/uart_rx/M_newData_q_1
    SLICE_X13Y21.D5      net (fanout=1)        1.536   M_newData_q_1
    SLICE_X13Y21.D       Tilo                  0.259   register/M_state_q_FSM_FFd1_3
                                                       register/_n0284_inv1
    SLICE_X12Y23.A1      net (fanout=1)        0.933   register/_n0284_inv1
    SLICE_X12Y23.A       Tilo                  0.254   register/M_addr_q[31]
                                                       register/_n0284_inv3
    SLICE_X9Y20.CE       net (fanout=9)        1.130   register/_n0284_inv
    SLICE_X9Y20.CLK      Tceck                 0.390   M_register_regOut[9]
                                                       register/M_addr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.027ns (1.428ns logic, 3.599ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  14.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_newData_q_1 (FF)
  Destination:          register/M_addr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.023ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.622 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_newData_q_1 to register/M_addr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.AQ      Tcko                  0.525   avr/uart_rx/M_bitCtr_q[0]
                                                       avr/uart_rx/M_newData_q_1
    SLICE_X13Y21.D5      net (fanout=1)        1.536   M_newData_q_1
    SLICE_X13Y21.D       Tilo                  0.259   register/M_state_q_FSM_FFd1_3
                                                       register/_n0284_inv1
    SLICE_X12Y23.A1      net (fanout=1)        0.933   register/_n0284_inv1
    SLICE_X12Y23.A       Tilo                  0.254   register/M_addr_q[31]
                                                       register/_n0284_inv3
    SLICE_X9Y26.CE       net (fanout=9)        1.126   register/_n0284_inv
    SLICE_X9Y26.CLK      Tceck                 0.390   register/M_addr_q[30]
                                                       register/M_addr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      5.023ns (1.428ns logic, 3.595ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  14.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_newData_q_1 (FF)
  Destination:          register/M_addr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.016ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.622 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_newData_q_1 to register/M_addr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.AQ      Tcko                  0.525   avr/uart_rx/M_bitCtr_q[0]
                                                       avr/uart_rx/M_newData_q_1
    SLICE_X13Y21.D5      net (fanout=1)        1.536   M_newData_q_1
    SLICE_X13Y21.D       Tilo                  0.259   register/M_state_q_FSM_FFd1_3
                                                       register/_n0284_inv1
    SLICE_X12Y23.A1      net (fanout=1)        0.933   register/_n0284_inv1
    SLICE_X12Y23.A       Tilo                  0.254   register/M_addr_q[31]
                                                       register/_n0284_inv3
    SLICE_X9Y21.CE       net (fanout=9)        1.101   register/_n0284_inv
    SLICE_X9Y21.CLK      Tceck                 0.408   M_register_regOut[12]
                                                       register/M_addr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      5.016ns (1.446ns logic, 3.570ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  14.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_newData_q_1 (FF)
  Destination:          register/M_addr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.019ns (Levels of Logic = 2)
  Clock Path Skew:      -0.063ns (0.625 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_newData_q_1 to register/M_addr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.AQ      Tcko                  0.525   avr/uart_rx/M_bitCtr_q[0]
                                                       avr/uart_rx/M_newData_q_1
    SLICE_X13Y21.D5      net (fanout=1)        1.536   M_newData_q_1
    SLICE_X13Y21.D       Tilo                  0.259   register/M_state_q_FSM_FFd1_3
                                                       register/_n0284_inv1
    SLICE_X12Y23.A1      net (fanout=1)        0.933   register/_n0284_inv1
    SLICE_X12Y23.A       Tilo                  0.254   register/M_addr_q[31]
                                                       register/_n0284_inv3
    SLICE_X9Y20.CE       net (fanout=9)        1.130   register/_n0284_inv
    SLICE_X9Y20.CLK      Tceck                 0.382   M_register_regOut[9]
                                                       register/M_addr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      5.019ns (1.420ns logic, 3.599ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  14.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_newData_q_1 (FF)
  Destination:          register/M_addr_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.015ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.622 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_newData_q_1 to register/M_addr_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.AQ      Tcko                  0.525   avr/uart_rx/M_bitCtr_q[0]
                                                       avr/uart_rx/M_newData_q_1
    SLICE_X13Y21.D5      net (fanout=1)        1.536   M_newData_q_1
    SLICE_X13Y21.D       Tilo                  0.259   register/M_state_q_FSM_FFd1_3
                                                       register/_n0284_inv1
    SLICE_X12Y23.A1      net (fanout=1)        0.933   register/_n0284_inv1
    SLICE_X12Y23.A       Tilo                  0.254   register/M_addr_q[31]
                                                       register/_n0284_inv3
    SLICE_X9Y26.CE       net (fanout=9)        1.126   register/_n0284_inv
    SLICE_X9Y26.CLK      Tceck                 0.382   register/M_addr_q[30]
                                                       register/M_addr_q_30
    -------------------------------------------------  ---------------------------
    Total                                      5.015ns (1.420ns logic, 3.595ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  14.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_newData_q_1 (FF)
  Destination:          register/M_addr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.002ns (Levels of Logic = 2)
  Clock Path Skew:      -0.063ns (0.625 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_newData_q_1 to register/M_addr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.AQ      Tcko                  0.525   avr/uart_rx/M_bitCtr_q[0]
                                                       avr/uart_rx/M_newData_q_1
    SLICE_X13Y21.D5      net (fanout=1)        1.536   M_newData_q_1
    SLICE_X13Y21.D       Tilo                  0.259   register/M_state_q_FSM_FFd1_3
                                                       register/_n0284_inv1
    SLICE_X12Y23.A1      net (fanout=1)        0.933   register/_n0284_inv1
    SLICE_X12Y23.A       Tilo                  0.254   register/M_addr_q[31]
                                                       register/_n0284_inv3
    SLICE_X9Y20.CE       net (fanout=9)        1.130   register/_n0284_inv
    SLICE_X9Y20.CLK      Tceck                 0.365   M_register_regOut[9]
                                                       register/M_addr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.002ns (1.403ns logic, 3.599ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  14.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_newData_q_1 (FF)
  Destination:          register/M_addr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.998ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.622 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_newData_q_1 to register/M_addr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.AQ      Tcko                  0.525   avr/uart_rx/M_bitCtr_q[0]
                                                       avr/uart_rx/M_newData_q_1
    SLICE_X13Y21.D5      net (fanout=1)        1.536   M_newData_q_1
    SLICE_X13Y21.D       Tilo                  0.259   register/M_state_q_FSM_FFd1_3
                                                       register/_n0284_inv1
    SLICE_X12Y23.A1      net (fanout=1)        0.933   register/_n0284_inv1
    SLICE_X12Y23.A       Tilo                  0.254   register/M_addr_q[31]
                                                       register/_n0284_inv3
    SLICE_X9Y26.CE       net (fanout=9)        1.126   register/_n0284_inv
    SLICE_X9Y26.CLK      Tceck                 0.365   register/M_addr_q[30]
                                                       register/M_addr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.998ns (1.403ns logic, 3.595ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  14.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_newData_q_1 (FF)
  Destination:          register/M_addr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.998ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.622 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_newData_q_1 to register/M_addr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.AQ      Tcko                  0.525   avr/uart_rx/M_bitCtr_q[0]
                                                       avr/uart_rx/M_newData_q_1
    SLICE_X13Y21.D5      net (fanout=1)        1.536   M_newData_q_1
    SLICE_X13Y21.D       Tilo                  0.259   register/M_state_q_FSM_FFd1_3
                                                       register/_n0284_inv1
    SLICE_X12Y23.A1      net (fanout=1)        0.933   register/_n0284_inv1
    SLICE_X12Y23.A       Tilo                  0.254   register/M_addr_q[31]
                                                       register/_n0284_inv3
    SLICE_X9Y21.CE       net (fanout=9)        1.101   register/_n0284_inv
    SLICE_X9Y21.CLK      Tceck                 0.390   M_register_regOut[12]
                                                       register/M_addr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.998ns (1.428ns logic, 3.570ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  14.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.414ns (Levels of Logic = 2)
  Clock Path Skew:      -0.646ns (0.662 - 1.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_bit_ct_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/spi_slave/M_sck_reg_q[0]
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X14Y2.D4       net (fanout=5)        1.594   avr/spi_slave/M_sck_reg_q[0]
    SLICE_X14Y2.DMUX     Tilo                  0.298   avr/spi_slave/M_bit_ct_q[2]
                                                       avr/spi_slave/M_bit_ct_q_2_glue_ce
    SLICE_X14Y2.C4       net (fanout=1)        0.395   avr/spi_slave/M_bit_ct_q_2_glue_ce
    SLICE_X14Y2.CLK      Tas                   0.349   avr/spi_slave/M_bit_ct_q[2]
                                                       avr/spi_slave/M_bit_ct_q_2_rstpot
                                                       avr/spi_slave/M_bit_ct_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.414ns (2.425ns logic, 1.989ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack:                  14.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_newData_q_1 (FF)
  Destination:          register/M_addr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.973ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.622 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_newData_q_1 to register/M_addr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.AQ      Tcko                  0.525   avr/uart_rx/M_bitCtr_q[0]
                                                       avr/uart_rx/M_newData_q_1
    SLICE_X13Y21.D5      net (fanout=1)        1.536   M_newData_q_1
    SLICE_X13Y21.D       Tilo                  0.259   register/M_state_q_FSM_FFd1_3
                                                       register/_n0284_inv1
    SLICE_X12Y23.A1      net (fanout=1)        0.933   register/_n0284_inv1
    SLICE_X12Y23.A       Tilo                  0.254   register/M_addr_q[31]
                                                       register/_n0284_inv3
    SLICE_X9Y21.CE       net (fanout=9)        1.101   register/_n0284_inv
    SLICE_X9Y21.CLK      Tceck                 0.365   M_register_regOut[12]
                                                       register/M_addr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.973ns (1.403ns logic, 3.570ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  14.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_newData_q_1 (FF)
  Destination:          register/M_addr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.925ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.629 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_newData_q_1 to register/M_addr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.AQ      Tcko                  0.525   avr/uart_rx/M_bitCtr_q[0]
                                                       avr/uart_rx/M_newData_q_1
    SLICE_X13Y21.D5      net (fanout=1)        1.536   M_newData_q_1
    SLICE_X13Y21.D       Tilo                  0.259   register/M_state_q_FSM_FFd1_3
                                                       register/_n0284_inv1
    SLICE_X12Y23.A1      net (fanout=1)        0.933   register/_n0284_inv1
    SLICE_X12Y23.A       Tilo                  0.254   register/M_addr_q[31]
                                                       register/_n0284_inv3
    SLICE_X8Y18.CE       net (fanout=9)        1.105   register/_n0284_inv
    SLICE_X8Y18.CLK      Tceck                 0.313   M_register_regOut[5]
                                                       register/M_addr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.925ns (1.351ns logic, 3.574ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  15.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_3 (FF)
  Destination:          avr/uart_rx/M_savedData_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.848ns (Levels of Logic = 2)
  Clock Path Skew:      -0.099ns (0.590 - 0.689)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_3 to avr/uart_rx/M_savedData_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y12.DQ      Tcko                  0.476   avr/uart_rx/M_ctr_q[3]
                                                       avr/uart_rx/M_ctr_q_3
    SLICE_X21Y11.C1      net (fanout=4)        0.748   avr/uart_rx/M_ctr_q[3]
    SLICE_X21Y11.C       Tilo                  0.259   M_avr_new_rx_data
                                                       avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>11
    SLICE_X21Y11.D6      net (fanout=7)        0.834   avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>1
    SLICE_X21Y11.D       Tilo                  0.259   M_avr_new_rx_data
                                                       avr/uart_rx/_n0086_inv11
    SLICE_X15Y25.CE      net (fanout=2)        1.864   avr/uart_rx/_n0086_inv1
    SLICE_X15Y25.CLK     Tceck                 0.408   M_avr_rx_data[3]
                                                       avr/uart_rx/M_savedData_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.848ns (1.402ns logic, 3.446ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  15.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_newData_q_1 (FF)
  Destination:          register/M_addr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.881ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.629 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_newData_q_1 to register/M_addr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.AQ      Tcko                  0.525   avr/uart_rx/M_bitCtr_q[0]
                                                       avr/uart_rx/M_newData_q_1
    SLICE_X13Y21.D5      net (fanout=1)        1.536   M_newData_q_1
    SLICE_X13Y21.D       Tilo                  0.259   register/M_state_q_FSM_FFd1_3
                                                       register/_n0284_inv1
    SLICE_X12Y23.A1      net (fanout=1)        0.933   register/_n0284_inv1
    SLICE_X12Y23.A       Tilo                  0.254   register/M_addr_q[31]
                                                       register/_n0284_inv3
    SLICE_X8Y18.CE       net (fanout=9)        1.105   register/_n0284_inv
    SLICE_X8Y18.CLK      Tceck                 0.269   M_register_regOut[5]
                                                       register/M_addr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.881ns (1.307ns logic, 3.574ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  15.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_newData_q_1 (FF)
  Destination:          register/M_addr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.878ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.629 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_newData_q_1 to register/M_addr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.AQ      Tcko                  0.525   avr/uart_rx/M_bitCtr_q[0]
                                                       avr/uart_rx/M_newData_q_1
    SLICE_X13Y21.D5      net (fanout=1)        1.536   M_newData_q_1
    SLICE_X13Y21.D       Tilo                  0.259   register/M_state_q_FSM_FFd1_3
                                                       register/_n0284_inv1
    SLICE_X12Y23.A1      net (fanout=1)        0.933   register/_n0284_inv1
    SLICE_X12Y23.A       Tilo                  0.254   register/M_addr_q[31]
                                                       register/_n0284_inv3
    SLICE_X8Y18.CE       net (fanout=9)        1.105   register/_n0284_inv
    SLICE_X8Y18.CLK      Tceck                 0.266   M_register_regOut[5]
                                                       register/M_addr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.878ns (1.304ns logic, 3.574ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  15.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_1 (FF)
  Destination:          avr/uart_rx/M_savedData_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.832ns (Levels of Logic = 2)
  Clock Path Skew:      -0.099ns (0.590 - 0.689)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_1 to avr/uart_rx/M_savedData_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y12.BQ      Tcko                  0.476   avr/uart_rx/M_ctr_q[3]
                                                       avr/uart_rx/M_ctr_q_1
    SLICE_X21Y11.C4      net (fanout=6)        0.732   avr/uart_rx/M_ctr_q[1]
    SLICE_X21Y11.C       Tilo                  0.259   M_avr_new_rx_data
                                                       avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>11
    SLICE_X21Y11.D6      net (fanout=7)        0.834   avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>1
    SLICE_X21Y11.D       Tilo                  0.259   M_avr_new_rx_data
                                                       avr/uart_rx/_n0086_inv11
    SLICE_X15Y25.CE      net (fanout=2)        1.864   avr/uart_rx/_n0086_inv1
    SLICE_X15Y25.CLK     Tceck                 0.408   M_avr_rx_data[3]
                                                       avr/uart_rx/M_savedData_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.832ns (1.402ns logic, 3.430ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  15.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_3 (FF)
  Destination:          avr/uart_rx/M_savedData_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.830ns (Levels of Logic = 2)
  Clock Path Skew:      -0.099ns (0.590 - 0.689)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_3 to avr/uart_rx/M_savedData_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y12.DQ      Tcko                  0.476   avr/uart_rx/M_ctr_q[3]
                                                       avr/uart_rx/M_ctr_q_3
    SLICE_X21Y11.C1      net (fanout=4)        0.748   avr/uart_rx/M_ctr_q[3]
    SLICE_X21Y11.C       Tilo                  0.259   M_avr_new_rx_data
                                                       avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>11
    SLICE_X21Y11.D6      net (fanout=7)        0.834   avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>1
    SLICE_X21Y11.D       Tilo                  0.259   M_avr_new_rx_data
                                                       avr/uart_rx/_n0086_inv11
    SLICE_X15Y25.CE      net (fanout=2)        1.864   avr/uart_rx/_n0086_inv1
    SLICE_X15Y25.CLK     Tceck                 0.390   M_avr_rx_data[3]
                                                       avr/uart_rx/M_savedData_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.830ns (1.384ns logic, 3.446ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  15.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_newData_q_1 (FF)
  Destination:          register/M_addr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.857ns (Levels of Logic = 2)
  Clock Path Skew:      -0.069ns (0.619 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_newData_q_1 to register/M_addr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.AQ      Tcko                  0.525   avr/uart_rx/M_bitCtr_q[0]
                                                       avr/uart_rx/M_newData_q_1
    SLICE_X13Y21.D5      net (fanout=1)        1.536   M_newData_q_1
    SLICE_X13Y21.D       Tilo                  0.259   register/M_state_q_FSM_FFd1_3
                                                       register/_n0284_inv1
    SLICE_X12Y23.A1      net (fanout=1)        0.933   register/_n0284_inv1
    SLICE_X12Y23.A       Tilo                  0.254   register/M_addr_q[31]
                                                       register/_n0284_inv3
    SLICE_X9Y25.CE       net (fanout=9)        0.942   register/_n0284_inv
    SLICE_X9Y25.CLK      Tceck                 0.408   register/M_addr_q[26]
                                                       register/M_addr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.857ns (1.446ns logic, 3.411ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  15.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_newData_q_1 (FF)
  Destination:          register/M_addr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.865ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.629 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_newData_q_1 to register/M_addr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.AQ      Tcko                  0.525   avr/uart_rx/M_bitCtr_q[0]
                                                       avr/uart_rx/M_newData_q_1
    SLICE_X13Y21.D5      net (fanout=1)        1.536   M_newData_q_1
    SLICE_X13Y21.D       Tilo                  0.259   register/M_state_q_FSM_FFd1_3
                                                       register/_n0284_inv1
    SLICE_X12Y23.A1      net (fanout=1)        0.933   register/_n0284_inv1
    SLICE_X12Y23.A       Tilo                  0.254   register/M_addr_q[31]
                                                       register/_n0284_inv3
    SLICE_X8Y18.CE       net (fanout=9)        1.105   register/_n0284_inv
    SLICE_X8Y18.CLK      Tceck                 0.253   M_register_regOut[5]
                                                       register/M_addr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.865ns (1.291ns logic, 3.574ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  15.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_3 (FF)
  Destination:          avr/uart_rx/M_savedData_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.822ns (Levels of Logic = 2)
  Clock Path Skew:      -0.099ns (0.590 - 0.689)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_3 to avr/uart_rx/M_savedData_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y12.DQ      Tcko                  0.476   avr/uart_rx/M_ctr_q[3]
                                                       avr/uart_rx/M_ctr_q_3
    SLICE_X21Y11.C1      net (fanout=4)        0.748   avr/uart_rx/M_ctr_q[3]
    SLICE_X21Y11.C       Tilo                  0.259   M_avr_new_rx_data
                                                       avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>11
    SLICE_X21Y11.D6      net (fanout=7)        0.834   avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>1
    SLICE_X21Y11.D       Tilo                  0.259   M_avr_new_rx_data
                                                       avr/uart_rx/_n0086_inv11
    SLICE_X15Y25.CE      net (fanout=2)        1.864   avr/uart_rx/_n0086_inv1
    SLICE_X15Y25.CLK     Tceck                 0.382   M_avr_rx_data[3]
                                                       avr/uart_rx/M_savedData_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.822ns (1.376ns logic, 3.446ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  15.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_1 (FF)
  Destination:          avr/uart_rx/M_savedData_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.814ns (Levels of Logic = 2)
  Clock Path Skew:      -0.099ns (0.590 - 0.689)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_1 to avr/uart_rx/M_savedData_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y12.BQ      Tcko                  0.476   avr/uart_rx/M_ctr_q[3]
                                                       avr/uart_rx/M_ctr_q_1
    SLICE_X21Y11.C4      net (fanout=6)        0.732   avr/uart_rx/M_ctr_q[1]
    SLICE_X21Y11.C       Tilo                  0.259   M_avr_new_rx_data
                                                       avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>11
    SLICE_X21Y11.D6      net (fanout=7)        0.834   avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>1
    SLICE_X21Y11.D       Tilo                  0.259   M_avr_new_rx_data
                                                       avr/uart_rx/_n0086_inv11
    SLICE_X15Y25.CE      net (fanout=2)        1.864   avr/uart_rx/_n0086_inv1
    SLICE_X15Y25.CLK     Tceck                 0.390   M_avr_rx_data[3]
                                                       avr/uart_rx/M_savedData_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.814ns (1.384ns logic, 3.430ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  15.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_newData_q_1 (FF)
  Destination:          register/M_addr_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.839ns (Levels of Logic = 2)
  Clock Path Skew:      -0.069ns (0.619 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_newData_q_1 to register/M_addr_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.AQ      Tcko                  0.525   avr/uart_rx/M_bitCtr_q[0]
                                                       avr/uart_rx/M_newData_q_1
    SLICE_X13Y21.D5      net (fanout=1)        1.536   M_newData_q_1
    SLICE_X13Y21.D       Tilo                  0.259   register/M_state_q_FSM_FFd1_3
                                                       register/_n0284_inv1
    SLICE_X12Y23.A1      net (fanout=1)        0.933   register/_n0284_inv1
    SLICE_X12Y23.A       Tilo                  0.254   register/M_addr_q[31]
                                                       register/_n0284_inv3
    SLICE_X9Y25.CE       net (fanout=9)        0.942   register/_n0284_inv
    SLICE_X9Y25.CLK      Tceck                 0.390   register/M_addr_q[26]
                                                       register/M_addr_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.839ns (1.428ns logic, 3.411ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  15.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_1 (FF)
  Destination:          avr/uart_rx/M_savedData_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.806ns (Levels of Logic = 2)
  Clock Path Skew:      -0.099ns (0.590 - 0.689)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_1 to avr/uart_rx/M_savedData_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y12.BQ      Tcko                  0.476   avr/uart_rx/M_ctr_q[3]
                                                       avr/uart_rx/M_ctr_q_1
    SLICE_X21Y11.C4      net (fanout=6)        0.732   avr/uart_rx/M_ctr_q[1]
    SLICE_X21Y11.C       Tilo                  0.259   M_avr_new_rx_data
                                                       avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>11
    SLICE_X21Y11.D6      net (fanout=7)        0.834   avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>1
    SLICE_X21Y11.D       Tilo                  0.259   M_avr_new_rx_data
                                                       avr/uart_rx/_n0086_inv11
    SLICE_X15Y25.CE      net (fanout=2)        1.864   avr/uart_rx/_n0086_inv1
    SLICE_X15Y25.CLK     Tceck                 0.382   M_avr_rx_data[3]
                                                       avr/uart_rx/M_savedData_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.806ns (1.376ns logic, 3.430ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  15.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_newData_q_1 (FF)
  Destination:          register/M_addr_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.834ns (Levels of Logic = 2)
  Clock Path Skew:      -0.071ns (0.617 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_newData_q_1 to register/M_addr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.AQ      Tcko                  0.525   avr/uart_rx/M_bitCtr_q[0]
                                                       avr/uart_rx/M_newData_q_1
    SLICE_X13Y21.D5      net (fanout=1)        1.536   M_newData_q_1
    SLICE_X13Y21.D       Tilo                  0.259   register/M_state_q_FSM_FFd1_3
                                                       register/_n0284_inv1
    SLICE_X12Y23.A1      net (fanout=1)        0.933   register/_n0284_inv1
    SLICE_X12Y23.A       Tilo                  0.254   register/M_addr_q[31]
                                                       register/_n0284_inv3
    SLICE_X9Y24.CE       net (fanout=9)        0.919   register/_n0284_inv
    SLICE_X9Y24.CLK      Tceck                 0.408   register/M_addr_q[22]
                                                       register/M_addr_q_21
    -------------------------------------------------  ---------------------------
    Total                                      4.834ns (1.446ns logic, 3.388ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  15.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_3 (FF)
  Destination:          avr/uart_rx/M_savedData_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.805ns (Levels of Logic = 2)
  Clock Path Skew:      -0.099ns (0.590 - 0.689)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_3 to avr/uart_rx/M_savedData_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y12.DQ      Tcko                  0.476   avr/uart_rx/M_ctr_q[3]
                                                       avr/uart_rx/M_ctr_q_3
    SLICE_X21Y11.C1      net (fanout=4)        0.748   avr/uart_rx/M_ctr_q[3]
    SLICE_X21Y11.C       Tilo                  0.259   M_avr_new_rx_data
                                                       avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>11
    SLICE_X21Y11.D6      net (fanout=7)        0.834   avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>1
    SLICE_X21Y11.D       Tilo                  0.259   M_avr_new_rx_data
                                                       avr/uart_rx/_n0086_inv11
    SLICE_X15Y25.CE      net (fanout=2)        1.864   avr/uart_rx/_n0086_inv1
    SLICE_X15Y25.CLK     Tceck                 0.365   M_avr_rx_data[3]
                                                       avr/uart_rx/M_savedData_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.805ns (1.359ns logic, 3.446ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  15.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_newData_q_1 (FF)
  Destination:          register/M_addr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.832ns (Levels of Logic = 2)
  Clock Path Skew:      -0.069ns (0.619 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_newData_q_1 to register/M_addr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.AQ      Tcko                  0.525   avr/uart_rx/M_bitCtr_q[0]
                                                       avr/uart_rx/M_newData_q_1
    SLICE_X13Y21.D5      net (fanout=1)        1.536   M_newData_q_1
    SLICE_X13Y21.D       Tilo                  0.259   register/M_state_q_FSM_FFd1_3
                                                       register/_n0284_inv1
    SLICE_X12Y23.A1      net (fanout=1)        0.933   register/_n0284_inv1
    SLICE_X12Y23.A       Tilo                  0.254   register/M_addr_q[31]
                                                       register/_n0284_inv3
    SLICE_X9Y22.CE       net (fanout=9)        0.917   register/_n0284_inv
    SLICE_X9Y22.CLK      Tceck                 0.408   register/M_addr_q[14]
                                                       register/M_addr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.832ns (1.446ns logic, 3.386ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  15.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_newData_q_1 (FF)
  Destination:          register/M_addr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.831ns (Levels of Logic = 2)
  Clock Path Skew:      -0.069ns (0.619 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_newData_q_1 to register/M_addr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.AQ      Tcko                  0.525   avr/uart_rx/M_bitCtr_q[0]
                                                       avr/uart_rx/M_newData_q_1
    SLICE_X13Y21.D5      net (fanout=1)        1.536   M_newData_q_1
    SLICE_X13Y21.D       Tilo                  0.259   register/M_state_q_FSM_FFd1_3
                                                       register/_n0284_inv1
    SLICE_X12Y23.A1      net (fanout=1)        0.933   register/_n0284_inv1
    SLICE_X12Y23.A       Tilo                  0.254   register/M_addr_q[31]
                                                       register/_n0284_inv3
    SLICE_X9Y25.CE       net (fanout=9)        0.942   register/_n0284_inv
    SLICE_X9Y25.CLK      Tceck                 0.382   register/M_addr_q[26]
                                                       register/M_addr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.831ns (1.420ns logic, 3.411ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  15.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_1 (FF)
  Destination:          avr/uart_rx/M_savedData_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.789ns (Levels of Logic = 2)
  Clock Path Skew:      -0.099ns (0.590 - 0.689)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_1 to avr/uart_rx/M_savedData_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y12.BQ      Tcko                  0.476   avr/uart_rx/M_ctr_q[3]
                                                       avr/uart_rx/M_ctr_q_1
    SLICE_X21Y11.C4      net (fanout=6)        0.732   avr/uart_rx/M_ctr_q[1]
    SLICE_X21Y11.C       Tilo                  0.259   M_avr_new_rx_data
                                                       avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>11
    SLICE_X21Y11.D6      net (fanout=7)        0.834   avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>1
    SLICE_X21Y11.D       Tilo                  0.259   M_avr_new_rx_data
                                                       avr/uart_rx/_n0086_inv11
    SLICE_X15Y25.CE      net (fanout=2)        1.864   avr/uart_rx/_n0086_inv1
    SLICE_X15Y25.CLK     Tceck                 0.365   M_avr_rx_data[3]
                                                       avr/uart_rx/M_savedData_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.789ns (1.359ns logic, 3.430ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: matrix/matrix_vram_bottom/disp_vram/Mram_mem/CLKAWRCLK
  Logical resource: matrix/matrix_vram_bottom/disp_vram/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X0Y7.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: matrix/matrix_vram_bottom/disp_vram/Mram_mem/CLKBRDCLK
  Logical resource: matrix/matrix_vram_bottom/disp_vram/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X0Y7.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: matrix/matrix_vram_top/disp_vram/Mram_mem/CLKAWRCLK
  Logical resource: matrix/matrix_vram_top/disp_vram/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X0Y6.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: matrix/matrix_vram_top/disp_vram/Mram_mem/CLKBRDCLK
  Logical resource: matrix/matrix_vram_top/disp_vram/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X0Y6.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_txReg_q/CLK0
  Logical resource: avr/uart_tx/M_txReg_q/CK0
  Location pin: OLOGIC_X9Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/spi_slave/M_sck_reg_q[0]/CLK0
  Logical resource: avr/spi_slave/M_sck_reg_q_0/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/uart_rx/M_rxd_q/CLK0
  Logical resource: avr/uart_rx/M_rxd_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr/spi_slave/M_ss_reg_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: M_register_regOut[36]/CLK
  Logical resource: register/Mshreg_M_data_q_0/CLK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: M_register_regOut[36]/CLK
  Logical resource: register/Mshreg_M_data_q_1/CLK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: M_register_regOut[36]/CLK
  Logical resource: register/Mshreg_M_data_q_2/CLK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: register/M_timeout_q[3]/CLK
  Logical resource: register/M_timeout_q_1/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: register/M_timeout_q[3]/CLK
  Logical resource: register/M_timeout_q_2/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: register/M_timeout_q[3]/CLK
  Logical resource: register/M_timeout_q_3/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: register/M_timeout_q[7]/CLK
  Logical resource: register/M_timeout_q_4/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: register/M_timeout_q[7]/CLK
  Logical resource: register/M_timeout_q_5/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: register/M_timeout_q[7]/CLK
  Logical resource: register/M_timeout_q_6/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: register/M_timeout_q[7]/CLK
  Logical resource: register/M_timeout_q_7/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: register/M_timeout_q[11]/CLK
  Logical resource: register/M_timeout_q_8/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: register/M_timeout_q[11]/CLK
  Logical resource: register/M_timeout_q_9/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: register/M_timeout_q[11]/CLK
  Logical resource: register/M_timeout_q_10/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: register/M_timeout_q[11]/CLK
  Logical resource: register/M_timeout_q_11/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: register/M_timeout_q[15]/CLK
  Logical resource: register/M_timeout_q_12/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: register/M_timeout_q[15]/CLK
  Logical resource: register/M_timeout_q_13/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: register/M_timeout_q[15]/CLK
  Logical resource: register/M_timeout_q_14/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: register/M_timeout_q[15]/CLK
  Logical resource: register/M_timeout_q_15/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: register/M_timeout_q[19]/CLK
  Logical resource: register/M_timeout_q_16/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: register/M_timeout_q[19]/CLK
  Logical resource: register/M_timeout_q_17/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: register/M_timeout_q[19]/CLK
  Logical resource: register/M_timeout_q_18/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.144|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3416 paths, 0 nets, and 905 connections

Design statistics:
   Minimum period:   5.144ns{1}   (Maximum frequency: 194.401MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 29 17:08:08 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4555 MB



