{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582208180880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582208180884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 20 17:16:20 2020 " "Processing started: Thu Feb 20 17:16:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582208180884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208180884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arria5_tst1 -c arria5_tst1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off arria5_tst1 -c arria5_tst1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208180884 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1582208181507 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1582208181507 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1582208181507 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1582208181507 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1582208181507 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1582208181507 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1582208181507 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1582208181507 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582208233230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/dds_48_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/dds_48_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_48_v1 " "Found entity 1: DDS_48_v1" {  } { { "DDS_48_v1/synthesis/DDS_48_v1.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/DDS_48_v1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208310027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208310027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/dds_48_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/dds_48_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_48_v1 " "Found entity 1: DDS_48_v1" {  } { { "DDS_48_v1/synthesis/DDS_48_v1.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/DDS_48_v1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208310029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208310029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_nco_fxx.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_nco_fxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_fxx " "Found entity 1: asj_nco_fxx" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_fxx.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_fxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208310138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208310138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_apr_dxx.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_apr_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208310227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208310227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/cordic_axor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/cordic_axor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_axor_1p_lpm " "Found entity 1: cordic_axor_1p_lpm" {  } { { "DDS_48_v1/synthesis/submodules/cordic_axor_1p_lpm.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/cordic_axor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208310318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208310318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/dop_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/dop_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dop_reg " "Found entity 1: dop_reg" {  } { { "DDS_48_v1/synthesis/submodules/dop_reg.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/dop_reg.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208310406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208310406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/cord_seg_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/cord_seg_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_seg_sel " "Found entity 1: cord_seg_sel" {  } { { "DDS_48_v1/synthesis/submodules/cord_seg_sel.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/cord_seg_sel.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208310496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208310496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "DDS_48_v1/synthesis/submodules/asj_dxx_g.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208310587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208310587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/cord_2c.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/cord_2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_2c " "Found entity 1: cord_2c" {  } { { "DDS_48_v1/synthesis/submodules/cord_2c.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/cord_2c.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208310676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208310676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "DDS_48_v1/synthesis/submodules/asj_altqmcpipe.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208310766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208310766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_isdr.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208310857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208310857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_nco_pxx.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_nco_pxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_pxx " "Found entity 1: asj_nco_pxx" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_pxx.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_pxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208310948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208310948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/cord_fs.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/cord_fs.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_fs " "Found entity 1: cord_fs" {  } { { "DDS_48_v1/synthesis/submodules/cord_fs.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/cord_fs.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208311037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208311037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/cord_init_pm.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/cord_init_pm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_init_pm " "Found entity 1: cord_init_pm" {  } { { "DDS_48_v1/synthesis/submodules/cord_init_pm.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/cord_init_pm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208311125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208311125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "DDS_48_v1/synthesis/submodules/asj_dxx.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208311217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208311217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/cordic_zxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/cordic_zxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_zxor_1p_lpm " "Found entity 1: cordic_zxor_1p_lpm" {  } { { "DDS_48_v1/synthesis/submodules/cordic_zxor_1p_lpm.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/cordic_zxor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208311307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208311307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_crd_par.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_crd_par.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_crd_par " "Found entity 1: asj_crd_par" {  } { { "DDS_48_v1/synthesis/submodules/asj_crd_par.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_crd_par.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208311398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208311398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/cordic_sxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/cordic_sxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_sxor_1p_lpm " "Found entity 1: cordic_sxor_1p_lpm" {  } { { "DDS_48_v1/synthesis/submodules/cordic_sxor_1p_lpm.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/cordic_sxor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208311488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208311488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/dds_48_v1_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/dds_48_v1_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_48_v1_nco_ii_0 " "Found entity 1: DDS_48_v1_nco_ii_0" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208311505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208311505 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "sdram_mk_upr sdram_mk_upr.v(44) " "Verilog Module Declaration warning at sdram_mk_upr.v(44): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"sdram_mk_upr\"" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 44 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208311509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_mk_upr.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_mk_upr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mk_upr " "Found entity 1: sdram_mk_upr" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208311521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208311521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cntr " "Found entity 1: sdram_cntr" {  } { { "sdram_cntr.v" "" { Text "F:/project_072_z/sdram_cntr.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208311536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208311536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_for_sdram_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_for_sdram_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_for_sdram_v1 " "Found entity 1: mem_for_sdram_v1" {  } { { "mem_for_sdram_v1.v" "" { Text "F:/project_072_z/mem_for_sdram_v1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208311552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208311552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/dds.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "dds/synthesis/dds.v" "" { Text "F:/project_072_z/dds/synthesis/dds.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208311555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208311555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "dds/synthesis/submodules/asj_nco_apr_dxx.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/asj_nco_apr_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208311632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208311632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/cordic_axor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/cordic_axor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_axor_1p_lpm " "Found entity 1: cordic_axor_1p_lpm" {  } { { "dds/synthesis/submodules/cordic_axor_1p_lpm.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/cordic_axor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208311711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208311711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/dop_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/dop_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dop_reg " "Found entity 1: dop_reg" {  } { { "dds/synthesis/submodules/dop_reg.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/dop_reg.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208311788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208311788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/cord_seg_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/cord_seg_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_seg_sel " "Found entity 1: cord_seg_sel" {  } { { "dds/synthesis/submodules/cord_seg_sel.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/cord_seg_sel.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208311865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208311865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "dds/synthesis/submodules/asj_dxx_g.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208311944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208311944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/cord_init.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/cord_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_init " "Found entity 1: cord_init" {  } { { "dds/synthesis/submodules/cord_init.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/cord_init.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208312022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208312022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/cord_2c.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/cord_2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_2c " "Found entity 1: cord_2c" {  } { { "dds/synthesis/submodules/cord_2c.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/cord_2c.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208312100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208312100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "dds/synthesis/submodules/asj_altqmcpipe.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208312179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208312179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "dds/synthesis/submodules/asj_nco_isdr.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208312258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208312258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/cord_fs.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/cord_fs.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_fs " "Found entity 1: cord_fs" {  } { { "dds/synthesis/submodules/cord_fs.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/cord_fs.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208312336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208312336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "dds/synthesis/submodules/asj_dxx.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208312416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208312416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/cordic_zxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/cordic_zxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_zxor_1p_lpm " "Found entity 1: cordic_zxor_1p_lpm" {  } { { "dds/synthesis/submodules/cordic_zxor_1p_lpm.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/cordic_zxor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208312495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208312495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/asj_crd_par.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/asj_crd_par.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_crd_par " "Found entity 1: asj_crd_par" {  } { { "dds/synthesis/submodules/asj_crd_par.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/asj_crd_par.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208312574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208312574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/cordic_sxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/cordic_sxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_sxor_1p_lpm " "Found entity 1: cordic_sxor_1p_lpm" {  } { { "dds/synthesis/submodules/cordic_sxor_1p_lpm.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/cordic_sxor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208312654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208312654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/dds_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/dds_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds_nco_ii_0 " "Found entity 1: dds_nco_ii_0" {  } { { "dds/synthesis/submodules/dds_nco_ii_0.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/dds_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208312660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208312660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_form.v 1 1 " "Found 1 design units, including 1 entities, in source file crc_form.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_form " "Found entity 1: crc_form" {  } { { "crc_form.v" "" { Text "F:/project_072_z/crc_form.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208312675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208312675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/nco_test.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/nco_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco_test " "Found entity 1: nco_test" {  } { { "nco_test/synthesis/nco_test.v" "" { Text "F:/project_072_z/nco_test/synthesis/nco_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208312678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208312678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "nco_test/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "F:/project_072_z/nco_test/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208312756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208312756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "nco_test/synthesis/submodules/asj_nco_isdr.v" "" { Text "F:/project_072_z/nco_test/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208312837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208312837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "nco_test/synthesis/submodules/asj_nco_apr_dxx.v" "" { Text "F:/project_072_z/nco_test/synthesis/submodules/asj_nco_apr_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208312915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208312915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "nco_test/synthesis/submodules/asj_dxx_g.v" "" { Text "F:/project_072_z/nco_test/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208312994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208312994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "nco_test/synthesis/submodules/asj_dxx.v" "" { Text "F:/project_072_z/nco_test/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208313075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208313075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "nco_test/synthesis/submodules/asj_gal.v" "" { Text "F:/project_072_z/nco_test/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208313154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208313154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "nco_test/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "F:/project_072_z/nco_test/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208313233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208313233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "nco_test/synthesis/submodules/asj_altqmcpipe.v" "" { Text "F:/project_072_z/nco_test/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208313313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208313313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/nco_test_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/nco_test_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco_test_nco_ii_0 " "Found entity 1: nco_test_nco_ii_0" {  } { { "nco_test/synthesis/submodules/nco_test_nco_ii_0.v" "" { Text "F:/project_072_z/nco_test/synthesis/submodules/nco_test_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208313318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208313318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/cic.v 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/cic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cic " "Found entity 1: cic" {  } { { "cic/synthesis/cic.v" "" { Text "F:/project_072_z/cic/synthesis/cic.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208313322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208313322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (cic) " "Found design unit 1: auk_dspip_math_pkg (cic)" {  } { { "cic/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208313860 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "cic/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208313860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208313860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (cic) " "Found design unit 1: auk_dspip_text_pkg (cic)" {  } { { "cic/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208313863 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "cic/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208313863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208313863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (cic) " "Found design unit 1: auk_dspip_lib_pkg (cic)" {  } { { "cic/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208313867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208313867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_small_fifo-arch " "Found design unit 1: auk_dspip_avalon_streaming_small_fifo-arch" {  } { { "cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208313958 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_small_fifo " "Found entity 1: auk_dspip_avalon_streaming_small_fifo" {  } { { "cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208313958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208313958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208314045 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208314045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208314045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208314129 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208314129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208314129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208314214 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208314214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208314214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_delay-rtl " "Found design unit 1: auk_dspip_delay-rtl" {  } { { "cic/synthesis/submodules/auk_dspip_delay.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_delay.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208314218 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_delay " "Found entity 1: auk_dspip_delay" {  } { { "cic/synthesis/submodules/auk_dspip_delay.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_delay.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208314218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208314218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_fastaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_fastaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastaddsub-beh " "Found design unit 1: auk_dspip_fastaddsub-beh" {  } { { "cic/synthesis/submodules/auk_dspip_fastaddsub.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_fastaddsub.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208314221 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastaddsub " "Found entity 1: auk_dspip_fastaddsub" {  } { { "cic/synthesis/submodules/auk_dspip_fastaddsub.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_fastaddsub.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208314221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208314221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_fastadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_fastadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastadd-beh " "Found design unit 1: auk_dspip_fastadd-beh" {  } { { "cic/synthesis/submodules/auk_dspip_fastadd.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_fastadd.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208314224 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastadd " "Found entity 1: auk_dspip_fastadd" {  } { { "cic/synthesis/submodules/auk_dspip_fastadd.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_fastadd.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208314224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208314224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_pipelined_adder-rtl " "Found design unit 1: auk_dspip_pipelined_adder-rtl" {  } { { "cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208314228 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_pipelined_adder " "Found entity 1: auk_dspip_pipelined_adder" {  } { { "cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208314228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208314228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "cic/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208314231 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "cic/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208314231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208314231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dsp_cic_common_pkg (SystemVerilog) (cic) " "Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (cic)" {  } { { "cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208314307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208314307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_cic_lib_pkg (cic) " "Found design unit 1: auk_dspip_cic_lib_pkg (cic)" {  } { { "cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208314388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208314388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_differentiator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_differentiator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_differentiator-SYN " "Found design unit 1: auk_dspip_differentiator-SYN" {  } { { "cic/synthesis/submodules/auk_dspip_differentiator.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_differentiator.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208314473 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_differentiator " "Found entity 1: auk_dspip_differentiator" {  } { { "cic/synthesis/submodules/auk_dspip_differentiator.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_differentiator.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208314473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208314473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_downsample " "Found entity 1: auk_dspip_downsample" {  } { { "cic/synthesis/submodules/auk_dspip_downsample.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208314551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208314551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_integrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_integrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_integrator-SYN " "Found design unit 1: auk_dspip_integrator-SYN" {  } { { "cic/synthesis/submodules/auk_dspip_integrator.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_integrator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208314637 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_integrator " "Found entity 1: auk_dspip_integrator" {  } { { "cic/synthesis/submodules/auk_dspip_integrator.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_integrator.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208314637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208314637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_upsample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_upsample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_upsample-SYN " "Found design unit 1: auk_dspip_upsample-SYN" {  } { { "cic/synthesis/submodules/auk_dspip_upsample.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_upsample.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208314713 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_upsample " "Found entity 1: auk_dspip_upsample" {  } { { "cic/synthesis/submodules/auk_dspip_upsample.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_upsample.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208314713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208314713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_channel_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_channel_buffer-SYN " "Found design unit 1: auk_dspip_channel_buffer-SYN" {  } { { "cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208314792 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_channel_buffer " "Found entity 1: auk_dspip_channel_buffer" {  } { { "cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208314792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208314792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_variable_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_variable_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_variable_downsample " "Found entity 1: auk_dspip_variable_downsample" {  } { { "cic/synthesis/submodules/auk_dspip_variable_downsample.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_variable_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208314870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208314870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "cic/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "F:/project_072_z/cic/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208314946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208314946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "cic/synthesis/submodules/counter_module.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_int_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_int_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_siso " "Found entity 1: alt_cic_int_siso" {  } { { "cic/synthesis/submodules/alt_cic_int_siso.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/alt_cic_int_siso.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_dec_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_dec_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_siso " "Found entity 1: alt_cic_dec_siso" {  } { { "cic/synthesis/submodules/alt_cic_dec_siso.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/alt_cic_dec_siso.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_int_simo.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_int_simo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_simo " "Found entity 1: alt_cic_int_simo" {  } { { "cic/synthesis/submodules/alt_cic_int_simo.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/alt_cic_int_simo.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_dec_miso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_dec_miso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_miso " "Found entity 1: alt_cic_dec_miso" {  } { { "cic/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/alt_cic_dec_miso.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_core " "Found entity 1: alt_cic_core" {  } { { "cic/synthesis/submodules/alt_cic_core.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/alt_cic_core.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/cic_cic_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/cic_cic_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cic_cic_ii_0 " "Found entity 1: cic_cic_ii_0" {  } { { "cic/synthesis/submodules/cic_cic_ii_0.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/cic_cic_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tst_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file tst_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tst_writer " "Found entity 1: tst_writer" {  } { { "tst_writer.v" "" { Text "F:/project_072_z/tst_writer.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315606 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_wr_rd.v(126) " "Verilog HDL warning at sdram_wr_rd.v(126): extended using \"x\" or \"z\"" {  } { { "sdram_wr_rd.v" "" { Text "F:/project_072_z/sdram_wr_rd.v" 126 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582208315608 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_wr_rd.v(127) " "Verilog HDL warning at sdram_wr_rd.v(127): extended using \"x\" or \"z\"" {  } { { "sdram_wr_rd.v" "" { Text "F:/project_072_z/sdram_wr_rd.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582208315608 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_wr_rd.v(128) " "Verilog HDL warning at sdram_wr_rd.v(128): extended using \"x\" or \"z\"" {  } { { "sdram_wr_rd.v" "" { Text "F:/project_072_z/sdram_wr_rd.v" 128 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582208315608 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_wr_rd.v(129) " "Verilog HDL warning at sdram_wr_rd.v(129): extended using \"x\" or \"z\"" {  } { { "sdram_wr_rd.v" "" { Text "F:/project_072_z/sdram_wr_rd.v" 129 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582208315608 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_wr_rd.v(148) " "Verilog HDL warning at sdram_wr_rd.v(148): extended using \"x\" or \"z\"" {  } { { "sdram_wr_rd.v" "" { Text "F:/project_072_z/sdram_wr_rd.v" 148 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582208315608 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_wr_rd.v(149) " "Verilog HDL warning at sdram_wr_rd.v(149): extended using \"x\" or \"z\"" {  } { { "sdram_wr_rd.v" "" { Text "F:/project_072_z/sdram_wr_rd.v" 149 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582208315608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_wr_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_wr_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_wr_rd " "Found entity 1: sdram_wr_rd" {  } { { "sdram_wr_rd.v" "" { Text "F:/project_072_z/sdram_wr_rd.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315621 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller_2.v(150) " "Verilog HDL warning at sdram_controller_2.v(150): extended using \"x\" or \"z\"" {  } { { "sdram_controller_2.v" "" { Text "F:/project_072_z/sdram_controller_2.v" 150 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582208315624 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller_2.v(401) " "Verilog HDL warning at sdram_controller_2.v(401): extended using \"x\" or \"z\"" {  } { { "sdram_controller_2.v" "" { Text "F:/project_072_z/sdram_controller_2.v" 401 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582208315624 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller_2.v(405) " "Verilog HDL warning at sdram_controller_2.v(405): extended using \"x\" or \"z\"" {  } { { "sdram_controller_2.v" "" { Text "F:/project_072_z/sdram_controller_2.v" 405 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582208315624 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller_2.v(408) " "Verilog HDL warning at sdram_controller_2.v(408): extended using \"x\" or \"z\"" {  } { { "sdram_controller_2.v" "" { Text "F:/project_072_z/sdram_controller_2.v" 408 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582208315624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller_2.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller_2 " "Found entity 1: sdram_controller_2" {  } { { "sdram_controller_2.v" "" { Text "F:/project_072_z/sdram_controller_2.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "udp_arbitr.v 1 1 " "Found 1 design units, including 1 entities, in source file udp_arbitr.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_arbitr " "Found entity 1: udp_arbitr" {  } { { "udp_arbitr.v" "" { Text "F:/project_072_z/udp_arbitr.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "udp_packet_rcv.v 1 1 " "Found 1 design units, including 1 entities, in source file udp_packet_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_packet_rcv " "Found entity 1: udp_packet_rcv" {  } { { "udp_packet_rcv.v" "" { Text "F:/project_072_z/udp_packet_rcv.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "udp_reciver.v 1 1 " "Found 1 design units, including 1 entities, in source file udp_reciver.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_reciver " "Found entity 1: udp_reciver" {  } { { "udp_reciver.v" "" { Text "F:/project_072_z/udp_reciver.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_v3.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_v3.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_v2 " "Found entity 1: i2c_master_v2" {  } { { "i2c_v3.v" "" { Text "F:/project_072_z/i2c_v3.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sfp_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sfp_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 sfp_master " "Found entity 1: sfp_master" {  } { { "sfp_master.v" "" { Text "F:/project_072_z/sfp_master.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.v" "" { Text "F:/project_072_z/i2c_master.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc1_align.v 1 1 " "Found 1 design units, including 1 entities, in source file adc1_align.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc1_align " "Found entity 1: adc1_align" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc1_jesd_rcv.v 1 1 " "Found 1 design units, including 1 entities, in source file adc1_jesd_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc1_jesd_rcv " "Found entity 1: adc1_jesd_rcv" {  } { { "adc1_jesd_rcv.v" "" { Text "F:/project_072_z/adc1_jesd_rcv.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc2_align.v 1 1 " "Found 1 design units, including 1 entities, in source file adc2_align.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc2_align " "Found entity 1: adc2_align" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc2_jesd_rcv.v 1 1 " "Found 1 design units, including 1 entities, in source file adc2_jesd_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc2_jesd_rcv " "Found entity 1: adc2_jesd_rcv" {  } { { "adc2_jesd_rcv.v" "" { Text "F:/project_072_z/adc2_jesd_rcv.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_align.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_align.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_align " "Found entity 1: adc_align" {  } { { "adc_align.v" "" { Text "F:/project_072_z/adc_align.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elastic_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file elastic_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 elastic_buffer " "Found entity 1: elastic_buffer" {  } { { "elastic_buffer.v" "" { Text "F:/project_072_z/elastic_buffer.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_read_spi_v3.v 1 1 " "Found 1 design units, including 1 entities, in source file block_read_spi_v3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block_read_spi_v3 " "Found entity 1: Block_read_spi_v3" {  } { { "Block_read_spi_v3.v" "" { Text "F:/project_072_z/Block_read_spi_v3.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_2clk.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_2clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_2clk " "Found entity 1: fifo_2clk" {  } { { "fifo_2clk.v" "" { Text "F:/project_072_z/fifo_2clk.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_data_rcv.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_data_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_data_rcv " "Found entity 1: adc_data_rcv" {  } { { "adc_data_rcv.v" "" { Text "F:/project_072_z/adc_data_rcv.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_faza.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_faza.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco_faza " "Found entity 1: nco_faza" {  } { { "nco_faza.v" "" { Text "F:/project_072_z/nco_faza.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_upr.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_upr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_upr " "Found entity 1: DAC_upr" {  } { { "DAC_upr.v" "" { Text "F:/project_072_z/DAC_upr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic.v 3 3 " "Found 3 design units, including 3 entities, in source file cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_shifter " "Found entity 1: signed_shifter" {  } { { "cordic.v" "" { Text "F:/project_072_z/cordic.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315946 ""} { "Info" "ISGN_ENTITY_NAME" "2 rotator " "Found entity 2: rotator" {  } { { "cordic.v" "" { Text "F:/project_072_z/cordic.v" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315946 ""} { "Info" "ISGN_ENTITY_NAME" "3 cordic " "Found entity 3: cordic" {  } { { "cordic.v" "" { Text "F:/project_072_z/cordic.v" 258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_cos.v 1 1 " "Found 1 design units, including 1 entities, in source file convert_cos.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_cos " "Found entity 1: convert_cos" {  } { { "convert_cos.v" "" { Text "F:/project_072_z/convert_cos.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_sqr_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file test_sqr_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_sqr_gen " "Found entity 1: test_sqr_gen" {  } { { "test_sqr_gen.v" "" { Text "F:/project_072_z/test_sqr_gen.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_align_ila.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_align_ila.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_align_ila " "Found entity 1: sync_align_ila" {  } { { "sync_align_ila.v" "" { Text "F:/project_072_z/sync_align_ila.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208315994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208315994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_al_tst.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_al_tst.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_al_tst " "Found entity 1: sync_al_tst" {  } { { "sync_al_tst.v" "" { Text "F:/project_072_z/sync_al_tst.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316010 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "arria5_tst1.v(2600) " "Verilog HDL warning at arria5_tst1.v(2600): extended using \"x\" or \"z\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2600 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582208316016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arria5_tst1.v 1 1 " "Found 1 design units, including 1 entities, in source file arria5_tst1.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trans_reconfig_control.v 1 1 " "Found 1 design units, including 1 entities, in source file trans_reconfig_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 trans_reconfig_control " "Found entity 1: trans_reconfig_control" {  } { { "trans_reconfig_control.v" "" { Text "F:/project_072_z/trans_reconfig_control.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_upr_spi1.v 2 2 " "Found 2 design units, including 2 entities, in source file block_upr_spi1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block_upr_spi1 " "Found entity 1: Block_upr_spi1" {  } { { "Block_upr_spi1.v" "" { Text "F:/project_072_z/Block_upr_spi1.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316075 ""} { "Info" "ISGN_ENTITY_NAME" "2 Block_control_spi " "Found entity 2: Block_control_spi" {  } { { "Block_upr_spi1.v" "" { Text "F:/project_072_z/Block_upr_spi1.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1/pll1_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1/pll1_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_0002 " "Found entity 1: pll1_0002" {  } { { "pll1/pll1_0002.v" "" { Text "F:/project_072_z/pll1/pll1_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "F:/project_072_z/pll1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tst_rst_modul.v 2 2 " "Found 2 design units, including 2 entities, in source file tst_rst_modul.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_led " "Found entity 1: test_led" {  } { { "tst_rst_modul.v" "" { Text "F:/project_072_z/tst_rst_modul.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316136 ""} { "Info" "ISGN_ENTITY_NAME" "2 rst " "Found entity 2: rst" {  } { { "tst_rst_modul.v" "" { Text "F:/project_072_z/tst_rst_modul.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufi4.v 2 2 " "Found 2 design units, including 2 entities, in source file bufi4.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufi4_iobuf_in_4qh " "Found entity 1: bufi4_iobuf_in_4qh" {  } { { "bufi4.v" "" { Text "F:/project_072_z/bufi4.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316203 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufi4 " "Found entity 2: bufi4" {  } { { "bufi4.v" "" { Text "F:/project_072_z/bufi4.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufi5.v 2 2 " "Found 2 design units, including 2 entities, in source file bufi5.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufi5_iobuf_in_5qh " "Found entity 1: bufi5_iobuf_in_5qh" {  } { { "bufi5.v" "" { Text "F:/project_072_z/bufi5.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316265 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufi5 " "Found entity 2: bufi5" {  } { { "bufi5.v" "" { Text "F:/project_072_z/bufi5.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufout5.v 2 2 " "Found 2 design units, including 2 entities, in source file bufout5.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufout5_iobuf_out_shs " "Found entity 1: bufout5_iobuf_out_shs" {  } { { "bufout5.v" "" { Text "F:/project_072_z/bufout5.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316328 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufout5 " "Found entity 2: bufout5" {  } { { "bufout5.v" "" { Text "F:/project_072_z/bufout5.v" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufout3.v 2 2 " "Found 2 design units, including 2 entities, in source file bufout3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufout3_iobuf_out_qhs " "Found entity 1: bufout3_iobuf_out_qhs" {  } { { "bufout3.v" "" { Text "F:/project_072_z/bufout3.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316391 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufout3 " "Found entity 2: bufout3" {  } { { "bufout3.v" "" { Text "F:/project_072_z/bufout3.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufi3.v 2 2 " "Found 2 design units, including 2 entities, in source file bufi3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufi3_iobuf_in_3qh " "Found entity 1: bufi3_iobuf_in_3qh" {  } { { "bufi3.v" "" { Text "F:/project_072_z/bufi3.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316453 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufi3 " "Found entity 2: bufi3" {  } { { "bufi3.v" "" { Text "F:/project_072_z/bufi3.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_phy " "Found entity 1: custom_phy" {  } { { "custom_phy.v" "" { Text "F:/project_072_z/custom_phy.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (custom_phy) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (custom_phy)" {  } { { "custom_phy/altera_xcvr_functions.sv" "" { Text "F:/project_072_z/custom_phy/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/altera_xcvr_custom.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/altera_xcvr_custom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_custom " "Found entity 1: altera_xcvr_custom" {  } { { "custom_phy/altera_xcvr_custom.sv" "" { Text "F:/project_072_z/custom_phy/altera_xcvr_custom.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_xcvr_custom_nr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_xcvr_custom_nr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_custom_nr " "Found entity 1: av_xcvr_custom_nr" {  } { { "custom_phy/av_xcvr_custom_nr.sv" "" { Text "F:/project_072_z/custom_phy/av_xcvr_custom_nr.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_xcvr_custom_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_xcvr_custom_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_custom_native " "Found entity 1: av_xcvr_custom_native" {  } { { "custom_phy/av_xcvr_custom_native.sv" "" { Text "F:/project_072_z/custom_phy/av_xcvr_custom_native.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "custom_phy/alt_xcvr_resync.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_csr_common_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy/alt_xcvr_csr_common_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_common_h (SystemVerilog) (custom_phy) " "Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (custom_phy)" {  } { { "custom_phy/alt_xcvr_csr_common_h.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_csr_common_h.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_csr_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/alt_xcvr_csr_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_common " "Found entity 1: alt_xcvr_csr_common" {  } { { "custom_phy/alt_xcvr_csr_common.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_csr_common.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_csr_pcs8g_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy/alt_xcvr_csr_pcs8g_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_pcs8g_h (SystemVerilog) (custom_phy) " "Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (custom_phy)" {  } { { "custom_phy/alt_xcvr_csr_pcs8g_h.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_csr_pcs8g_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_csr_pcs8g.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/alt_xcvr_csr_pcs8g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_pcs8g " "Found entity 1: alt_xcvr_csr_pcs8g" {  } { { "custom_phy/alt_xcvr_csr_pcs8g.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_csr_pcs8g.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file custom_phy/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "custom_phy/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316515 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "custom_phy/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316515 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "custom_phy/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_mgmt2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/alt_xcvr_mgmt2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_mgmt2dec " "Found entity 1: alt_xcvr_mgmt2dec" {  } { { "custom_phy/alt_xcvr_mgmt2dec.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_mgmt2dec.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "custom_phy/altera_wait_generate.v" "" { Text "F:/project_072_z/custom_phy/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316525 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 custom_phy/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "custom_phy/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1582208316527 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 custom_phy/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "custom_phy/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1582208316527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "custom_phy/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "custom_phy/sv_reconfig_bundle_to_ip.sv" "" { Text "F:/project_072_z/custom_phy/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "custom_phy/sv_reconfig_bundle_merger.sv" "" { Text "F:/project_072_z/custom_phy/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (custom_phy) " "Found design unit 1: av_xcvr_h (SystemVerilog) (custom_phy)" {  } { { "custom_phy/av_xcvr_h.sv" "" { Text "F:/project_072_z/custom_phy/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm_csr " "Found entity 1: av_xcvr_avmm_csr" {  } { { "custom_phy/av_xcvr_avmm_csr.sv" "" { Text "F:/project_072_z/custom_phy/av_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma_ch " "Found entity 1: av_tx_pma_ch" {  } { { "custom_phy/av_tx_pma_ch.sv" "" { Text "F:/project_072_z/custom_phy/av_tx_pma_ch.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma " "Found entity 1: av_tx_pma" {  } { { "custom_phy/av_tx_pma.sv" "" { Text "F:/project_072_z/custom_phy/av_tx_pma.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_rx_pma " "Found entity 1: av_rx_pma" {  } { { "custom_phy/av_rx_pma.sv" "" { Text "F:/project_072_z/custom_phy/av_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pma " "Found entity 1: av_pma" {  } { { "custom_phy/av_pma.sv" "" { Text "F:/project_072_z/custom_phy/av_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs_ch " "Found entity 1: av_pcs_ch" {  } { { "custom_phy/av_pcs_ch.sv" "" { Text "F:/project_072_z/custom_phy/av_pcs_ch.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs " "Found entity 1: av_pcs" {  } { { "custom_phy/av_pcs.sv" "" { Text "F:/project_072_z/custom_phy/av_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm " "Found entity 1: av_xcvr_avmm" {  } { { "custom_phy/av_xcvr_avmm.sv" "" { Text "F:/project_072_z/custom_phy/av_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_native " "Found entity 1: av_xcvr_native" {  } { { "custom_phy/av_xcvr_native.sv" "" { Text "F:/project_072_z/custom_phy/av_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_plls " "Found entity 1: av_xcvr_plls" {  } { { "custom_phy/av_xcvr_plls.sv" "" { Text "F:/project_072_z/custom_phy/av_xcvr_plls.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_data_adapter " "Found entity 1: av_xcvr_data_adapter" {  } { { "custom_phy/av_xcvr_data_adapter.sv" "" { Text "F:/project_072_z/custom_phy/av_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "custom_phy/av_reconfig_bundle_to_basic.sv" "" { Text "F:/project_072_z/custom_phy/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316620 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 custom_phy/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "custom_phy/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1582208316622 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 custom_phy/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "custom_phy/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1582208316623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "custom_phy/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_rx_pcs_rbc " "Found entity 1: av_hssi_8g_rx_pcs_rbc" {  } { { "custom_phy/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "F:/project_072_z/custom_phy/av_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_tx_pcs_rbc " "Found entity 1: av_hssi_8g_tx_pcs_rbc" {  } { { "custom_phy/av_hssi_8g_tx_pcs_rbc.sv" "" { Text "F:/project_072_z/custom_phy/av_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pcs_pma_interface_rbc " "Found entity 1: av_hssi_common_pcs_pma_interface_rbc" {  } { { "custom_phy/av_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy/av_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pld_pcs_interface_rbc " "Found entity 1: av_hssi_common_pld_pcs_interface_rbc" {  } { { "custom_phy/av_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy/av_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_pipe_gen1_2_rbc " "Found entity 1: av_hssi_pipe_gen1_2_rbc" {  } { { "custom_phy/av_hssi_pipe_gen1_2_rbc.sv" "" { Text "F:/project_072_z/custom_phy/av_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_rx_pcs_pma_interface_rbc" {  } { { "custom_phy/av_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy/av_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_rx_pld_pcs_interface_rbc" {  } { { "custom_phy/av_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy/av_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_tx_pcs_pma_interface_rbc" {  } { { "custom_phy/av_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy/av_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_tx_pld_pcs_interface_rbc" {  } { { "custom_phy/av_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy/av_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/altera_xcvr_reset_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/altera_xcvr_reset_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_reset_control " "Found entity 1: altera_xcvr_reset_control" {  } { { "custom_phy/altera_xcvr_reset_control.sv" "" { Text "F:/project_072_z/custom_phy/altera_xcvr_reset_control.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_reset_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/alt_xcvr_reset_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reset_counter " "Found entity 1: alt_xcvr_reset_counter" {  } { { "custom_phy/alt_xcvr_reset_counter.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_reset_counter.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "custom_phy/alt_xcvr_arbiter.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "custom_phy/alt_xcvr_m2s.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_control_gphy.v 1 1 " "Found 1 design units, including 1 entities, in source file block_control_gphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block_control_GPHY " "Found entity 1: Block_control_GPHY" {  } { { "Block_control_GPHY.v" "" { Text "F:/project_072_z/Block_control_GPHY.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_long.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_long.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_long " "Found entity 1: reset_long" {  } { { "reset_long.v" "" { Text "F:/project_072_z/reset_long.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_read_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file block_read_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block_read_spi " "Found entity 1: Block_read_spi" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316749 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Block_write_spi.v " "Can't analyze file -- file output_files/Block_write_spi.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1582208316753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufin7.v 2 2 " "Found 2 design units, including 2 entities, in source file bufin7.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufin7_iobuf_in_7qh " "Found entity 1: bufin7_iobuf_in_7qh" {  } { { "bufin7.v" "" { Text "F:/project_072_z/bufin7.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316817 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufin7 " "Found entity 2: bufin7" {  } { { "bufin7.v" "" { Text "F:/project_072_z/bufin7.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufout4.v 2 2 " "Found 2 design units, including 2 entities, in source file bufout4.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufout4_iobuf_out_rhs " "Found entity 1: bufout4_iobuf_out_rhs" {  } { { "bufout4.v" "" { Text "F:/project_072_z/bufout4.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316880 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufout4 " "Found entity 2: bufout4" {  } { { "bufout4.v" "" { Text "F:/project_072_z/bufout4.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_gigtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_gigtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_gigtrans " "Found entity 1: pll_gigtrans" {  } { { "pll_gigtrans.v" "" { Text "F:/project_072_z/pll_gigtrans.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_gigtrans/pll_gigtrans_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_gigtrans/pll_gigtrans_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_gigtrans_0002 " "Found entity 1: pll_gigtrans_0002" {  } { { "pll_gigtrans/pll_gigtrans_0002.v" "" { Text "F:/project_072_z/pll_gigtrans/pll_gigtrans_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig.v" { { "Info" "ISGN_ENTITY_NAME" "1 phy_reconfig " "Found entity 1: phy_reconfig" {  } { { "phy_reconfig.v" "" { Text "F:/project_072_z/phy_reconfig.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file phy_reconfig/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (phy_reconfig) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (phy_reconfig)" {  } { { "phy_reconfig/altera_xcvr_functions.sv" "" { Text "F:/project_072_z/phy_reconfig/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file phy_reconfig/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (phy_reconfig) " "Found design unit 1: av_xcvr_h (SystemVerilog) (phy_reconfig)" {  } { { "phy_reconfig/av_xcvr_h.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "phy_reconfig/alt_xcvr_resync.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file phy_reconfig/alt_xcvr_reconfig_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_reconfig_h (SystemVerilog) (phy_reconfig) " "Found design unit 1: alt_xcvr_reconfig_h (SystemVerilog) (phy_reconfig)" {  } { { "phy_reconfig/alt_xcvr_reconfig_h.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_h.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig " "Found entity 1: alt_xcvr_reconfig" {  } { { "phy_reconfig/alt_xcvr_reconfig.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cal_seq.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cal_seq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cal_seq " "Found entity 1: alt_xcvr_reconfig_cal_seq" {  } { { "phy_reconfig/alt_xcvr_reconfig_cal_seq.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cal_seq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xreconf_cif.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xreconf_cif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_cif " "Found entity 1: alt_xreconf_cif" {  } { { "phy_reconfig/alt_xreconf_cif.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xreconf_cif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xreconf_uif.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xreconf_uif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_uif " "Found entity 1: alt_xreconf_uif" {  } { { "phy_reconfig/alt_xreconf_uif.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xreconf_uif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xreconf_basic_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xreconf_basic_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_basic_acq " "Found entity 1: alt_xreconf_basic_acq" {  } { { "phy_reconfig/alt_xreconf_basic_acq.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xreconf_basic_acq.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_analog.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_analog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog " "Found entity 1: alt_xcvr_reconfig_analog" {  } { { "phy_reconfig/alt_xcvr_reconfig_analog.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_analog.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_analog_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_analog_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog_av " "Found entity 1: alt_xcvr_reconfig_analog_av" {  } { { "phy_reconfig/alt_xcvr_reconfig_analog_av.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_analog_av.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xreconf_analog_datactrl_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xreconf_analog_datactrl_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_datactrl_av " "Found entity 1: alt_xreconf_analog_datactrl_av" {  } { { "phy_reconfig/alt_xreconf_analog_datactrl_av.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xreconf_analog_datactrl_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xreconf_analog_rmw_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xreconf_analog_rmw_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_rmw_av " "Found entity 1: alt_xreconf_analog_rmw_av" {  } { { "phy_reconfig/alt_xreconf_analog_rmw_av.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xreconf_analog_rmw_av.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xreconf_analog_ctrlsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xreconf_analog_ctrlsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_ctrlsm " "Found entity 1: alt_xreconf_analog_ctrlsm" {  } { { "phy_reconfig/alt_xreconf_analog_ctrlsm.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xreconf_analog_ctrlsm.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_offset_cancellation.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation " "Found entity 1: alt_xcvr_reconfig_offset_cancellation" {  } { { "phy_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation_av " "Found entity 1: alt_xcvr_reconfig_offset_cancellation_av" {  } { { "phy_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208316996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208316996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_eyemon.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_eyemon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon " "Found entity 1: alt_xcvr_reconfig_eyemon" {  } { { "phy_reconfig/alt_xcvr_reconfig_eyemon.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_eyemon.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_dfe.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_dfe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe " "Found entity 1: alt_xcvr_reconfig_dfe" {  } { { "phy_reconfig/alt_xcvr_reconfig_dfe.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_dfe.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_adce.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_adce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_adce " "Found entity 1: alt_xcvr_reconfig_adce" {  } { { "phy_reconfig/alt_xcvr_reconfig_adce.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_adce.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_dcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_dcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd " "Found entity 1: alt_xcvr_reconfig_dcd" {  } { { "phy_reconfig/alt_xcvr_reconfig_dcd.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_dcd.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_dcd_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_dcd_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_av " "Found entity 1: alt_xcvr_reconfig_dcd_av" {  } { { "phy_reconfig/alt_xcvr_reconfig_dcd_av.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_dcd_av.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_cal_av " "Found entity 1: alt_xcvr_reconfig_dcd_cal_av" {  } { { "phy_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_dcd_control_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_dcd_control_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_control_av " "Found entity 1: alt_xcvr_reconfig_dcd_control_av" {  } { { "phy_reconfig/alt_xcvr_reconfig_dcd_control_av.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_dcd_control_av.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_mif " "Found entity 1: alt_xcvr_reconfig_mif" {  } { { "phy_reconfig/alt_xcvr_reconfig_mif.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif " "Found entity 1: av_xcvr_reconfig_mif" {  } { { "phy_reconfig/av_xcvr_reconfig_mif.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xcvr_reconfig_mif_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xcvr_reconfig_mif_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_ctrl " "Found entity 1: av_xcvr_reconfig_mif_ctrl" {  } { { "phy_reconfig/av_xcvr_reconfig_mif_ctrl.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xcvr_reconfig_mif_ctrl.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xcvr_reconfig_mif_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xcvr_reconfig_mif_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_avmm " "Found entity 1: av_xcvr_reconfig_mif_avmm" {  } { { "phy_reconfig/av_xcvr_reconfig_mif_avmm.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xcvr_reconfig_mif_avmm.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_pll " "Found entity 1: alt_xcvr_reconfig_pll" {  } { { "phy_reconfig/alt_xcvr_reconfig_pll.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll " "Found entity 1: av_xcvr_reconfig_pll" {  } { { "phy_reconfig/av_xcvr_reconfig_pll.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xcvr_reconfig_pll_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xcvr_reconfig_pll_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll_ctrl " "Found entity 1: av_xcvr_reconfig_pll_ctrl" {  } { { "phy_reconfig/av_xcvr_reconfig_pll_ctrl.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xcvr_reconfig_pll_ctrl.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_soc " "Found entity 1: alt_xcvr_reconfig_soc" {  } { { "phy_reconfig/alt_xcvr_reconfig_soc.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_soc.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_ram " "Found entity 1: alt_xcvr_reconfig_cpu_ram" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_ram.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_ram.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_direct.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_direct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_direct " "Found entity 1: alt_xcvr_reconfig_direct" {  } { { "phy_reconfig/alt_xcvr_reconfig_direct.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_direct.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_arbiter_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_arbiter_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_arbiter_acq " "Found entity 1: alt_arbiter_acq" {  } { { "phy_reconfig/alt_arbiter_acq.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_arbiter_acq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_basic " "Found entity 1: alt_xcvr_reconfig_basic" {  } { { "phy_reconfig/alt_xcvr_reconfig_basic.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_basic.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xrbasic_l2p_addr.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xrbasic_l2p_addr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_addr " "Found entity 1: av_xrbasic_l2p_addr" {  } { { "phy_reconfig/av_xrbasic_l2p_addr.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xrbasic_l2p_addr.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xrbasic_l2p_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xrbasic_l2p_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_ch " "Found entity 1: av_xrbasic_l2p_ch" {  } { { "phy_reconfig/av_xrbasic_l2p_ch.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xrbasic_l2p_ch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xrbasic_l2p_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xrbasic_l2p_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_rom " "Found entity 1: av_xrbasic_l2p_rom" {  } { { "phy_reconfig/av_xrbasic_l2p_rom.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xrbasic_l2p_rom.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xrbasic_lif_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xrbasic_lif_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif_csr " "Found entity 1: av_xrbasic_lif_csr" {  } { { "phy_reconfig/av_xrbasic_lif_csr.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xrbasic_lif_csr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xrbasic_lif.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xrbasic_lif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif " "Found entity 1: av_xrbasic_lif" {  } { { "phy_reconfig/av_xrbasic_lif.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xrbasic_lif.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_basic " "Found entity 1: av_xcvr_reconfig_basic" {  } { { "phy_reconfig/av_xcvr_reconfig_basic.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xcvr_reconfig_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "phy_reconfig/alt_xcvr_arbiter.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "phy_reconfig/alt_xcvr_m2s.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "phy_reconfig/altera_wait_generate.v" "" { Text "F:/project_072_z/phy_reconfig/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file phy_reconfig/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "phy_reconfig/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317183 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "phy_reconfig/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317183 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "phy_reconfig/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/sv_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/sv_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_basic " "Found entity 1: sv_reconfig_bundle_to_basic" {  } { { "phy_reconfig/sv_reconfig_bundle_to_basic.sv" "" { Text "F:/project_072_z/phy_reconfig/sv_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "phy_reconfig/av_reconfig_bundle_to_basic.sv" "" { Text "F:/project_072_z/phy_reconfig/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317196 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 phy_reconfig/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at phy_reconfig/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "phy_reconfig/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/phy_reconfig/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1582208317198 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 phy_reconfig/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at phy_reconfig/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "phy_reconfig/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/phy_reconfig/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1582208317198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "phy_reconfig/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/phy_reconfig/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu " "Found entity 1: alt_xcvr_reconfig_cpu" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu.v" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317227 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module " "Found entity 2: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317227 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_xcvr_reconfig_cpu_reconfig_cpu " "Found entity 3: alt_xcvr_reconfig_cpu_reconfig_cpu" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_irq_mapper " "Found entity 1: alt_xcvr_reconfig_cpu_irq_mapper" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "phy_reconfig/altera_reset_controller.v" "" { Text "F:/project_072_z/phy_reconfig/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "phy_reconfig/altera_reset_synchronizer.v" "" { Text "F:/project_072_z/phy_reconfig/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "phy_reconfig/altera_merlin_master_translator.sv" "" { Text "F:/project_072_z/phy_reconfig/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "phy_reconfig/altera_merlin_slave_translator.sv" "" { Text "F:/project_072_z/phy_reconfig/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "phy_reconfig/altera_merlin_master_agent.sv" "" { Text "F:/project_072_z/phy_reconfig/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "phy_reconfig/altera_merlin_slave_agent.sv" "" { Text "F:/project_072_z/phy_reconfig/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "phy_reconfig/altera_merlin_burst_uncompressor.sv" "" { Text "F:/project_072_z/phy_reconfig/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "phy_reconfig/altera_avalon_sc_fifo.v" "" { Text "F:/project_072_z/phy_reconfig/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582208317310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582208317310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317318 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317318 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582208317321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582208317321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317329 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582208317332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582208317332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317340 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317340 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582208317342 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582208317343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317351 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file phy_reconfig/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "phy_reconfig/altera_merlin_arbitrator.sv" "" { Text "F:/project_072_z/phy_reconfig/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317382 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "phy_reconfig/altera_merlin_arbitrator.sv" "" { Text "F:/project_072_z/phy_reconfig/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 phy_rst " "Found entity 1: phy_rst" {  } { { "phy_rst.v" "" { Text "F:/project_072_z/phy_rst.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_rst/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file phy_rst/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (phy_rst) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (phy_rst)" {  } { { "phy_rst/altera_xcvr_functions.sv" "" { Text "F:/project_072_z/phy_rst/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_rst/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_rst/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "phy_rst/alt_xcvr_resync.sv" "" { Text "F:/project_072_z/phy_rst/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_rst/altera_xcvr_reset_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_rst/altera_xcvr_reset_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_reset_control " "Found entity 1: altera_xcvr_reset_control" {  } { { "phy_rst/altera_xcvr_reset_control.sv" "" { Text "F:/project_072_z/phy_rst/altera_xcvr_reset_control.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_rst/alt_xcvr_reset_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_rst/alt_xcvr_reset_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reset_counter " "Found entity 1: alt_xcvr_reset_counter" {  } { { "phy_rst/alt_xcvr_reset_counter.sv" "" { Text "F:/project_072_z/phy_rst/alt_xcvr_reset_counter.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_phy_dac " "Found entity 1: custom_phy_dac" {  } { { "custom_phy_dac.v" "" { Text "F:/project_072_z/custom_phy_dac.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy_dac/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (custom_phy_dac) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (custom_phy_dac)" {  } { { "custom_phy_dac/altera_xcvr_functions.sv" "" { Text "F:/project_072_z/custom_phy_dac/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/altera_xcvr_custom.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/altera_xcvr_custom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_custom " "Found entity 1: altera_xcvr_custom" {  } { { "custom_phy_dac/altera_xcvr_custom.sv" "" { Text "F:/project_072_z/custom_phy_dac/altera_xcvr_custom.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_xcvr_custom_nr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_xcvr_custom_nr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_custom_nr " "Found entity 1: av_xcvr_custom_nr" {  } { { "custom_phy_dac/av_xcvr_custom_nr.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_nr.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_xcvr_custom_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_xcvr_custom_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_custom_native " "Found entity 1: av_xcvr_custom_native" {  } { { "custom_phy_dac/av_xcvr_custom_native.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_native.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "custom_phy_dac/alt_xcvr_resync.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_csr_common_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy_dac/alt_xcvr_csr_common_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_common_h (SystemVerilog) (custom_phy_dac) " "Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (custom_phy_dac)" {  } { { "custom_phy_dac/alt_xcvr_csr_common_h.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_common_h.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_csr_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/alt_xcvr_csr_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_common " "Found entity 1: alt_xcvr_csr_common" {  } { { "custom_phy_dac/alt_xcvr_csr_common.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_common.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_csr_pcs8g_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy_dac/alt_xcvr_csr_pcs8g_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_pcs8g_h (SystemVerilog) (custom_phy_dac) " "Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (custom_phy_dac)" {  } { { "custom_phy_dac/alt_xcvr_csr_pcs8g_h.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_pcs8g_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_csr_pcs8g.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/alt_xcvr_csr_pcs8g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_pcs8g " "Found entity 1: alt_xcvr_csr_pcs8g" {  } { { "custom_phy_dac/alt_xcvr_csr_pcs8g.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_pcs8g.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file custom_phy_dac/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "custom_phy_dac/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317562 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "custom_phy_dac/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317562 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "custom_phy_dac/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_mgmt2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/alt_xcvr_mgmt2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_mgmt2dec " "Found entity 1: alt_xcvr_mgmt2dec" {  } { { "custom_phy_dac/alt_xcvr_mgmt2dec.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_mgmt2dec.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "custom_phy_dac/altera_wait_generate.v" "" { Text "F:/project_072_z/custom_phy_dac/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317577 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1582208317579 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1582208317579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "custom_phy_dac/sv_reconfig_bundle_to_ip.sv" "" { Text "F:/project_072_z/custom_phy_dac/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "custom_phy_dac/sv_reconfig_bundle_merger.sv" "" { Text "F:/project_072_z/custom_phy_dac/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy_dac/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (custom_phy_dac) " "Found design unit 1: av_xcvr_h (SystemVerilog) (custom_phy_dac)" {  } { { "custom_phy_dac/av_xcvr_h.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm_csr " "Found entity 1: av_xcvr_avmm_csr" {  } { { "custom_phy_dac/av_xcvr_avmm_csr.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma_ch " "Found entity 1: av_tx_pma_ch" {  } { { "custom_phy_dac/av_tx_pma_ch.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_tx_pma_ch.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma " "Found entity 1: av_tx_pma" {  } { { "custom_phy_dac/av_tx_pma.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_tx_pma.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_rx_pma " "Found entity 1: av_rx_pma" {  } { { "custom_phy_dac/av_rx_pma.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pma " "Found entity 1: av_pma" {  } { { "custom_phy_dac/av_pma.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs_ch " "Found entity 1: av_pcs_ch" {  } { { "custom_phy_dac/av_pcs_ch.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_pcs_ch.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs " "Found entity 1: av_pcs" {  } { { "custom_phy_dac/av_pcs.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm " "Found entity 1: av_xcvr_avmm" {  } { { "custom_phy_dac/av_xcvr_avmm.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_native " "Found entity 1: av_xcvr_native" {  } { { "custom_phy_dac/av_xcvr_native.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_plls " "Found entity 1: av_xcvr_plls" {  } { { "custom_phy_dac/av_xcvr_plls.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_plls.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_data_adapter " "Found entity 1: av_xcvr_data_adapter" {  } { { "custom_phy_dac/av_xcvr_data_adapter.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "custom_phy_dac/av_reconfig_bundle_to_basic.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317714 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 custom_phy_dac/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy_dac/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "custom_phy_dac/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1582208317716 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 custom_phy_dac/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy_dac/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "custom_phy_dac/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1582208317716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "custom_phy_dac/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_rx_pcs_rbc " "Found entity 1: av_hssi_8g_rx_pcs_rbc" {  } { { "custom_phy_dac/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_tx_pcs_rbc " "Found entity 1: av_hssi_8g_tx_pcs_rbc" {  } { { "custom_phy_dac/av_hssi_8g_tx_pcs_rbc.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pcs_pma_interface_rbc " "Found entity 1: av_hssi_common_pcs_pma_interface_rbc" {  } { { "custom_phy_dac/av_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pld_pcs_interface_rbc " "Found entity 1: av_hssi_common_pld_pcs_interface_rbc" {  } { { "custom_phy_dac/av_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_pipe_gen1_2_rbc " "Found entity 1: av_hssi_pipe_gen1_2_rbc" {  } { { "custom_phy_dac/av_hssi_pipe_gen1_2_rbc.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_rx_pcs_pma_interface_rbc" {  } { { "custom_phy_dac/av_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_rx_pld_pcs_interface_rbc" {  } { { "custom_phy_dac/av_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_tx_pcs_pma_interface_rbc" {  } { { "custom_phy_dac/av_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_tx_pld_pcs_interface_rbc" {  } { { "custom_phy_dac/av_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/altera_xcvr_reset_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/altera_xcvr_reset_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_reset_control " "Found entity 1: altera_xcvr_reset_control" {  } { { "custom_phy_dac/altera_xcvr_reset_control.sv" "" { Text "F:/project_072_z/custom_phy_dac/altera_xcvr_reset_control.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_reset_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/alt_xcvr_reset_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reset_counter " "Found entity 1: alt_xcvr_reset_counter" {  } { { "custom_phy_dac/alt_xcvr_reset_counter.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_reset_counter.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "custom_phy_dac/alt_xcvr_arbiter.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "custom_phy_dac/alt_xcvr_m2s.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PHY_pll " "Found entity 1: PHY_pll" {  } { { "PHY_pll.v" "" { Text "F:/project_072_z/PHY_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_pll/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file phy_pll/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (PHY_pll) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (PHY_pll)" {  } { { "PHY_pll/altera_xcvr_functions.sv" "" { Text "F:/project_072_z/PHY_pll/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_pll/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file phy_pll/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (PHY_pll) " "Found design unit 1: av_xcvr_h (SystemVerilog) (PHY_pll)" {  } { { "PHY_pll/av_xcvr_h.sv" "" { Text "F:/project_072_z/PHY_pll/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_pll/av_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_pll/av_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_plls " "Found entity 1: av_xcvr_plls" {  } { { "PHY_pll/av_xcvr_plls.sv" "" { Text "F:/project_072_z/PHY_pll/av_xcvr_plls.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317870 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 PHY_pll/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at PHY_pll/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "PHY_pll/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/PHY_pll/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1582208317872 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 PHY_pll/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at PHY_pll/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "PHY_pll/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/PHY_pll/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1582208317872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_pll/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_pll/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "PHY_pll/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/PHY_pll/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_pll/av_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_pll/av_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm_csr " "Found entity 1: av_xcvr_avmm_csr" {  } { { "PHY_pll/av_xcvr_avmm_csr.sv" "" { Text "F:/project_072_z/PHY_pll/av_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_pll/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_pll/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "PHY_pll/alt_xcvr_resync.sv" "" { Text "F:/project_072_z/PHY_pll/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufout2.v 2 2 " "Found 2 design units, including 2 entities, in source file bufout2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufout2_iobuf_out_phs " "Found entity 1: bufout2_iobuf_out_phs" {  } { { "bufout2.v" "" { Text "F:/project_072_z/bufout2.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317964 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufout2 " "Found entity 2: bufout2" {  } { { "bufout2.v" "" { Text "F:/project_072_z/bufout2.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208317964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208317964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufout15.v 2 2 " "Found 2 design units, including 2 entities, in source file bufout15.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufout15_iobuf_out_djs " "Found entity 1: bufout15_iobuf_out_djs" {  } { { "bufout15.v" "" { Text "F:/project_072_z/bufout15.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318032 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufout15 " "Found entity 2: bufout15" {  } { { "bufout15.v" "" { Text "F:/project_072_z/bufout15.v" 446 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufout11.v 2 2 " "Found 2 design units, including 2 entities, in source file bufout11.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufout11_iobuf_out_9js " "Found entity 1: bufout11_iobuf_out_9js" {  } { { "bufout11.v" "" { Text "F:/project_072_z/bufout11.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318100 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufout11 " "Found entity 2: bufout11" {  } { { "bufout11.v" "" { Text "F:/project_072_z/bufout11.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll96.v 1 1 " "Found 1 design units, including 1 entities, in source file pll96.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll96 " "Found entity 1: pll96" {  } { { "pll96.v" "" { Text "F:/project_072_z/pll96.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318108 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pll96/pll96_0002.v " "Can't analyze file -- file pll96/pll96_0002.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1582208318113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error_sch.v 1 1 " "Found 1 design units, including 1 entities, in source file error_sch.v" { { "Info" "ISGN_ENTITY_NAME" "1 error_sch " "Found entity 1: error_sch" {  } { { "error_sch.v" "" { Text "F:/project_072_z/error_sch.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_phy_4line " "Found entity 1: custom_phy_4line" {  } { { "custom_phy_4line.v" "" { Text "F:/project_072_z/custom_phy_4line.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy_4line/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (custom_phy_4line) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (custom_phy_4line)" {  } { { "custom_phy_4line/altera_xcvr_functions.sv" "" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/altera_xcvr_custom.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/altera_xcvr_custom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_custom " "Found entity 1: altera_xcvr_custom" {  } { { "custom_phy_4line/altera_xcvr_custom.sv" "" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_custom.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_xcvr_custom_nr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_xcvr_custom_nr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_custom_nr " "Found entity 1: av_xcvr_custom_nr" {  } { { "custom_phy_4line/av_xcvr_custom_nr.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_xcvr_custom_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_xcvr_custom_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_custom_native " "Found entity 1: av_xcvr_custom_native" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "custom_phy_4line/alt_xcvr_resync.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_csr_common_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy_4line/alt_xcvr_csr_common_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_common_h (SystemVerilog) (custom_phy_4line) " "Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (custom_phy_4line)" {  } { { "custom_phy_4line/alt_xcvr_csr_common_h.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_common_h.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_csr_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/alt_xcvr_csr_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_common " "Found entity 1: alt_xcvr_csr_common" {  } { { "custom_phy_4line/alt_xcvr_csr_common.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_common.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_csr_pcs8g_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy_4line/alt_xcvr_csr_pcs8g_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_pcs8g_h (SystemVerilog) (custom_phy_4line) " "Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (custom_phy_4line)" {  } { { "custom_phy_4line/alt_xcvr_csr_pcs8g_h.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_pcs8g_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_csr_pcs8g.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/alt_xcvr_csr_pcs8g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_pcs8g " "Found entity 1: alt_xcvr_csr_pcs8g" {  } { { "custom_phy_4line/alt_xcvr_csr_pcs8g.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_pcs8g.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file custom_phy_4line/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "custom_phy_4line/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318247 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "custom_phy_4line/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318247 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "custom_phy_4line/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_mgmt2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/alt_xcvr_mgmt2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_mgmt2dec " "Found entity 1: alt_xcvr_mgmt2dec" {  } { { "custom_phy_4line/alt_xcvr_mgmt2dec.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_mgmt2dec.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "custom_phy_4line/altera_wait_generate.v" "" { Text "F:/project_072_z/custom_phy_4line/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318266 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1582208318268 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1582208318268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "custom_phy_4line/sv_reconfig_bundle_to_ip.sv" "" { Text "F:/project_072_z/custom_phy_4line/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "custom_phy_4line/sv_reconfig_bundle_merger.sv" "" { Text "F:/project_072_z/custom_phy_4line/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy_4line/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (custom_phy_4line) " "Found design unit 1: av_xcvr_h (SystemVerilog) (custom_phy_4line)" {  } { { "custom_phy_4line/av_xcvr_h.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm_csr " "Found entity 1: av_xcvr_avmm_csr" {  } { { "custom_phy_4line/av_xcvr_avmm_csr.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma_ch " "Found entity 1: av_tx_pma_ch" {  } { { "custom_phy_4line/av_tx_pma_ch.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_tx_pma_ch.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma " "Found entity 1: av_tx_pma" {  } { { "custom_phy_4line/av_tx_pma.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_tx_pma.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_rx_pma " "Found entity 1: av_rx_pma" {  } { { "custom_phy_4line/av_rx_pma.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pma " "Found entity 1: av_pma" {  } { { "custom_phy_4line/av_pma.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs_ch " "Found entity 1: av_pcs_ch" {  } { { "custom_phy_4line/av_pcs_ch.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_pcs_ch.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs " "Found entity 1: av_pcs" {  } { { "custom_phy_4line/av_pcs.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm " "Found entity 1: av_xcvr_avmm" {  } { { "custom_phy_4line/av_xcvr_avmm.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_native " "Found entity 1: av_xcvr_native" {  } { { "custom_phy_4line/av_xcvr_native.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_plls " "Found entity 1: av_xcvr_plls" {  } { { "custom_phy_4line/av_xcvr_plls.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_plls.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_data_adapter " "Found entity 1: av_xcvr_data_adapter" {  } { { "custom_phy_4line/av_xcvr_data_adapter.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "custom_phy_4line/av_reconfig_bundle_to_basic.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318429 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 custom_phy_4line/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy_4line/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "custom_phy_4line/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1582208318431 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 custom_phy_4line/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy_4line/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "custom_phy_4line/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1582208318431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "custom_phy_4line/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_rx_pcs_rbc " "Found entity 1: av_hssi_8g_rx_pcs_rbc" {  } { { "custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_tx_pcs_rbc " "Found entity 1: av_hssi_8g_tx_pcs_rbc" {  } { { "custom_phy_4line/av_hssi_8g_tx_pcs_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pcs_pma_interface_rbc " "Found entity 1: av_hssi_common_pcs_pma_interface_rbc" {  } { { "custom_phy_4line/av_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pld_pcs_interface_rbc " "Found entity 1: av_hssi_common_pld_pcs_interface_rbc" {  } { { "custom_phy_4line/av_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_pipe_gen1_2_rbc " "Found entity 1: av_hssi_pipe_gen1_2_rbc" {  } { { "custom_phy_4line/av_hssi_pipe_gen1_2_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_rx_pcs_pma_interface_rbc" {  } { { "custom_phy_4line/av_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_rx_pld_pcs_interface_rbc" {  } { { "custom_phy_4line/av_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_tx_pcs_pma_interface_rbc" {  } { { "custom_phy_4line/av_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_tx_pld_pcs_interface_rbc" {  } { { "custom_phy_4line/av_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/altera_xcvr_reset_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/altera_xcvr_reset_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_reset_control " "Found entity 1: altera_xcvr_reset_control" {  } { { "custom_phy_4line/altera_xcvr_reset_control.sv" "" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_reset_control.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_reset_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/alt_xcvr_reset_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reset_counter " "Found entity 1: alt_xcvr_reset_counter" {  } { { "custom_phy_4line/alt_xcvr_reset_counter.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_reset_counter.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "custom_phy_4line/alt_xcvr_arbiter.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "custom_phy_4line/alt_xcvr_m2s.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll240_120.v 1 1 " "Found 1 design units, including 1 entities, in source file pll240_120.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll240_120 " "Found entity 1: pll240_120" {  } { { "pll240_120.v" "" { Text "F:/project_072_z/pll240_120.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll240_120/pll240_120_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll240_120/pll240_120_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll240_120_0002 " "Found entity 1: pll240_120_0002" {  } { { "pll240_120/pll240_120_0002.v" "" { Text "F:/project_072_z/pll240_120/pll240_120_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo64_16.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo64_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo64_16 " "Found entity 1: fifo64_16" {  } { { "fifo64_16.v" "" { Text "F:/project_072_z/fifo64_16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mem " "Found entity 1: fifo_mem" {  } { { "fifo_mem.v" "" { Text "F:/project_072_z/fifo_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll100.v 1 1 " "Found 1 design units, including 1 entities, in source file pll100.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll100 " "Found entity 1: pll100" {  } { { "pll100.v" "" { Text "F:/project_072_z/pll100.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll100/pll100_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll100/pll100_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll100_0002 " "Found entity 1: pll100_0002" {  } { { "pll100/pll100_0002.v" "" { Text "F:/project_072_z/pll100/pll100_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iq_quarta_mix2.v 1 1 " "Found 1 design units, including 1 entities, in source file iq_quarta_mix2.v" { { "Info" "ISGN_ENTITY_NAME" "1 iq_quarta_mix2 " "Found entity 1: iq_quarta_mix2" {  } { { "iq_quarta_mix2.v" "" { Text "F:/project_072_z/iq_quarta_mix2.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "F:/project_072_z/uart_tx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318689 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_tx_massiv.v(83) " "Verilog HDL information at uart_tx_massiv.v(83): always construct contains both blocking and non-blocking assignments" {  } { { "uart_tx_massiv.v" "" { Text "F:/project_072_z/uart_tx_massiv.v" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1582208318691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_massiv.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_massiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_massiv " "Found entity 1: uart_tx_massiv" {  } { { "uart_tx_massiv.v" "" { Text "F:/project_072_z/uart_tx_massiv.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_delay1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_delay1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_delay1 " "Found entity 1: pll_delay1" {  } { { "pll_delay1.v" "" { Text "F:/project_072_z/pll_delay1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_delay1/pll_delay1_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_delay1/pll_delay1_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_delay1_0002 " "Found entity 1: pll_delay1_0002" {  } { { "pll_delay1/pll_delay1_0002.v" "" { Text "F:/project_072_z/pll_delay1/pll_delay1_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_gtx_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_gtx_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_gtx_adc " "Found entity 1: fifo_gtx_adc" {  } { { "fifo_gtx_adc.v" "" { Text "F:/project_072_z/fifo_gtx_adc.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_120_120_96_96_96.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_120_120_96_96_96.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_120_120_96_96_96 " "Found entity 1: pll_120_120_96_96_96" {  } { { "pll_120_120_96_96_96.v" "" { Text "F:/project_072_z/pll_120_120_96_96_96.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_120_120_96_96_96/pll_120_120_96_96_96_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_120_120_96_96_96/pll_120_120_96_96_96_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_120_120_96_96_96_0002 " "Found entity 1: pll_120_120_96_96_96_0002" {  } { { "pll_120_120_96_96_96/pll_120_120_96_96_96_0002.v" "" { Text "F:/project_072_z/pll_120_120_96_96_96/pll_120_120_96_96_96_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jesd204_lmfc.v 1 1 " "Found 1 design units, including 1 entities, in source file jesd204_lmfc.v" { { "Info" "ISGN_ENTITY_NAME" "1 jesd204_lmfc " "Found entity 1: jesd204_lmfc" {  } { { "jesd204_lmfc.v" "" { Text "F:/project_072_z/jesd204_lmfc.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_world_align.v 1 1 " "Found 1 design units, including 1 entities, in source file line_world_align.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_world_align " "Found entity 1: line_world_align" {  } { { "line_world_align.v" "" { Text "F:/project_072_z/line_world_align.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_data_flow.v 1 1 " "Found 1 design units, including 1 entities, in source file switch_data_flow.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_data_flow " "Found entity 1: switch_data_flow" {  } { { "switch_data_flow.v" "" { Text "F:/project_072_z/switch_data_flow.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixer_to_iq.v 1 1 " "Found 1 design units, including 1 entities, in source file mixer_to_iq.v" { { "Info" "ISGN_ENTITY_NAME" "1 mixer_to_iq " "Found entity 1: mixer_to_iq" {  } { { "mixer_to_iq.v" "" { Text "F:/project_072_z/mixer_to_iq.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp_step1.v 1 1 " "Found 1 design units, including 1 entities, in source file dsp_step1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsp_step1 " "Found entity 1: dsp_step1" {  } { { "dsp_step1.v" "" { Text "F:/project_072_z/dsp_step1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimator_t2.v 1 1 " "Found 1 design units, including 1 entities, in source file decimator_t2.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimator_t2 " "Found entity 1: decimator_t2" {  } { { "decimator_t2.v" "" { Text "F:/project_072_z/decimator_t2.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll125.v 1 1 " "Found 1 design units, including 1 entities, in source file pll125.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll125 " "Found entity 1: pll125" {  } { { "pll125.v" "" { Text "F:/project_072_z/pll125.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318898 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pll125/pll125_0002.v " "Can't analyze file -- file pll125/pll125_0002.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1582208318904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_125_120_96_96_96_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_125_120_96_96_96_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_125_120_96_96_96_v1 " "Found entity 1: pll_125_120_96_96_96_v1" {  } { { "pll_125_120_96_96_96_v1.v" "" { Text "F:/project_072_z/pll_125_120_96_96_96_v1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_125_120_96_96_96_v1/pll_125_120_96_96_96_v1_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_125_120_96_96_96_v1/pll_125_120_96_96_96_v1_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_125_120_96_96_96_v1_0002 " "Found entity 1: pll_125_120_96_96_96_v1_0002" {  } { { "pll_125_120_96_96_96_v1/pll_125_120_96_96_96_v1_0002.v" "" { Text "F:/project_072_z/pll_125_120_96_96_96_v1/pll_125_120_96_96_96_v1_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_96.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_96.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_96 " "Found entity 1: pll_96" {  } { { "pll_96.v" "" { Text "F:/project_072_z/pll_96.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_96/pll_96_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_96/pll_96_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_96_0002 " "Found entity 1: pll_96_0002" {  } { { "pll_96/pll_96_0002.v" "" { Text "F:/project_072_z/pll_96/pll_96_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_240_120.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_240_120.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_240_120 " "Found entity 1: pll_240_120" {  } { { "pll_240_120.v" "" { Text "F:/project_072_z/pll_240_120.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_240_120/pll_240_120_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_240_120/pll_240_120_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_240_120_0002 " "Found entity 1: pll_240_120_0002" {  } { { "pll_240_120/pll_240_120_0002.v" "" { Text "F:/project_072_z/pll_240_120/pll_240_120_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208318963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208318963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iobuf_v1.v 2 2 " "Found 2 design units, including 2 entities, in source file iobuf_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 iobuf_v1_iobuf_bidir_nho " "Found entity 1: iobuf_v1_iobuf_bidir_nho" {  } { { "iobuf_v1.v" "" { Text "F:/project_072_z/iobuf_v1.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319036 ""} { "Info" "ISGN_ENTITY_NAME" "2 iobuf_v1 " "Found entity 2: iobuf_v1" {  } { { "iobuf_v1.v" "" { Text "F:/project_072_z/iobuf_v1.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buf_i2c.v 2 2 " "Found 2 design units, including 2 entities, in source file buf_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 buf_i2c_iobuf_bidir_nho " "Found entity 1: buf_i2c_iobuf_bidir_nho" {  } { { "buf_i2c.v" "" { Text "F:/project_072_z/buf_i2c.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319107 ""} { "Info" "ISGN_ENTITY_NAME" "2 buf_i2c " "Found entity 2: buf_i2c" {  } { { "buf_i2c.v" "" { Text "F:/project_072_z/buf_i2c.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "udp_form.v 1 1 " "Found 1 design units, including 1 entities, in source file udp_form.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_form " "Found entity 1: udp_form" {  } { { "udp_form.v" "" { Text "F:/project_072_z/udp_form.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file mac_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac_rst " "Found entity 1: mac_rst" {  } { { "mac_rst.v" "" { Text "F:/project_072_z/mac_rst.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_read_spi_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file block_read_spi_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block_read_spi_mac " "Found entity 1: Block_read_spi_mac" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_write_spi_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file block_write_spi_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block_write_spi_mac " "Found entity 1: Block_write_spi_mac" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1.v" { { "Info" "ISGN_ENTITY_NAME" "1 reconfig_phy1 " "Found entity 1: reconfig_phy1" {  } { { "reconfig_phy1.v" "" { Text "F:/project_072_z/reconfig_phy1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file reconfig_phy1/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (reconfig_phy1) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (reconfig_phy1)" {  } { { "reconfig_phy1/altera_xcvr_functions.sv" "" { Text "F:/project_072_z/reconfig_phy1/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file reconfig_phy1/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (reconfig_phy1) " "Found design unit 1: av_xcvr_h (SystemVerilog) (reconfig_phy1)" {  } { { "reconfig_phy1/av_xcvr_h.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "reconfig_phy1/alt_xcvr_resync.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file reconfig_phy1/alt_xcvr_reconfig_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_reconfig_h (SystemVerilog) (reconfig_phy1) " "Found design unit 1: alt_xcvr_reconfig_h (SystemVerilog) (reconfig_phy1)" {  } { { "reconfig_phy1/alt_xcvr_reconfig_h.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_h.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig " "Found entity 1: alt_xcvr_reconfig" {  } { { "reconfig_phy1/alt_xcvr_reconfig.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cal_seq.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cal_seq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cal_seq " "Found entity 1: alt_xcvr_reconfig_cal_seq" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cal_seq.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cal_seq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xreconf_cif.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xreconf_cif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_cif " "Found entity 1: alt_xreconf_cif" {  } { { "reconfig_phy1/alt_xreconf_cif.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xreconf_cif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xreconf_uif.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xreconf_uif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_uif " "Found entity 1: alt_xreconf_uif" {  } { { "reconfig_phy1/alt_xreconf_uif.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xreconf_uif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xreconf_basic_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xreconf_basic_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_basic_acq " "Found entity 1: alt_xreconf_basic_acq" {  } { { "reconfig_phy1/alt_xreconf_basic_acq.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xreconf_basic_acq.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_analog.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_analog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog " "Found entity 1: alt_xcvr_reconfig_analog" {  } { { "reconfig_phy1/alt_xcvr_reconfig_analog.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_analog.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_analog_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_analog_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog_av " "Found entity 1: alt_xcvr_reconfig_analog_av" {  } { { "reconfig_phy1/alt_xcvr_reconfig_analog_av.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_analog_av.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xreconf_analog_datactrl_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xreconf_analog_datactrl_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_datactrl_av " "Found entity 1: alt_xreconf_analog_datactrl_av" {  } { { "reconfig_phy1/alt_xreconf_analog_datactrl_av.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xreconf_analog_datactrl_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xreconf_analog_rmw_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xreconf_analog_rmw_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_rmw_av " "Found entity 1: alt_xreconf_analog_rmw_av" {  } { { "reconfig_phy1/alt_xreconf_analog_rmw_av.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xreconf_analog_rmw_av.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xreconf_analog_ctrlsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xreconf_analog_ctrlsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_ctrlsm " "Found entity 1: alt_xreconf_analog_ctrlsm" {  } { { "reconfig_phy1/alt_xreconf_analog_ctrlsm.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xreconf_analog_ctrlsm.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_offset_cancellation.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_offset_cancellation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation " "Found entity 1: alt_xcvr_reconfig_offset_cancellation" {  } { { "reconfig_phy1/alt_xcvr_reconfig_offset_cancellation.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_offset_cancellation.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_offset_cancellation_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_offset_cancellation_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation_av " "Found entity 1: alt_xcvr_reconfig_offset_cancellation_av" {  } { { "reconfig_phy1/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_offset_cancellation_av.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_eyemon.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_eyemon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon " "Found entity 1: alt_xcvr_reconfig_eyemon" {  } { { "reconfig_phy1/alt_xcvr_reconfig_eyemon.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_eyemon.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_dfe.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_dfe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe " "Found entity 1: alt_xcvr_reconfig_dfe" {  } { { "reconfig_phy1/alt_xcvr_reconfig_dfe.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_dfe.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_adce.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_adce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_adce " "Found entity 1: alt_xcvr_reconfig_adce" {  } { { "reconfig_phy1/alt_xcvr_reconfig_adce.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_adce.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_dcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_dcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd " "Found entity 1: alt_xcvr_reconfig_dcd" {  } { { "reconfig_phy1/alt_xcvr_reconfig_dcd.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_dcd.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_dcd_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_dcd_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_av " "Found entity 1: alt_xcvr_reconfig_dcd_av" {  } { { "reconfig_phy1/alt_xcvr_reconfig_dcd_av.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_dcd_av.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_dcd_cal_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_dcd_cal_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_cal_av " "Found entity 1: alt_xcvr_reconfig_dcd_cal_av" {  } { { "reconfig_phy1/alt_xcvr_reconfig_dcd_cal_av.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_dcd_cal_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_dcd_control_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_dcd_control_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_control_av " "Found entity 1: alt_xcvr_reconfig_dcd_control_av" {  } { { "reconfig_phy1/alt_xcvr_reconfig_dcd_control_av.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_dcd_control_av.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_mif " "Found entity 1: alt_xcvr_reconfig_mif" {  } { { "reconfig_phy1/alt_xcvr_reconfig_mif.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif " "Found entity 1: av_xcvr_reconfig_mif" {  } { { "reconfig_phy1/av_xcvr_reconfig_mif.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xcvr_reconfig_mif_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xcvr_reconfig_mif_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_ctrl " "Found entity 1: av_xcvr_reconfig_mif_ctrl" {  } { { "reconfig_phy1/av_xcvr_reconfig_mif_ctrl.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xcvr_reconfig_mif_ctrl.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xcvr_reconfig_mif_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xcvr_reconfig_mif_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_avmm " "Found entity 1: av_xcvr_reconfig_mif_avmm" {  } { { "reconfig_phy1/av_xcvr_reconfig_mif_avmm.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xcvr_reconfig_mif_avmm.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_pll " "Found entity 1: alt_xcvr_reconfig_pll" {  } { { "reconfig_phy1/alt_xcvr_reconfig_pll.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll " "Found entity 1: av_xcvr_reconfig_pll" {  } { { "reconfig_phy1/av_xcvr_reconfig_pll.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xcvr_reconfig_pll_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xcvr_reconfig_pll_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll_ctrl " "Found entity 1: av_xcvr_reconfig_pll_ctrl" {  } { { "reconfig_phy1/av_xcvr_reconfig_pll_ctrl.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xcvr_reconfig_pll_ctrl.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_soc " "Found entity 1: alt_xcvr_reconfig_soc" {  } { { "reconfig_phy1/alt_xcvr_reconfig_soc.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_soc.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_ram " "Found entity 1: alt_xcvr_reconfig_cpu_ram" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_ram.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_ram.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_direct.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_direct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_direct " "Found entity 1: alt_xcvr_reconfig_direct" {  } { { "reconfig_phy1/alt_xcvr_reconfig_direct.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_direct.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_arbiter_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_arbiter_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_arbiter_acq " "Found entity 1: alt_arbiter_acq" {  } { { "reconfig_phy1/alt_arbiter_acq.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_arbiter_acq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_basic " "Found entity 1: alt_xcvr_reconfig_basic" {  } { { "reconfig_phy1/alt_xcvr_reconfig_basic.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_basic.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xrbasic_l2p_addr.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xrbasic_l2p_addr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_addr " "Found entity 1: av_xrbasic_l2p_addr" {  } { { "reconfig_phy1/av_xrbasic_l2p_addr.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xrbasic_l2p_addr.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xrbasic_l2p_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xrbasic_l2p_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_ch " "Found entity 1: av_xrbasic_l2p_ch" {  } { { "reconfig_phy1/av_xrbasic_l2p_ch.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xrbasic_l2p_ch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xrbasic_l2p_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xrbasic_l2p_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_rom " "Found entity 1: av_xrbasic_l2p_rom" {  } { { "reconfig_phy1/av_xrbasic_l2p_rom.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xrbasic_l2p_rom.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xrbasic_lif_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xrbasic_lif_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif_csr " "Found entity 1: av_xrbasic_lif_csr" {  } { { "reconfig_phy1/av_xrbasic_lif_csr.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xrbasic_lif_csr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xrbasic_lif.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xrbasic_lif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif " "Found entity 1: av_xrbasic_lif" {  } { { "reconfig_phy1/av_xrbasic_lif.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xrbasic_lif.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_basic " "Found entity 1: av_xcvr_reconfig_basic" {  } { { "reconfig_phy1/av_xcvr_reconfig_basic.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xcvr_reconfig_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "reconfig_phy1/alt_xcvr_arbiter.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "reconfig_phy1/alt_xcvr_m2s.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "reconfig_phy1/altera_wait_generate.v" "" { Text "F:/project_072_z/reconfig_phy1/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file reconfig_phy1/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "reconfig_phy1/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319700 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "reconfig_phy1/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319700 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "reconfig_phy1/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/sv_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/sv_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_basic " "Found entity 1: sv_reconfig_bundle_to_basic" {  } { { "reconfig_phy1/sv_reconfig_bundle_to_basic.sv" "" { Text "F:/project_072_z/reconfig_phy1/sv_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "reconfig_phy1/av_reconfig_bundle_to_basic.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319723 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 reconfig_phy1/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at reconfig_phy1/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "reconfig_phy1/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1582208319725 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 reconfig_phy1/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at reconfig_phy1/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "reconfig_phy1/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1582208319725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "reconfig_phy1/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu " "Found entity 1: alt_xcvr_reconfig_cpu" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu.v" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319778 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module " "Found entity 2: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319778 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_xcvr_reconfig_cpu_reconfig_cpu " "Found entity 3: alt_xcvr_reconfig_cpu_reconfig_cpu" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_irq_mapper " "Found entity 1: alt_xcvr_reconfig_cpu_irq_mapper" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_irq_mapper.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "reconfig_phy1/altera_reset_controller.v" "" { Text "F:/project_072_z/reconfig_phy1/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "reconfig_phy1/altera_reset_synchronizer.v" "" { Text "F:/project_072_z/reconfig_phy1/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "reconfig_phy1/altera_merlin_master_translator.sv" "" { Text "F:/project_072_z/reconfig_phy1/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "reconfig_phy1/altera_merlin_slave_translator.sv" "" { Text "F:/project_072_z/reconfig_phy1/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "reconfig_phy1/altera_merlin_master_agent.sv" "" { Text "F:/project_072_z/reconfig_phy1/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "reconfig_phy1/altera_merlin_slave_agent.sv" "" { Text "F:/project_072_z/reconfig_phy1/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "reconfig_phy1/altera_merlin_burst_uncompressor.sv" "" { Text "F:/project_072_z/reconfig_phy1/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "reconfig_phy1/altera_avalon_sc_fifo.v" "" { Text "F:/project_072_z/reconfig_phy1/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582208319906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582208319907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319924 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319924 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582208319927 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582208319927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319944 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582208319946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582208319946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319963 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582208319966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582208319966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319983 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208319994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208319994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file reconfig_phy1/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "reconfig_phy1/altera_merlin_arbitrator.sv" "" { Text "F:/project_072_z/reconfig_phy1/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320035 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "reconfig_phy1/altera_merlin_arbitrator.sv" "" { Text "F:/project_072_z/reconfig_phy1/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_v040219_1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_v040219_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_v040219_1 " "Found entity 1: pll_v040219_1" {  } { { "pll_v040219_1.v" "" { Text "F:/project_072_z/pll_v040219_1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_v040219_1/pll_v040219_1_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_v040219_1/pll_v040219_1_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_v040219_1_0002 " "Found entity 1: pll_v040219_1_0002" {  } { { "pll_v040219_1/pll_v040219_1_0002.v" "" { Text "F:/project_072_z/pll_v040219_1/pll_v040219_1_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320113 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "udp_sender.v(129) " "Verilog HDL information at udp_sender.v(129): always construct contains both blocking and non-blocking assignments" {  } { { "udp_sender.v" "" { Text "F:/project_072_z/udp_sender.v" 129 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1582208320116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "udp_sender.v 1 1 " "Found 1 design units, including 1 entities, in source file udp_sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_sender " "Found entity 1: udp_sender" {  } { { "udp_sender.v" "" { Text "F:/project_072_z/udp_sender.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth1 " "Found entity 1: eth1" {  } { { "eth1.v" "" { Text "F:/project_072_z/eth1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/eth1_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/eth1_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth1_0002 " "Found entity 1: eth1_0002" {  } { { "eth1/eth1_0002.v" "" { Text "F:/project_072_z/eth1/eth1_0002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "eth1/altera_reset_controller.v" "" { Text "F:/project_072_z/eth1/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "eth1/altera_reset_synchronizer.v" "" { Text "F:/project_072_z/eth1/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_eth_tse_phyip_terminator.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_eth_tse_phyip_terminator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_phyip_terminator " "Found entity 1: altera_eth_tse_phyip_terminator" {  } { { "eth1/altera_eth_tse_phyip_terminator.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_phyip_terminator.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_fake_master.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_fake_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fake_master " "Found entity 1: altera_tse_fake_master" {  } { { "eth1/altera_tse_fake_master.v" "" { Text "F:/project_072_z/eth1/altera_tse_fake_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file eth1/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (eth1) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (eth1)" {  } { { "eth1/altera_xcvr_functions.sv" "" { Text "F:/project_072_z/eth1/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_xcvr_custom.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_xcvr_custom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_custom " "Found entity 1: altera_xcvr_custom" {  } { { "eth1/altera_xcvr_custom.sv" "" { Text "F:/project_072_z/eth1/altera_xcvr_custom.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_xcvr_custom_nr.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_xcvr_custom_nr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_custom_nr " "Found entity 1: av_xcvr_custom_nr" {  } { { "eth1/av_xcvr_custom_nr.sv" "" { Text "F:/project_072_z/eth1/av_xcvr_custom_nr.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_xcvr_custom_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_xcvr_custom_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_custom_native " "Found entity 1: av_xcvr_custom_native" {  } { { "eth1/av_xcvr_custom_native.sv" "" { Text "F:/project_072_z/eth1/av_xcvr_custom_native.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "eth1/alt_xcvr_resync.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_csr_common_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file eth1/alt_xcvr_csr_common_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_common_h (SystemVerilog) (eth1) " "Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (eth1)" {  } { { "eth1/alt_xcvr_csr_common_h.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_csr_common_h.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_csr_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/alt_xcvr_csr_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_common " "Found entity 1: alt_xcvr_csr_common" {  } { { "eth1/alt_xcvr_csr_common.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_csr_common.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_csr_pcs8g_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file eth1/alt_xcvr_csr_pcs8g_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_pcs8g_h (SystemVerilog) (eth1) " "Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (eth1)" {  } { { "eth1/alt_xcvr_csr_pcs8g_h.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_csr_pcs8g_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_csr_pcs8g.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/alt_xcvr_csr_pcs8g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_pcs8g " "Found entity 1: alt_xcvr_csr_pcs8g" {  } { { "eth1/alt_xcvr_csr_pcs8g.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_csr_pcs8g.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file eth1/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "eth1/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320437 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "eth1/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320437 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "eth1/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_mgmt2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/alt_xcvr_mgmt2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_mgmt2dec " "Found entity 1: alt_xcvr_mgmt2dec" {  } { { "eth1/alt_xcvr_mgmt2dec.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_mgmt2dec.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "eth1/altera_wait_generate.v" "" { Text "F:/project_072_z/eth1/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320461 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 eth1/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at eth1/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "eth1/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/eth1/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1582208320463 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 eth1/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at eth1/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "eth1/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/eth1/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1582208320464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "eth1/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/eth1/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "eth1/sv_reconfig_bundle_to_ip.sv" "" { Text "F:/project_072_z/eth1/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "eth1/sv_reconfig_bundle_merger.sv" "" { Text "F:/project_072_z/eth1/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file eth1/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (eth1) " "Found design unit 1: av_xcvr_h (SystemVerilog) (eth1)" {  } { { "eth1/av_xcvr_h.sv" "" { Text "F:/project_072_z/eth1/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm_csr " "Found entity 1: av_xcvr_avmm_csr" {  } { { "eth1/av_xcvr_avmm_csr.sv" "" { Text "F:/project_072_z/eth1/av_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma_ch " "Found entity 1: av_tx_pma_ch" {  } { { "eth1/av_tx_pma_ch.sv" "" { Text "F:/project_072_z/eth1/av_tx_pma_ch.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma " "Found entity 1: av_tx_pma" {  } { { "eth1/av_tx_pma.sv" "" { Text "F:/project_072_z/eth1/av_tx_pma.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_rx_pma " "Found entity 1: av_rx_pma" {  } { { "eth1/av_rx_pma.sv" "" { Text "F:/project_072_z/eth1/av_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pma " "Found entity 1: av_pma" {  } { { "eth1/av_pma.sv" "" { Text "F:/project_072_z/eth1/av_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs_ch " "Found entity 1: av_pcs_ch" {  } { { "eth1/av_pcs_ch.sv" "" { Text "F:/project_072_z/eth1/av_pcs_ch.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs " "Found entity 1: av_pcs" {  } { { "eth1/av_pcs.sv" "" { Text "F:/project_072_z/eth1/av_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm " "Found entity 1: av_xcvr_avmm" {  } { { "eth1/av_xcvr_avmm.sv" "" { Text "F:/project_072_z/eth1/av_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_native " "Found entity 1: av_xcvr_native" {  } { { "eth1/av_xcvr_native.sv" "" { Text "F:/project_072_z/eth1/av_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_plls " "Found entity 1: av_xcvr_plls" {  } { { "eth1/av_xcvr_plls.sv" "" { Text "F:/project_072_z/eth1/av_xcvr_plls.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_data_adapter " "Found entity 1: av_xcvr_data_adapter" {  } { { "eth1/av_xcvr_data_adapter.sv" "" { Text "F:/project_072_z/eth1/av_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "eth1/av_reconfig_bundle_to_basic.sv" "" { Text "F:/project_072_z/eth1/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320681 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 eth1/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at eth1/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "eth1/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/eth1/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1582208320684 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 eth1/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at eth1/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "eth1/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/eth1/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1582208320684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "eth1/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/eth1/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_rx_pcs_rbc " "Found entity 1: av_hssi_8g_rx_pcs_rbc" {  } { { "eth1/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "F:/project_072_z/eth1/av_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_tx_pcs_rbc " "Found entity 1: av_hssi_8g_tx_pcs_rbc" {  } { { "eth1/av_hssi_8g_tx_pcs_rbc.sv" "" { Text "F:/project_072_z/eth1/av_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pcs_pma_interface_rbc " "Found entity 1: av_hssi_common_pcs_pma_interface_rbc" {  } { { "eth1/av_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/eth1/av_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pld_pcs_interface_rbc " "Found entity 1: av_hssi_common_pld_pcs_interface_rbc" {  } { { "eth1/av_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/eth1/av_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_pipe_gen1_2_rbc " "Found entity 1: av_hssi_pipe_gen1_2_rbc" {  } { { "eth1/av_hssi_pipe_gen1_2_rbc.sv" "" { Text "F:/project_072_z/eth1/av_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_rx_pcs_pma_interface_rbc" {  } { { "eth1/av_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/eth1/av_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_rx_pld_pcs_interface_rbc" {  } { { "eth1/av_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/eth1/av_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_tx_pcs_pma_interface_rbc" {  } { { "eth1/av_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/eth1/av_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_tx_pld_pcs_interface_rbc" {  } { { "eth1/av_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/eth1/av_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_xcvr_reset_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_xcvr_reset_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_reset_control " "Found entity 1: altera_xcvr_reset_control" {  } { { "eth1/altera_xcvr_reset_control.sv" "" { Text "F:/project_072_z/eth1/altera_xcvr_reset_control.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_reset_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/alt_xcvr_reset_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reset_counter " "Found entity 1: alt_xcvr_reset_counter" {  } { { "eth1/alt_xcvr_reset_counter.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_reset_counter.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "eth1/alt_xcvr_arbiter.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "eth1/alt_xcvr_m2s.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_eth_tse_pcs_pma_phyip.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_eth_tse_pcs_pma_phyip.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_pcs_pma_phyip " "Found entity 1: altera_eth_tse_pcs_pma_phyip" {  } { { "eth1/altera_eth_tse_pcs_pma_phyip.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208320993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208320993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_align_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_align_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_align_sync " "Found entity 1: altera_tse_align_sync" {  } { { "eth1/altera_tse_align_sync.v" "" { Text "F:/project_072_z/eth1/altera_tse_align_sync.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208321093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208321093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_dec10b8b.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_dec10b8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dec10b8b " "Found entity 1: altera_tse_dec10b8b" {  } { { "eth1/altera_tse_dec10b8b.v" "" { Text "F:/project_072_z/eth1/altera_tse_dec10b8b.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208321199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208321199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_dec_func.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_dec_func.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dec_func " "Found entity 1: altera_tse_dec_func" {  } { { "eth1/altera_tse_dec_func.v" "" { Text "F:/project_072_z/eth1/altera_tse_dec_func.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208321376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208321376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_enc8b10b.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_enc8b10b.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_enc8b10b " "Found entity 1: altera_tse_enc8b10b" {  } { { "eth1/altera_tse_enc8b10b.v" "" { Text "F:/project_072_z/eth1/altera_tse_enc8b10b.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208321492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208321492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_autoneg.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_autoneg.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_autoneg " "Found entity 1: altera_tse_top_autoneg" {  } { { "eth1/altera_tse_top_autoneg.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_autoneg.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208321629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208321629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_carrier_sense.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_carrier_sense.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_carrier_sense " "Found entity 1: altera_tse_carrier_sense" {  } { { "eth1/altera_tse_carrier_sense.v" "" { Text "F:/project_072_z/eth1/altera_tse_carrier_sense.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208321718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208321718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clk_gen " "Found entity 1: altera_tse_clk_gen" {  } { { "eth1/altera_tse_clk_gen.v" "" { Text "F:/project_072_z/eth1/altera_tse_clk_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208321803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208321803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_sgmii_clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_sgmii_clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sgmii_clk_div " "Found entity 1: altera_tse_sgmii_clk_div" {  } { { "eth1/altera_tse_sgmii_clk_div.v" "" { Text "F:/project_072_z/eth1/altera_tse_sgmii_clk_div.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208321891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208321891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_sgmii_clk_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_sgmii_clk_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sgmii_clk_enable " "Found entity 1: altera_tse_sgmii_clk_enable" {  } { { "eth1/altera_tse_sgmii_clk_enable.v" "" { Text "F:/project_072_z/eth1/altera_tse_sgmii_clk_enable.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208321982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208321982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_encapsulation.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_encapsulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_encapsulation " "Found entity 1: altera_tse_rx_encapsulation" {  } { { "eth1/altera_tse_rx_encapsulation.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_encapsulation.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208322105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208322105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_encapsulation.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_encapsulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_encapsulation " "Found entity 1: altera_tse_tx_encapsulation" {  } { { "eth1/altera_tse_tx_encapsulation.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_encapsulation.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208322219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208322219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_encapsulation_strx_gx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_encapsulation_strx_gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_encapsulation_strx_gx " "Found entity 1: altera_tse_rx_encapsulation_strx_gx" {  } { { "eth1/altera_tse_rx_encapsulation_strx_gx.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_encapsulation_strx_gx.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208322360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208322360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_pcs_control.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_pcs_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pcs_control " "Found entity 1: altera_tse_pcs_control" {  } { { "eth1/altera_tse_pcs_control.v" "" { Text "F:/project_072_z/eth1/altera_tse_pcs_control.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208322459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208322459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_pcs_host_control.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_pcs_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pcs_host_control " "Found entity 1: altera_tse_pcs_host_control" {  } { { "eth1/altera_tse_pcs_host_control.v" "" { Text "F:/project_072_z/eth1/altera_tse_pcs_host_control.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208322558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208322558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mdio_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mdio_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_reg " "Found entity 1: altera_tse_mdio_reg" {  } { { "eth1/altera_tse_mdio_reg.v" "" { Text "F:/project_072_z/eth1/altera_tse_mdio_reg.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208322701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208322701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mii_rx_if_pcs.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mii_rx_if_pcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_rx_if_pcs " "Found entity 1: altera_tse_mii_rx_if_pcs" {  } { { "eth1/altera_tse_mii_rx_if_pcs.v" "" { Text "F:/project_072_z/eth1/altera_tse_mii_rx_if_pcs.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208322807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208322807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mii_tx_if_pcs.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mii_tx_if_pcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_tx_if_pcs " "Found entity 1: altera_tse_mii_tx_if_pcs" {  } { { "eth1/altera_tse_mii_tx_if_pcs.v" "" { Text "F:/project_072_z/eth1/altera_tse_mii_tx_if_pcs.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208322900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208322900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_sync " "Found entity 1: altera_tse_rx_sync" {  } { { "eth1/altera_tse_rx_sync.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_sync.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208323014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208323014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_sgmii_clk_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_sgmii_clk_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sgmii_clk_cntl " "Found entity 1: altera_tse_sgmii_clk_cntl" {  } { { "eth1/altera_tse_sgmii_clk_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_sgmii_clk_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208323105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208323105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_colision_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_colision_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_colision_detect " "Found entity 1: altera_tse_colision_detect" {  } { { "eth1/altera_tse_colision_detect.v" "" { Text "F:/project_072_z/eth1/altera_tse_colision_detect.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208323195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208323195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_converter " "Found entity 1: altera_tse_rx_converter" {  } { { "eth1/altera_tse_rx_converter.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_converter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208323300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208323300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_fifo_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_fifo_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_fifo_rd " "Found entity 1: altera_tse_rx_fifo_rd" {  } { { "eth1/altera_tse_rx_fifo_rd.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_fifo_rd.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208323398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208323398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_rx_converter.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_top_rx_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_rx_converter " "Found entity 1: altera_tse_top_rx_converter" {  } { { "eth1/altera_tse_top_rx_converter.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_rx_converter.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208323569 ""} { "Info" "ISGN_ENTITY_NAME" "2 tse_1588_ppm_counter " "Found entity 2: tse_1588_ppm_counter" {  } { { "eth1/altera_tse_top_rx_converter.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_rx_converter.v" 984 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208323569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208323569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_sgmii.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_sgmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_sgmii " "Found entity 1: altera_tse_top_sgmii" {  } { { "eth1/altera_tse_top_sgmii.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_sgmii.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208323673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208323673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_sgmii_strx_gx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_sgmii_strx_gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_sgmii_strx_gx " "Found entity 1: altera_tse_top_sgmii_strx_gx" {  } { { "eth1/altera_tse_top_sgmii_strx_gx.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_sgmii_strx_gx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208323779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208323779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_tx_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_tx_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_tx_converter " "Found entity 1: altera_tse_top_tx_converter" {  } { { "eth1/altera_tse_top_tx_converter.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_tx_converter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208323894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208323894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_converter " "Found entity 1: altera_tse_tx_converter" {  } { { "eth1/altera_tse_tx_converter.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_converter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208323989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208323989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_1000_base_x.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_1000_base_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1000_base_x " "Found entity 1: altera_tse_top_1000_base_x" {  } { { "eth1/altera_tse_top_1000_base_x.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_1000_base_x.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208324107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208324107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_1000_base_x_strx_gx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_1000_base_x_strx_gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1000_base_x_strx_gx " "Found entity 1: altera_tse_top_1000_base_x_strx_gx" {  } { { "eth1/altera_tse_top_1000_base_x_strx_gx.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_1000_base_x_strx_gx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208324225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208324225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_pcs.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_pcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_pcs " "Found entity 1: altera_tse_top_pcs" {  } { { "eth1/altera_tse_top_pcs.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_pcs.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208324322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208324322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_pcs_strx_gx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_pcs_strx_gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_pcs_strx_gx " "Found entity 1: altera_tse_top_pcs_strx_gx" {  } { { "eth1/altera_tse_top_pcs_strx_gx.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_pcs_strx_gx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208324419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208324419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_rx " "Found entity 1: altera_tse_top_rx" {  } { { "eth1/altera_tse_top_rx.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208324517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208324517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_tx " "Found entity 1: altera_tse_top_tx" {  } { { "eth1/altera_tse_top_tx.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208324610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208324610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_reset_sequencer.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_reset_sequencer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_sequencer " "Found entity 1: altera_tse_reset_sequencer" {  } { { "eth1/altera_tse_reset_sequencer.sv" "" { Text "F:/project_072_z/eth1/altera_tse_reset_sequencer.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208324623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208324623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_reset_ctrl_lego.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_reset_ctrl_lego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_ctrl_lego " "Found entity 1: altera_tse_reset_ctrl_lego" {  } { { "eth1/altera_tse_reset_ctrl_lego.sv" "" { Text "F:/project_072_z/eth1/altera_tse_reset_ctrl_lego.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208324635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208324635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_xcvr_resync.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_xcvr_resync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_xcvr_resync " "Found entity 1: altera_tse_xcvr_resync" {  } { { "eth1/altera_tse_xcvr_resync.v" "" { Text "F:/project_072_z/eth1/altera_tse_xcvr_resync.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208324647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208324647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_gxb_aligned_rxsync.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_gxb_aligned_rxsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gxb_aligned_rxsync " "Found entity 1: altera_tse_gxb_aligned_rxsync" {  } { { "eth1/altera_tse_gxb_aligned_rxsync.v" "" { Text "F:/project_072_z/eth1/altera_tse_gxb_aligned_rxsync.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208324659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208324659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_eth_tse_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_eth_tse_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer " "Found entity 1: altera_eth_tse_std_synchronizer" {  } { { "eth1/altera_eth_tse_std_synchronizer.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_std_synchronizer.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208324673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208324673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_eth_tse_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_eth_tse_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer_bundle " "Found entity 1: altera_eth_tse_std_synchronizer_bundle" {  } { { "eth1/altera_eth_tse_std_synchronizer_bundle.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_std_synchronizer_bundle.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208324685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208324685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_eth_tse_ptp_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_eth_tse_ptp_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_ptp_std_synchronizer " "Found entity 1: altera_eth_tse_ptp_std_synchronizer" {  } { { "eth1/altera_eth_tse_ptp_std_synchronizer.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_ptp_std_synchronizer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208324697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208324697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_false_path_marker.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_false_path_marker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_false_path_marker " "Found entity 1: altera_tse_false_path_marker" {  } { { "eth1/altera_tse_false_path_marker.v" "" { Text "F:/project_072_z/eth1/altera_tse_false_path_marker.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208324709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208324709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_synchronizer " "Found entity 1: altera_tse_reset_synchronizer" {  } { { "eth1/altera_tse_reset_synchronizer.v" "" { Text "F:/project_072_z/eth1/altera_tse_reset_synchronizer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208324721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208324721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clock_crosser " "Found entity 1: altera_tse_clock_crosser" {  } { { "eth1/altera_tse_clock_crosser.v" "" { Text "F:/project_072_z/eth1/altera_tse_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208324812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208324812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_a_fifo_13.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_a_fifo_13.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_13 " "Found entity 1: altera_tse_a_fifo_13" {  } { { "eth1/altera_tse_a_fifo_13.v" "" { Text "F:/project_072_z/eth1/altera_tse_a_fifo_13.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208324909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208324909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_a_fifo_24.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_a_fifo_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_24 " "Found entity 1: altera_tse_a_fifo_24" {  } { { "eth1/altera_tse_a_fifo_24.v" "" { Text "F:/project_072_z/eth1/altera_tse_a_fifo_24.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208325010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208325010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_a_fifo_34.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_a_fifo_34.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_34 " "Found entity 1: altera_tse_a_fifo_34" {  } { { "eth1/altera_tse_a_fifo_34.v" "" { Text "F:/project_072_z/eth1/altera_tse_a_fifo_34.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208325105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208325105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_a_fifo_opt_1246.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_a_fifo_opt_1246.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_1246 " "Found entity 1: altera_tse_a_fifo_opt_1246" {  } { { "eth1/altera_tse_a_fifo_opt_1246.v" "" { Text "F:/project_072_z/eth1/altera_tse_a_fifo_opt_1246.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208325214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208325214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_a_fifo_opt_14_44.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_a_fifo_opt_14_44.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_14_44 " "Found entity 1: altera_tse_a_fifo_opt_14_44" {  } { { "eth1/altera_tse_a_fifo_opt_14_44.v" "" { Text "F:/project_072_z/eth1/altera_tse_a_fifo_opt_14_44.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208325321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208325321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_a_fifo_opt_36_10.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_a_fifo_opt_36_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_36_10 " "Found entity 1: altera_tse_a_fifo_opt_36_10" {  } { { "eth1/altera_tse_a_fifo_opt_36_10.v" "" { Text "F:/project_072_z/eth1/altera_tse_a_fifo_opt_36_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208325431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208325431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_gray_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_gray_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gray_cnt " "Found entity 1: altera_tse_gray_cnt" {  } { { "eth1/altera_tse_gray_cnt.v" "" { Text "F:/project_072_z/eth1/altera_tse_gray_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208325522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208325522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_sdpm_altsyncram.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_sdpm_altsyncram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_altsyncram " "Found entity 1: altera_tse_sdpm_altsyncram" {  } { { "eth1/altera_tse_sdpm_altsyncram.v" "" { Text "F:/project_072_z/eth1/altera_tse_sdpm_altsyncram.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208325612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208325612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_altsyncram_dpm_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_altsyncram_dpm_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altsyncram_dpm_fifo " "Found entity 1: altera_tse_altsyncram_dpm_fifo" {  } { { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208325703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208325703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_bin_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_bin_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_bin_cnt " "Found entity 1: altera_tse_bin_cnt" {  } { { "eth1/altera_tse_bin_cnt.v" "" { Text "F:/project_072_z/eth1/altera_tse_bin_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208325793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208325793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ph_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_ph_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ph_calculator " "Found entity 1: altera_tse_ph_calculator" {  } { { "eth1/altera_tse_ph_calculator.sv" "" { Text "F:/project_072_z/eth1/altera_tse_ph_calculator.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208325887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208325887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_sdpm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_sdpm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_gen " "Found entity 1: altera_tse_sdpm_gen" {  } { { "eth1/altera_tse_sdpm_gen.v" "" { Text "F:/project_072_z/eth1/altera_tse_sdpm_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208325974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208325974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_dec_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_dec_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x10_altecc_decoder_h5f " "Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f" {  } { { "eth1/altera_tse_ecc_dec_x10.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208326087 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x10 " "Found entity 2: altera_tse_ecc_dec_x10" {  } { { "eth1/altera_tse_ecc_dec_x10.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x10.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208326087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208326087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_enc_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b" {  } { { "eth1/altera_tse_ecc_enc_x10.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208326189 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x10 " "Found entity 2: altera_tse_ecc_enc_x10" {  } { { "eth1/altera_tse_ecc_enc_x10.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x10.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208326189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208326189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x10_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_ecc_enc_x10_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_wrapper " "Found entity 1: altera_tse_ecc_enc_x10_wrapper" {  } { { "eth1/altera_tse_ecc_enc_x10_wrapper.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x10_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208326274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208326274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_dec_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_dec_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x14_altecc_decoder_cre " "Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre" {  } { { "eth1/altera_tse_ecc_dec_x14.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208326390 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x14 " "Found entity 2: altera_tse_ecc_dec_x14" {  } { { "eth1/altera_tse_ecc_dec_x14.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x14.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208326390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208326390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_enc_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b" {  } { { "eth1/altera_tse_ecc_enc_x14.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208326496 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x14 " "Found entity 2: altera_tse_ecc_enc_x14" {  } { { "eth1/altera_tse_ecc_enc_x14.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x14.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208326496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208326496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x14_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_ecc_enc_x14_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_wrapper " "Found entity 1: altera_tse_ecc_enc_x14_wrapper" {  } { { "eth1/altera_tse_ecc_enc_x14_wrapper.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x14_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208326583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208326583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_dec_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_dec_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x2_altecc_decoder_doe " "Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe" {  } { { "eth1/altera_tse_ecc_dec_x2.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208326692 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x2 " "Found entity 2: altera_tse_ecc_dec_x2" {  } { { "eth1/altera_tse_ecc_dec_x2.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x2.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208326692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208326692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_enc_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_altecc_encoder_q5b " "Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b" {  } { { "eth1/altera_tse_ecc_enc_x2.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208326795 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x2 " "Found entity 2: altera_tse_ecc_enc_x2" {  } { { "eth1/altera_tse_ecc_enc_x2.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x2.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208326795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208326795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x2_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_ecc_enc_x2_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_wrapper " "Found entity 1: altera_tse_ecc_enc_x2_wrapper" {  } { { "eth1/altera_tse_ecc_enc_x2_wrapper.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x2_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208326882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208326882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_dec_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_dec_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x23_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre" {  } { { "eth1/altera_tse_ecc_dec_x23.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208327003 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x23 " "Found entity 2: altera_tse_ecc_dec_x23" {  } { { "eth1/altera_tse_ecc_dec_x23.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x23.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208327003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208327003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_enc_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b" {  } { { "eth1/altera_tse_ecc_enc_x23.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208327111 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x23 " "Found entity 2: altera_tse_ecc_enc_x23" {  } { { "eth1/altera_tse_ecc_enc_x23.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x23.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208327111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208327111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x23_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_ecc_enc_x23_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_wrapper " "Found entity 1: altera_tse_ecc_enc_x23_wrapper" {  } { { "eth1/altera_tse_ecc_enc_x23_wrapper.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x23_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208327196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208327196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_dec_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_dec_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x36_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre" {  } { { "eth1/altera_tse_ecc_dec_x36.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208327331 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x36 " "Found entity 2: altera_tse_ecc_dec_x36" {  } { { "eth1/altera_tse_ecc_dec_x36.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x36.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208327331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208327331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_enc_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b" {  } { { "eth1/altera_tse_ecc_enc_x36.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208327443 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x36 " "Found entity 2: altera_tse_ecc_enc_x36" {  } { { "eth1/altera_tse_ecc_enc_x36.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x36.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208327443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208327443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x36_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_ecc_enc_x36_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_wrapper " "Found entity 1: altera_tse_ecc_enc_x36_wrapper" {  } { { "eth1/altera_tse_ecc_enc_x36_wrapper.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x36_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208327529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208327529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_dec_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_dec_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x40_altecc_decoder_kre " "Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre" {  } { { "eth1/altera_tse_ecc_dec_x40.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208327664 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x40 " "Found entity 2: altera_tse_ecc_dec_x40" {  } { { "eth1/altera_tse_ecc_dec_x40.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x40.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208327664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208327664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_enc_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_altecc_encoder_19b " "Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b" {  } { { "eth1/altera_tse_ecc_enc_x40.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208327781 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x40 " "Found entity 2: altera_tse_ecc_enc_x40" {  } { { "eth1/altera_tse_ecc_enc_x40.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x40.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208327781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208327781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x40_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_ecc_enc_x40_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_wrapper " "Found entity 1: altera_tse_ecc_enc_x40_wrapper" {  } { { "eth1/altera_tse_ecc_enc_x40_wrapper.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x40_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208327868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208327868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_dec_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_dec_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x30_altecc_decoder_ire " "Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire" {  } { { "eth1/altera_tse_ecc_dec_x30.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208327993 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x30 " "Found entity 2: altera_tse_ecc_dec_x30" {  } { { "eth1/altera_tse_ecc_dec_x30.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x30.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208327993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208327993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_enc_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_altecc_encoder_v8b " "Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b" {  } { { "eth1/altera_tse_ecc_enc_x30.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208328103 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x30 " "Found entity 2: altera_tse_ecc_enc_x30" {  } { { "eth1/altera_tse_ecc_enc_x30.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x30.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208328103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208328103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x30_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_ecc_enc_x30_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_wrapper " "Found entity 1: altera_tse_ecc_enc_x30_wrapper" {  } { { "eth1/altera_tse_ecc_enc_x30_wrapper.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x30_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208328191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208328191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_status_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_ecc_status_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_status_crosser " "Found entity 1: altera_tse_ecc_status_crosser" {  } { { "eth1/altera_tse_ecc_status_crosser.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_status_crosser.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208328282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208328282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "eth1/altera_std_synchronizer_nocut.v" "" { Text "F:/project_072_z/eth1/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208328295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208328295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_eth_tse_avalon_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_eth_tse_avalon_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_avalon_arbiter " "Found entity 1: altera_eth_tse_avalon_arbiter" {  } { { "eth1/altera_eth_tse_avalon_arbiter.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_avalon_arbiter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208328470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208328470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_eth_tse_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_eth_tse_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_mac " "Found entity 1: altera_eth_tse_mac" {  } { { "eth1/altera_eth_tse_mac.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208328702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208328702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_clk_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_clk_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clk_cntl " "Found entity 1: altera_tse_clk_cntl" {  } { { "eth1/altera_tse_clk_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_clk_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208328799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208328799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_crc328checker.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_crc328checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328checker " "Found entity 1: altera_tse_crc328checker" {  } { { "eth1/altera_tse_crc328checker.v" "" { Text "F:/project_072_z/eth1/altera_tse_crc328checker.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208328894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208328894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_crc328generator.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_crc328generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328generator " "Found entity 1: altera_tse_crc328generator" {  } { { "eth1/altera_tse_crc328generator.v" "" { Text "F:/project_072_z/eth1/altera_tse_crc328generator.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208328987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208328987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_crc32ctl8.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_crc32ctl8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32ctl8 " "Found entity 1: altera_tse_crc32ctl8" {  } { { "eth1/altera_tse_crc32ctl8.v" "" { Text "F:/project_072_z/eth1/altera_tse_crc32ctl8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208329080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208329080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_crc32galois8.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_crc32galois8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32galois8 " "Found entity 1: altera_tse_crc32galois8" {  } { { "eth1/altera_tse_crc32galois8.v" "" { Text "F:/project_072_z/eth1/altera_tse_crc32galois8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208329182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208329182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_gmii_io.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_gmii_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gmii_io " "Found entity 1: altera_tse_gmii_io" {  } { { "eth1/altera_tse_gmii_io.v" "" { Text "F:/project_072_z/eth1/altera_tse_gmii_io.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208329283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208329283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_lb_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_lb_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_read_cntl " "Found entity 1: altera_tse_lb_read_cntl" {  } { { "eth1/altera_tse_lb_read_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_lb_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208329377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208329377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_lb_wrt_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_lb_wrt_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_wrt_cntl " "Found entity 1: altera_tse_lb_wrt_cntl" {  } { { "eth1/altera_tse_lb_wrt_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_lb_wrt_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208329470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208329470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_hashing.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_hashing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_hashing " "Found entity 1: altera_tse_hashing" {  } { { "eth1/altera_tse_hashing.v" "" { Text "F:/project_072_z/eth1/altera_tse_hashing.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208329566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208329566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_host_control.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control " "Found entity 1: altera_tse_host_control" {  } { { "eth1/altera_tse_host_control.v" "" { Text "F:/project_072_z/eth1/altera_tse_host_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208329676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208329676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_host_control_small.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_host_control_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control_small " "Found entity 1: altera_tse_host_control_small" {  } { { "eth1/altera_tse_host_control_small.v" "" { Text "F:/project_072_z/eth1/altera_tse_host_control_small.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208329787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208329787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_control " "Found entity 1: altera_tse_mac_control" {  } { { "eth1/altera_tse_mac_control.v" "" { Text "F:/project_072_z/eth1/altera_tse_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208329964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208329964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map " "Found entity 1: altera_tse_register_map" {  } { { "eth1/altera_tse_register_map.v" "" { Text "F:/project_072_z/eth1/altera_tse_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208330242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208330242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_register_map_small.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_register_map_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map_small " "Found entity 1: altera_tse_register_map_small" {  } { { "eth1/altera_tse_register_map_small.v" "" { Text "F:/project_072_z/eth1/altera_tse_register_map_small.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208330497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208330497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_counter_cntl " "Found entity 1: altera_tse_rx_counter_cntl" {  } { { "eth1/altera_tse_rx_counter_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208330636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208330636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_shared_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_shared_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_mac_control " "Found entity 1: altera_tse_shared_mac_control" {  } { { "eth1/altera_tse_shared_mac_control.v" "" { Text "F:/project_072_z/eth1/altera_tse_shared_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208330786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208330786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_shared_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_shared_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_register_map " "Found entity 1: altera_tse_shared_register_map" {  } { { "eth1/altera_tse_shared_register_map.v" "" { Text "F:/project_072_z/eth1/altera_tse_shared_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208331056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208331056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_counter_cntl " "Found entity 1: altera_tse_tx_counter_cntl" {  } { { "eth1/altera_tse_tx_counter_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208331176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208331176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_lfsr_10.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_lfsr_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lfsr_10 " "Found entity 1: altera_tse_lfsr_10" {  } { { "eth1/altera_tse_lfsr_10.v" "" { Text "F:/project_072_z/eth1/altera_tse_lfsr_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208331266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208331266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_loopback_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_loopback_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_loopback_ff " "Found entity 1: altera_tse_loopback_ff" {  } { { "eth1/altera_tse_loopback_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_loopback_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208331363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208331363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_altshifttaps.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_altshifttaps.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altshifttaps " "Found entity 1: altera_tse_altshifttaps" {  } { { "eth1/altera_tse_altshifttaps.v" "" { Text "F:/project_072_z/eth1/altera_tse_altshifttaps.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208331450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208331450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_fifoless_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_fifoless_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_rx " "Found entity 1: altera_tse_fifoless_mac_rx" {  } { { "eth1/altera_tse_fifoless_mac_rx.v" "" { Text "F:/project_072_z/eth1/altera_tse_fifoless_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208331780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208331780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_rx " "Found entity 1: altera_tse_mac_rx" {  } { { "eth1/altera_tse_mac_rx.v" "" { Text "F:/project_072_z/eth1/altera_tse_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208332085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208332085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_fifoless_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_fifoless_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_tx " "Found entity 1: altera_tse_fifoless_mac_tx" {  } { { "eth1/altera_tse_fifoless_mac_tx.v" "" { Text "F:/project_072_z/eth1/altera_tse_fifoless_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208332381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208332381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_tx " "Found entity 1: altera_tse_mac_tx" {  } { { "eth1/altera_tse_mac_tx.v" "" { Text "F:/project_072_z/eth1/altera_tse_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208332640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208332640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_magic_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_magic_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_magic_detection " "Found entity 1: altera_tse_magic_detection" {  } { { "eth1/altera_tse_magic_detection.v" "" { Text "F:/project_072_z/eth1/altera_tse_magic_detection.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208332757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208332757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio " "Found entity 1: altera_tse_mdio" {  } { { "eth1/altera_tse_mdio.v" "" { Text "F:/project_072_z/eth1/altera_tse_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208332873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208332873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mdio_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mdio_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_clk_gen " "Found entity 1: altera_tse_mdio_clk_gen" {  } { { "eth1/altera_tse_mdio_clk_gen.v" "" { Text "F:/project_072_z/eth1/altera_tse_mdio_clk_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208332960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208332960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mdio_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mdio_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_cntl " "Found entity 1: altera_tse_mdio_cntl" {  } { { "eth1/altera_tse_mdio_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_mdio_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208333060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208333060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_mdio " "Found entity 1: altera_tse_top_mdio" {  } { { "eth1/altera_tse_top_mdio.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208333155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208333155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mii_rx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mii_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_rx_if " "Found entity 1: altera_tse_mii_rx_if" {  } { { "eth1/altera_tse_mii_rx_if.v" "" { Text "F:/project_072_z/eth1/altera_tse_mii_rx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208333256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208333256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mii_tx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mii_tx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_tx_if " "Found entity 1: altera_tse_mii_tx_if" {  } { { "eth1/altera_tse_mii_tx_if.v" "" { Text "F:/project_072_z/eth1/altera_tse_mii_tx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208333350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208333350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_base " "Found entity 1: altera_tse_pipeline_base" {  } { { "eth1/altera_tse_pipeline_base.v" "" { Text "F:/project_072_z/eth1/altera_tse_pipeline_base.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208333447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208333447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_stage " "Found entity 1: altera_tse_pipeline_stage" {  } { { "eth1/altera_tse_pipeline_stage.sv" "" { Text "F:/project_072_z/eth1/altera_tse_pipeline_stage.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208333541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208333541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_dpram_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_dpram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_16x32 " "Found entity 1: altera_tse_dpram_16x32" {  } { { "eth1/altera_tse_dpram_16x32.v" "" { Text "F:/project_072_z/eth1/altera_tse_dpram_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208333645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208333645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_dpram_8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_dpram_8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_8x32 " "Found entity 1: altera_tse_dpram_8x32" {  } { { "eth1/altera_tse_dpram_8x32.v" "" { Text "F:/project_072_z/eth1/altera_tse_dpram_8x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208333749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208333749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_dpram_ecc_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_dpram_ecc_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_ecc_16x32 " "Found entity 1: altera_tse_dpram_ecc_16x32" {  } { { "eth1/altera_tse_dpram_ecc_16x32.v" "" { Text "F:/project_072_z/eth1/altera_tse_dpram_ecc_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208333857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208333857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_fifoless_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_fifoless_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_retransmit_cntl " "Found entity 1: altera_tse_fifoless_retransmit_cntl" {  } { { "eth1/altera_tse_fifoless_retransmit_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_fifoless_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208333997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208333997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_retransmit_cntl " "Found entity 1: altera_tse_retransmit_cntl" {  } { { "eth1/altera_tse_retransmit_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208334132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208334132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rgmii_in1.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rgmii_in1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in1 " "Found entity 1: altera_tse_rgmii_in1" {  } { { "eth1/altera_tse_rgmii_in1.v" "" { Text "F:/project_072_z/eth1/altera_tse_rgmii_in1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208334146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208334146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rgmii_in4.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rgmii_in4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in4 " "Found entity 1: altera_tse_rgmii_in4" {  } { { "eth1/altera_tse_rgmii_in4.v" "" { Text "F:/project_072_z/eth1/altera_tse_rgmii_in4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208334159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208334159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_nf_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_nf_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_nf_rgmii_module " "Found entity 1: altera_tse_nf_rgmii_module" {  } { { "eth1/altera_tse_nf_rgmii_module.v" "" { Text "F:/project_072_z/eth1/altera_tse_nf_rgmii_module.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208334258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208334258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_module " "Found entity 1: altera_tse_rgmii_module" {  } { { "eth1/altera_tse_rgmii_module.v" "" { Text "F:/project_072_z/eth1/altera_tse_rgmii_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208334272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208334272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rgmii_out1.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rgmii_out1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out1 " "Found entity 1: altera_tse_rgmii_out1" {  } { { "eth1/altera_tse_rgmii_out1.v" "" { Text "F:/project_072_z/eth1/altera_tse_rgmii_out1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208334285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208334285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rgmii_out4.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rgmii_out4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out4 " "Found entity 1: altera_tse_rgmii_out4" {  } { { "eth1/altera_tse_rgmii_out4.v" "" { Text "F:/project_072_z/eth1/altera_tse_rgmii_out4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208334299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208334299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff " "Found entity 1: altera_tse_rx_ff" {  } { { "eth1/altera_tse_rx_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208334428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208334428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_min_ff " "Found entity 1: altera_tse_rx_min_ff" {  } { { "eth1/altera_tse_rx_min_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208334593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208334593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl " "Found entity 1: altera_tse_rx_ff_cntrl" {  } { { "eth1/altera_tse_rx_ff_cntrl.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208334720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208334720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32 " "Found entity 1: altera_tse_rx_ff_cntrl_32" {  } { { "eth1/altera_tse_rx_ff_cntrl_32.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208334851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208334851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_rx_ff_cntrl_32_shift16" {  } { { "eth1/altera_tse_rx_ff_cntrl_32_shift16.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208334996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208334996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_length " "Found entity 1: altera_tse_rx_ff_length" {  } { { "eth1/altera_tse_rx_ff_length.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208335088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208335088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_stat_extract " "Found entity 1: altera_tse_rx_stat_extract" {  } { { "eth1/altera_tse_rx_stat_extract.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208335206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208335206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_timing_adapter32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_timing_adapter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter32 " "Found entity 1: altera_tse_timing_adapter32" {  } { { "eth1/altera_tse_timing_adapter32.v" "" { Text "F:/project_072_z/eth1/altera_tse_timing_adapter32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208335303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208335303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_timing_adapter8.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_timing_adapter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter8 " "Found entity 1: altera_tse_timing_adapter8" {  } { { "eth1/altera_tse_timing_adapter8.v" "" { Text "F:/project_072_z/eth1/altera_tse_timing_adapter8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208335412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208335412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_timing_adapter_fifo32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_timing_adapter_fifo32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo32 " "Found entity 1: altera_tse_timing_adapter_fifo32" {  } { { "eth1/altera_tse_timing_adapter_fifo32.v" "" { Text "F:/project_072_z/eth1/altera_tse_timing_adapter_fifo32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208335547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208335547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_timing_adapter_fifo8.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_timing_adapter_fifo8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo8 " "Found entity 1: altera_tse_timing_adapter_fifo8" {  } { { "eth1/altera_tse_timing_adapter_fifo8.v" "" { Text "F:/project_072_z/eth1/altera_tse_timing_adapter_fifo8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208335657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208335657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1geth " "Found entity 1: altera_tse_top_1geth" {  } { { "eth1/altera_tse_top_1geth.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208335801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208335801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_fifoless_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_fifoless_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_fifoless_1geth " "Found entity 1: altera_tse_top_fifoless_1geth" {  } { { "eth1/altera_tse_top_fifoless_1geth.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_fifoless_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208335947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208335947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_w_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_w_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo " "Found entity 1: altera_tse_top_w_fifo" {  } { { "eth1/altera_tse_top_w_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208336126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208336126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_w_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_w_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo_10_100_1000 " "Found entity 1: altera_tse_top_w_fifo_10_100_1000" {  } { { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208336301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208336301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_wo_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_wo_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo " "Found entity 1: altera_tse_top_wo_fifo" {  } { { "eth1/altera_tse_top_wo_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_wo_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208336485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208336485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_wo_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_wo_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo_10_100_1000 " "Found entity 1: altera_tse_top_wo_fifo_10_100_1000" {  } { { "eth1/altera_tse_top_wo_fifo_10_100_1000.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_wo_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208336672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208336672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_gen_host.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_gen_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_gen_host " "Found entity 1: altera_tse_top_gen_host" {  } { { "eth1/altera_tse_top_gen_host.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_gen_host.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208336880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208336880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff " "Found entity 1: altera_tse_tx_ff" {  } { { "eth1/altera_tse_tx_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208337050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208337050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_min_ff " "Found entity 1: altera_tse_tx_min_ff" {  } { { "eth1/altera_tse_tx_min_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208337217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208337217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl " "Found entity 1: altera_tse_tx_ff_cntrl" {  } { { "eth1/altera_tse_tx_ff_cntrl.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208337321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208337321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32 " "Found entity 1: altera_tse_tx_ff_cntrl_32" {  } { { "eth1/altera_tse_tx_ff_cntrl_32.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208337427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208337427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_tx_ff_cntrl_32_shift16" {  } { { "eth1/altera_tse_tx_ff_cntrl_32_shift16.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208337540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208337540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_length " "Found entity 1: altera_tse_tx_ff_length" {  } { { "eth1/altera_tse_tx_ff_length.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208337629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208337629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_ff_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_ff_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_read_cntl " "Found entity 1: altera_tse_tx_ff_read_cntl" {  } { { "eth1/altera_tse_tx_ff_read_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_ff_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208337733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208337733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_stat_extract " "Found entity 1: altera_tse_tx_stat_extract" {  } { { "eth1/altera_tse_tx_stat_extract.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208337852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208337852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem1.v 1 1 " "Found 1 design units, including 1 entities, in source file mem1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem1 " "Found entity 1: mem1" {  } { { "mem1.v" "" { Text "F:/project_072_z/mem1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208337878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208337878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arp_sender.v 1 1 " "Found 1 design units, including 1 entities, in source file arp_sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_sender " "Found entity 1: arp_sender" {  } { { "arp_sender.v" "" { Text "F:/project_072_z/arp_sender.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208337905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208337905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_v070319.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_v070319.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_v070319 " "Found entity 1: pll_v070319" {  } { { "pll_v070319.v" "" { Text "F:/project_072_z/pll_v070319.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208337920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208337920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_v070319/pll_v070319_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_v070319/pll_v070319_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_v070319_0002 " "Found entity 1: pll_v070319_0002" {  } { { "pll_v070319/pll_v070319_0002.v" "" { Text "F:/project_072_z/pll_v070319/pll_v070319_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208337935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208337935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z1.v 1 1 " "Found 1 design units, including 1 entities, in source file z1.v" { { "Info" "ISGN_ENTITY_NAME" "1 z1 " "Found entity 1: z1" {  } { { "z1.v" "" { Text "F:/project_072_z/z1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208337962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208337962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo1.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo1 " "Found entity 1: fifo1" {  } { { "fifo1.v" "" { Text "F:/project_072_z/fifo1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208337989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208337989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram4.v 1 1 " "Found 1 design units, including 1 entities, in source file ram4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram4 " "Found entity 1: ram4" {  } { { "ram4.v" "" { Text "F:/project_072_z/ram4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "F:/project_072_z/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_to_125.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_to_125.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_to_125 " "Found entity 1: fifo_to_125" {  } { { "fifo_to_125.v" "" { Text "F:/project_072_z/fifo_to_125.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "F:/project_072_z/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "F:/project_072_z/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.v 1 1 " "Found 1 design units, including 1 entities, in source file fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "fir.v" "" { Text "F:/project_072_z/fir.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fir) " "Found design unit 1: dspba_library_package (fir)" {  } { { "fir/dspba_library_package.vhd" "" { Text "F:/project_072_z/fir/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fir/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "fir/dspba_library.vhd" "" { Text "F:/project_072_z/fir/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338114 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "fir/dspba_library.vhd" "" { Text "F:/project_072_z/fir/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338114 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "fir/dspba_library.vhd" "" { Text "F:/project_072_z/fir/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338114 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "fir/dspba_library.vhd" "" { Text "F:/project_072_z/fir/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338114 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "fir/dspba_library.vhd" "" { Text "F:/project_072_z/fir/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338114 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "fir/dspba_library.vhd" "" { Text "F:/project_072_z/fir/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (fir) " "Found design unit 1: auk_dspip_math_pkg_hpfir (fir)" {  } { { "fir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338117 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "fir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (fir) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (fir)" {  } { { "fir/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338124 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338127 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "fir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338130 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "fir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "fir/auk_dspip_roundsat_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338133 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "fir/auk_dspip_roundsat_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fir/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fir/altera_avalon_sc_fifo.v" "" { Text "F:/project_072_z/fir/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/fir_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/fir_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_0002_rtl_core-normal " "Found design unit 1: fir_0002_rtl_core-normal" {  } { { "fir/fir_0002_rtl_core.vhd" "" { Text "F:/project_072_z/fir/fir_0002_rtl_core.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338165 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_0002_rtl_core " "Found entity 1: fir_0002_rtl_core" {  } { { "fir/fir_0002_rtl_core.vhd" "" { Text "F:/project_072_z/fir/fir_0002_rtl_core.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/fir_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/fir_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_0002_ast-struct " "Found design unit 1: fir_0002_ast-struct" {  } { { "fir/fir_0002_ast.vhd" "" { Text "F:/project_072_z/fir/fir_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338169 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_0002_ast " "Found entity 1: fir_0002_ast" {  } { { "fir/fir_0002_ast.vhd" "" { Text "F:/project_072_z/fir/fir_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/fir_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/fir_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_0002-syn " "Found design unit 1: fir_0002-syn" {  } { { "fir/fir_0002.vhd" "" { Text "F:/project_072_z/fir/fir_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338171 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_0002 " "Found entity 1: fir_0002" {  } { { "fir/fir_0002.vhd" "" { Text "F:/project_072_z/fir/fir_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_z1.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_z1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_z1 " "Found entity 1: mem_z1" {  } { { "mem_z1.v" "" { Text "F:/project_072_z/mem_z1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_v2 " "Found entity 1: fir_v2" {  } { { "fir_v2.v" "" { Text "F:/project_072_z/fir_v2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_v2/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fir_v2) " "Found design unit 1: dspba_library_package (fir_v2)" {  } { { "fir_v2/dspba_library_package.vhd" "" { Text "F:/project_072_z/fir_v2/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fir_v2/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "fir_v2/dspba_library.vhd" "" { Text "F:/project_072_z/fir_v2/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338217 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "fir_v2/dspba_library.vhd" "" { Text "F:/project_072_z/fir_v2/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338217 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "fir_v2/dspba_library.vhd" "" { Text "F:/project_072_z/fir_v2/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338217 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "fir_v2/dspba_library.vhd" "" { Text "F:/project_072_z/fir_v2/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338217 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "fir_v2/dspba_library.vhd" "" { Text "F:/project_072_z/fir_v2/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338217 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "fir_v2/dspba_library.vhd" "" { Text "F:/project_072_z/fir_v2/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir_v2/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (fir_v2) " "Found design unit 1: auk_dspip_math_pkg_hpfir (fir_v2)" {  } { { "fir_v2/auk_dspip_math_pkg_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338220 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "fir_v2/auk_dspip_math_pkg_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_v2/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (fir_v2) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (fir_v2)" {  } { { "fir_v2/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_v2/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "fir_v2/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338227 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "fir_v2/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_v2/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "fir_v2/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338230 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "fir_v2/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_v2/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "fir_v2/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338234 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "fir_v2/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_v2/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "fir_v2/auk_dspip_roundsat_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338237 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "fir_v2/auk_dspip_roundsat_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_v2/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fir_v2/altera_avalon_sc_fifo.v" "" { Text "F:/project_072_z/fir_v2/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/fir_v2_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_v2/fir_v2_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_v2_0002_rtl_core-normal " "Found design unit 1: fir_v2_0002_rtl_core-normal" {  } { { "fir_v2/fir_v2_0002_rtl_core.vhd" "" { Text "F:/project_072_z/fir_v2/fir_v2_0002_rtl_core.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338270 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_v2_0002_rtl_core " "Found entity 1: fir_v2_0002_rtl_core" {  } { { "fir_v2/fir_v2_0002_rtl_core.vhd" "" { Text "F:/project_072_z/fir_v2/fir_v2_0002_rtl_core.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/fir_v2_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_v2/fir_v2_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_v2_0002_ast-struct " "Found design unit 1: fir_v2_0002_ast-struct" {  } { { "fir_v2/fir_v2_0002_ast.vhd" "" { Text "F:/project_072_z/fir_v2/fir_v2_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338273 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_v2_0002_ast " "Found entity 1: fir_v2_0002_ast" {  } { { "fir_v2/fir_v2_0002_ast.vhd" "" { Text "F:/project_072_z/fir_v2/fir_v2_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/fir_v2_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_v2/fir_v2_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_v2_0002-syn " "Found design unit 1: fir_v2_0002-syn" {  } { { "fir_v2/fir_v2_0002.vhd" "" { Text "F:/project_072_z/fir_v2/fir_v2_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338276 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_v2_0002 " "Found entity 1: fir_v2_0002" {  } { { "fir_v2/fir_v2_0002.vhd" "" { Text "F:/project_072_z/fir_v2/fir_v2_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_125.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_125.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_125 " "Found entity 1: pll_125" {  } { { "pll_125.v" "" { Text "F:/project_072_z/pll_125.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_125/pll_125_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_125/pll_125_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_125_0002 " "Found entity 1: pll_125_0002" {  } { { "pll_125/pll_125_0002.v" "" { Text "F:/project_072_z/pll_125/pll_125_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208338305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208338305 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "datak_tst adc1_align.v(181) " "Verilog HDL Implicit Net warning at adc1_align.v(181): created implicit net for \"datak_tst\"" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208338441 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "syncstatus_tst adc1_align.v(182) " "Verilog HDL Implicit Net warning at adc1_align.v(182): created implicit net for \"syncstatus_tst\"" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208338441 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "datak_tst adc2_align.v(181) " "Verilog HDL Implicit Net warning at adc2_align.v(181): created implicit net for \"datak_tst\"" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208338441 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "syncstatus_tst adc2_align.v(182) " "Verilog HDL Implicit Net warning at adc2_align.v(182): created implicit net for \"syncstatus_tst\"" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208338441 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "datak_tst adc_align.v(182) " "Verilog HDL Implicit Net warning at adc_align.v(182): created implicit net for \"datak_tst\"" {  } { { "adc_align.v" "" { Text "F:/project_072_z/adc_align.v" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208338441 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "syncstatus_tst adc_align.v(183) " "Verilog HDL Implicit Net warning at adc_align.v(183): created implicit net for \"syncstatus_tst\"" {  } { { "adc_align.v" "" { Text "F:/project_072_z/adc_align.v" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208338441 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_96_dac1 arria5_tst1.v(424) " "Verilog HDL Implicit Net warning at arria5_tst1.v(424): created implicit net for \"clk_96_dac1\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 424 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208338441 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_96_dac2 arria5_tst1.v(433) " "Verilog HDL Implicit Net warning at arria5_tst1.v(433): created implicit net for \"clk_96_dac2\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 433 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208338441 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked_eth0 arria5_tst1.v(443) " "Verilog HDL Implicit Net warning at arria5_tst1.v(443): created implicit net for \"locked_eth0\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 443 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208338441 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked_eth1 arria5_tst1.v(452) " "Verilog HDL Implicit Net warning at arria5_tst1.v(452): created implicit net for \"locked_eth1\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 452 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208338441 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ONET1_RX_LOS arria5_tst1.v(1158) " "Verilog HDL Implicit Net warning at arria5_tst1.v(1158): created implicit net for \"ONET1_RX_LOS\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208338441 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ONET2_RX_LOS arria5_tst1.v(1159) " "Verilog HDL Implicit Net warning at arria5_tst1.v(1159): created implicit net for \"ONET2_RX_LOS\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208338441 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked_120 arria5_tst1.v(1686) " "Verilog HDL Implicit Net warning at arria5_tst1.v(1686): created implicit net for \"locked_120\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1686 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208338441 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1582208365862 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "xOK_BUS arria5_tst1.v(747) " "Verilog HDL warning at arria5_tst1.v(747): object xOK_BUS used but never assigned" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 747 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1582208365868 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xphy_mgmt_address arria5_tst1.v(1872) " "Verilog HDL or VHDL warning at arria5_tst1.v(1872): object \"xphy_mgmt_address\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1872 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208365868 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xphy_mgmt_read arria5_tst1.v(1873) " "Verilog HDL or VHDL warning at arria5_tst1.v(1873): object \"xphy_mgmt_read\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1873 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208365869 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xphy_mgmt_write arria5_tst1.v(1876) " "Verilog HDL or VHDL warning at arria5_tst1.v(1876): object \"xphy_mgmt_write\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1876 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208365869 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xphy_mgmt_writedata arria5_tst1.v(1877) " "Verilog HDL or VHDL warning at arria5_tst1.v(1877): object \"xphy_mgmt_writedata\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1877 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208365869 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xtx_datak arria5_tst1.v(1886) " "Verilog HDL or VHDL warning at arria5_tst1.v(1886): object \"xtx_datak\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1886 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208365869 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xcsr_tx_testpattern_a arria5_tst1.v(1927) " "Verilog HDL or VHDL warning at arria5_tst1.v(1927): object \"xcsr_tx_testpattern_a\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1927 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208365869 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xcsr_tx_testpattern_b arria5_tst1.v(1928) " "Verilog HDL or VHDL warning at arria5_tst1.v(1928): object \"xcsr_tx_testpattern_b\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1928 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208365870 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xcsr_tx_testpattern_c arria5_tst1.v(1929) " "Verilog HDL or VHDL warning at arria5_tst1.v(1929): object \"xcsr_tx_testpattern_c\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1929 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208365870 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xcsr_tx_testpattern_d arria5_tst1.v(1930) " "Verilog HDL or VHDL warning at arria5_tst1.v(1930): object \"xcsr_tx_testpattern_d\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1930 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208365870 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xrx_bitslipboundaryselectout arria5_tst1.v(1945) " "Verilog HDL or VHDL warning at arria5_tst1.v(1945): object \"xrx_bitslipboundaryselectout\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1945 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208365870 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upr_dds0_reg arria5_tst1.v(2111) " "Verilog HDL or VHDL warning at arria5_tst1.v(2111): object \"upr_dds0_reg\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208365871 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upr_dds1_reg arria5_tst1.v(2290) " "Verilog HDL or VHDL warning at arria5_tst1.v(2290): object \"upr_dds1_reg\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208365872 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_1 arria5_tst1.v(2597) " "Verilog HDL or VHDL warning at arria5_tst1.v(2597): object \"test_1\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2597 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208365872 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_ch1_adc2_data arria5_tst1.v(2703) " "Verilog HDL or VHDL warning at arria5_tst1.v(2703): object \"reg_ch1_adc2_data\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2703 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208365872 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_ch0_adc2_data arria5_tst1.v(2704) " "Verilog HDL or VHDL warning at arria5_tst1.v(2704): object \"reg_ch0_adc2_data\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2704 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208365872 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_ch0_adc0_data arria5_tst1.v(2760) " "Verilog HDL or VHDL warning at arria5_tst1.v(2760): object \"reg_ch0_adc0_data\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2760 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208365873 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_ch1_adc0_data arria5_tst1.v(2761) " "Verilog HDL or VHDL warning at arria5_tst1.v(2761): object \"reg_ch1_adc0_data\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2761 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208365873 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 arria5_tst1.v(2392) " "Verilog HDL assignment warning at arria5_tst1.v(2392): truncated value with size 32 to match size of target (8)" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208365885 "|top_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xOK_BUS 0 arria5_tst1.v(747) " "Net \"xOK_BUS\" at arria5_tst1.v(747) has no driver or initial value, using a default initial value '0'" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 747 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582208365894 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WDATA_MK1 arria5_tst1.v(132) " "Output port \"WDATA_MK1\" at arria5_tst1.v(132) has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582208365894 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WDATA_MK3 arria5_tst1.v(134) " "Output port \"WDATA_MK3\" at arria5_tst1.v(134) has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582208365894 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WDATA_MK4 arria5_tst1.v(135) " "Output port \"WDATA_MK4\" at arria5_tst1.v(135) has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582208365894 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WDATA_MK5 arria5_tst1.v(136) " "Output port \"WDATA_MK5\" at arria5_tst1.v(136) has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582208365894 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WDATA_MK6 arria5_tst1.v(137) " "Output port \"WDATA_MK6\" at arria5_tst1.v(137) has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582208365894 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WDATA_MK7 arria5_tst1.v(138) " "Output port \"WDATA_MK7\" at arria5_tst1.v(138) has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582208365894 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll_0002:pll_1 " "Elaborating entity \"pll_0002\" for hierarchy \"pll_0002:pll_1\"" {  } { { "arria5_tst1.v" "pll_1" { Text "F:/project_072_z/arria5_tst1.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208365957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_0002:pll_1\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_0002:pll_1\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "F:/project_072_z/pll/pll_0002.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208366413 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1582208366436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_0002:pll_1\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_0002:pll_1\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "F:/project_072_z/pll/pll_0002.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208366453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_0002:pll_1\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_0002:pll_1\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 360.0 MHz " "Parameter \"reference_clock_frequency\" = \"360.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 125.000000 MHz " "Parameter \"output_clock_frequency0\" = \"125.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 125.000000 MHz " "Parameter \"output_clock_frequency1\" = \"125.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 4000 ps " "Parameter \"phase_shift1\" = \"4000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 125.000000 MHz " "Parameter \"output_clock_frequency2\" = \"125.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 2000 ps " "Parameter \"phase_shift2\" = \"2000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366454 ""}  } { { "pll/pll_0002.v" "" { Text "F:/project_072_z/pll/pll_0002.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582208366454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_240_120_0002 pll_240_120_0002:pll240_120_ADC1 " "Elaborating entity \"pll_240_120_0002\" for hierarchy \"pll_240_120_0002:pll240_120_ADC1\"" {  } { { "arria5_tst1.v" "pll240_120_ADC1" { Text "F:/project_072_z/arria5_tst1.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208366552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\"" {  } { { "pll_240_120/pll_240_120_0002.v" "altera_pll_i" { Text "F:/project_072_z/pll_240_120/pll_240_120_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208366609 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1582208366627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\"" {  } { { "pll_240_120/pll_240_120_0002.v" "" { Text "F:/project_072_z/pll_240_120/pll_240_120_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208366637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 125.0 MHz " "Parameter \"reference_clock_frequency\" = \"125.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 240.000000 MHz " "Parameter \"output_clock_frequency0\" = \"240.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 120.000000 MHz " "Parameter \"output_clock_frequency1\" = \"120.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366637 ""}  } { { "pll_240_120/pll_240_120_0002.v" "" { Text "F:/project_072_z/pll_240_120/pll_240_120_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582208366637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_96_0002 pll_96_0002:pll_96_dac1 " "Elaborating entity \"pll_96_0002\" for hierarchy \"pll_96_0002:pll_96_dac1\"" {  } { { "arria5_tst1.v" "pll_96_dac1" { Text "F:/project_072_z/arria5_tst1.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208366850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\"" {  } { { "pll_96/pll_96_0002.v" "altera_pll_i" { Text "F:/project_072_z/pll_96/pll_96_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208366899 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1582208366912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\"" {  } { { "pll_96/pll_96_0002.v" "" { Text "F:/project_072_z/pll_96/pll_96_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208366919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 125.0 MHz " "Parameter \"reference_clock_frequency\" = \"125.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 96.000000 MHz " "Parameter \"output_clock_frequency0\" = \"96.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208366920 ""}  } { { "pll_96/pll_96_0002.v" "" { Text "F:/project_072_z/pll_96/pll_96_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582208366920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_125_0002 pll_125_0002:pll_125_eth0 " "Elaborating entity \"pll_125_0002\" for hierarchy \"pll_125_0002:pll_125_eth0\"" {  } { { "arria5_tst1.v" "pll_125_eth0" { Text "F:/project_072_z/arria5_tst1.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208367118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\"" {  } { { "pll_125/pll_125_0002.v" "altera_pll_i" { Text "F:/project_072_z/pll_125/pll_125_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208367177 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1582208367190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\"" {  } { { "pll_125/pll_125_0002.v" "" { Text "F:/project_072_z/pll_125/pll_125_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208367197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 125.0 MHz " "Parameter \"reference_clock_frequency\" = \"125.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 125.000000 MHz " "Parameter \"output_clock_frequency0\" = \"125.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208367198 ""}  } { { "pll_125/pll_125_0002.v" "" { Text "F:/project_072_z/pll_125/pll_125_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582208367198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst rst:rst3 " "Elaborating entity \"rst\" for hierarchy \"rst:rst3\"" {  } { { "arria5_tst1.v" "rst3" { Text "F:/project_072_z/arria5_tst1.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208367408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi3 bufi3:bufi3_inst1 " "Elaborating entity \"bufi3\" for hierarchy \"bufi3:bufi3_inst1\"" {  } { { "arria5_tst1.v" "bufi3_inst1" { Text "F:/project_072_z/arria5_tst1.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208367437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi3_iobuf_in_3qh bufi3:bufi3_inst1\|bufi3_iobuf_in_3qh:bufi3_iobuf_in_3qh_component " "Elaborating entity \"bufi3_iobuf_in_3qh\" for hierarchy \"bufi3:bufi3_inst1\|bufi3_iobuf_in_3qh:bufi3_iobuf_in_3qh_component\"" {  } { { "bufi3.v" "bufi3_iobuf_in_3qh_component" { Text "F:/project_072_z/bufi3.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208367452 ""}
{ "Warning" "WSGN_SEARCH_FILE" "buf_out1.v 2 2 " "Using design file buf_out1.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 buf_out1_iobuf_out_ohs " "Found entity 1: buf_out1_iobuf_out_ohs" {  } { { "buf_out1.v" "" { Text "F:/project_072_z/buf_out1.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208367584 ""} { "Info" "ISGN_ENTITY_NAME" "2 buf_out1 " "Found entity 2: buf_out1" {  } { { "buf_out1.v" "" { Text "F:/project_072_z/buf_out1.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208367584 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1582208367584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_out1 buf_out1:buf_out1_inst3 " "Elaborating entity \"buf_out1\" for hierarchy \"buf_out1:buf_out1_inst3\"" {  } { { "arria5_tst1.v" "buf_out1_inst3" { Text "F:/project_072_z/arria5_tst1.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208367603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_out1_iobuf_out_ohs buf_out1:buf_out1_inst3\|buf_out1_iobuf_out_ohs:buf_out1_iobuf_out_ohs_component " "Elaborating entity \"buf_out1_iobuf_out_ohs\" for hierarchy \"buf_out1:buf_out1_inst3\|buf_out1_iobuf_out_ohs:buf_out1_iobuf_out_ohs_component\"" {  } { { "buf_out1.v" "buf_out1_iobuf_out_ohs_component" { Text "F:/project_072_z/buf_out1.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208367630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_led test_led:tst_led2 " "Elaborating entity \"test_led\" for hierarchy \"test_led:tst_led2\"" {  } { { "arria5_tst1.v" "tst_led2" { Text "F:/project_072_z/arria5_tst1.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208367648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout2 bufout2:bufout2_1 " "Elaborating entity \"bufout2\" for hierarchy \"bufout2:bufout2_1\"" {  } { { "arria5_tst1.v" "bufout2_1" { Text "F:/project_072_z/arria5_tst1.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208367667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout2_iobuf_out_phs bufout2:bufout2_1\|bufout2_iobuf_out_phs:bufout2_iobuf_out_phs_component " "Elaborating entity \"bufout2_iobuf_out_phs\" for hierarchy \"bufout2:bufout2_1\|bufout2_iobuf_out_phs:bufout2_iobuf_out_phs_component\"" {  } { { "bufout2.v" "bufout2_iobuf_out_phs_component" { Text "F:/project_072_z/bufout2.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208367689 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bufin24.v 2 2 " "Using design file bufin24.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bufin24_iobuf_in_mrh " "Found entity 1: bufin24_iobuf_in_mrh" {  } { { "bufin24.v" "" { Text "F:/project_072_z/bufin24.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208367820 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufin24 " "Found entity 2: bufin24" {  } { { "bufin24.v" "" { Text "F:/project_072_z/bufin24.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208367820 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1582208367820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufin24 bufin24:buf_in24_inst1 " "Elaborating entity \"bufin24\" for hierarchy \"bufin24:buf_in24_inst1\"" {  } { { "arria5_tst1.v" "buf_in24_inst1" { Text "F:/project_072_z/arria5_tst1.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208367840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufin24_iobuf_in_mrh bufin24:buf_in24_inst1\|bufin24_iobuf_in_mrh:bufin24_iobuf_in_mrh_component " "Elaborating entity \"bufin24_iobuf_in_mrh\" for hierarchy \"bufin24:buf_in24_inst1\|bufin24_iobuf_in_mrh:bufin24_iobuf_in_mrh_component\"" {  } { { "bufin24.v" "bufin24_iobuf_in_mrh_component" { Text "F:/project_072_z/bufin24.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208367869 ""}
{ "Warning" "WSGN_SEARCH_FILE" "buf34_out.v 2 2 " "Using design file buf34_out.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 buf34_out_iobuf_out_ejs " "Found entity 1: buf34_out_iobuf_out_ejs" {  } { { "buf34_out.v" "" { Text "F:/project_072_z/buf34_out.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208368019 ""} { "Info" "ISGN_ENTITY_NAME" "2 buf34_out " "Found entity 2: buf34_out" {  } { { "buf34_out.v" "" { Text "F:/project_072_z/buf34_out.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208368019 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1582208368019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf34_out buf34_out:buf34_out_inst " "Elaborating entity \"buf34_out\" for hierarchy \"buf34_out:buf34_out_inst\"" {  } { { "arria5_tst1.v" "buf34_out_inst" { Text "F:/project_072_z/arria5_tst1.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208368039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf34_out_iobuf_out_ejs buf34_out:buf34_out_inst\|buf34_out_iobuf_out_ejs:buf34_out_iobuf_out_ejs_component " "Elaborating entity \"buf34_out_iobuf_out_ejs\" for hierarchy \"buf34_out:buf34_out_inst\|buf34_out_iobuf_out_ejs:buf34_out_iobuf_out_ejs_component\"" {  } { { "buf34_out.v" "buf34_out_iobuf_out_ejs_component" { Text "F:/project_072_z/buf34_out.v" 934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208368068 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bufout10.v 2 2 " "Using design file bufout10.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bufout10_iobuf_out_8js " "Found entity 1: bufout10_iobuf_out_8js" {  } { { "bufout10.v" "" { Text "F:/project_072_z/bufout10.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208368224 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufout10 " "Found entity 2: bufout10" {  } { { "bufout10.v" "" { Text "F:/project_072_z/bufout10.v" 322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208368224 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1582208368224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout10 bufout10:bufout10_inst " "Elaborating entity \"bufout10\" for hierarchy \"bufout10:bufout10_inst\"" {  } { { "arria5_tst1.v" "bufout10_inst" { Text "F:/project_072_z/arria5_tst1.v" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208368244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout10_iobuf_out_8js bufout10:bufout10_inst\|bufout10_iobuf_out_8js:bufout10_iobuf_out_8js_component " "Elaborating entity \"bufout10_iobuf_out_8js\" for hierarchy \"bufout10:bufout10_inst\|bufout10_iobuf_out_8js:bufout10_iobuf_out_8js_component\"" {  } { { "bufout10.v" "bufout10_iobuf_out_8js_component" { Text "F:/project_072_z/bufout10.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208368272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout4 bufout4:bufout4_1 " "Elaborating entity \"bufout4\" for hierarchy \"bufout4:bufout4_1\"" {  } { { "arria5_tst1.v" "bufout4_1" { Text "F:/project_072_z/arria5_tst1.v" 827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208368303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout4_iobuf_out_rhs bufout4:bufout4_1\|bufout4_iobuf_out_rhs:bufout4_iobuf_out_rhs_component " "Elaborating entity \"bufout4_iobuf_out_rhs\" for hierarchy \"bufout4:bufout4_1\|bufout4_iobuf_out_rhs:bufout4_iobuf_out_rhs_component\"" {  } { { "bufout4.v" "bufout4_iobuf_out_rhs_component" { Text "F:/project_072_z/bufout4.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208368321 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bufi1.v 2 2 " "Using design file bufi1.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bufi1_iobuf_in_1qh " "Found entity 1: bufi1_iobuf_in_1qh" {  } { { "bufi1.v" "" { Text "F:/project_072_z/bufi1.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208368522 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufi1 " "Found entity 2: bufi1" {  } { { "bufi1.v" "" { Text "F:/project_072_z/bufi1.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208368522 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1582208368522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi1 bufi1:bufi1_inst1 " "Elaborating entity \"bufi1\" for hierarchy \"bufi1:bufi1_inst1\"" {  } { { "arria5_tst1.v" "bufi1_inst1" { Text "F:/project_072_z/arria5_tst1.v" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208368542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi1_iobuf_in_1qh bufi1:bufi1_inst1\|bufi1_iobuf_in_1qh:bufi1_iobuf_in_1qh_component " "Elaborating entity \"bufi1_iobuf_in_1qh\" for hierarchy \"bufi1:bufi1_inst1\|bufi1_iobuf_in_1qh:bufi1_iobuf_in_1qh_component\"" {  } { { "bufi1.v" "bufi1_iobuf_in_1qh_component" { Text "F:/project_072_z/bufi1.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208368570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi4 bufi4:buf4_1 " "Elaborating entity \"bufi4\" for hierarchy \"bufi4:buf4_1\"" {  } { { "arria5_tst1.v" "buf4_1" { Text "F:/project_072_z/arria5_tst1.v" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208368596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi4_iobuf_in_4qh bufi4:buf4_1\|bufi4_iobuf_in_4qh:bufi4_iobuf_in_4qh_component " "Elaborating entity \"bufi4_iobuf_in_4qh\" for hierarchy \"bufi4:buf4_1\|bufi4_iobuf_in_4qh:bufi4_iobuf_in_4qh_component\"" {  } { { "bufi4.v" "bufi4_iobuf_in_4qh_component" { Text "F:/project_072_z/bufi4.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208368613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout11 bufout11:bufout11_1 " "Elaborating entity \"bufout11\" for hierarchy \"bufout11:bufout11_1\"" {  } { { "arria5_tst1.v" "bufout11_1" { Text "F:/project_072_z/arria5_tst1.v" 932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208368634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout11_iobuf_out_9js bufout11:bufout11_1\|bufout11_iobuf_out_9js:bufout11_iobuf_out_9js_component " "Elaborating entity \"bufout11_iobuf_out_9js\" for hierarchy \"bufout11:bufout11_1\|bufout11_iobuf_out_9js:bufout11_iobuf_out_9js_component\"" {  } { { "bufout11.v" "bufout11_iobuf_out_9js_component" { Text "F:/project_072_z/bufout11.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208368657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout3 bufout3:bufout3_inst1 " "Elaborating entity \"bufout3\" for hierarchy \"bufout3:bufout3_inst1\"" {  } { { "arria5_tst1.v" "bufout3_inst1" { Text "F:/project_072_z/arria5_tst1.v" 978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208368800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout3_iobuf_out_qhs bufout3:bufout3_inst1\|bufout3_iobuf_out_qhs:bufout3_iobuf_out_qhs_component " "Elaborating entity \"bufout3_iobuf_out_qhs\" for hierarchy \"bufout3:bufout3_inst1\|bufout3_iobuf_out_qhs:bufout3_iobuf_out_qhs_component\"" {  } { { "bufout3.v" "bufout3_iobuf_out_qhs_component" { Text "F:/project_072_z/bufout3.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208368816 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bufi6.v 2 2 " "Using design file bufi6.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bufi6_iobuf_in_6qh " "Found entity 1: bufi6_iobuf_in_6qh" {  } { { "bufi6.v" "" { Text "F:/project_072_z/bufi6.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208368944 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufi6 " "Found entity 2: bufi6" {  } { { "bufi6.v" "" { Text "F:/project_072_z/bufi6.v" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208368944 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1582208368944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi6 bufi6:bufi6_inst2 " "Elaborating entity \"bufi6\" for hierarchy \"bufi6:bufi6_inst2\"" {  } { { "arria5_tst1.v" "bufi6_inst2" { Text "F:/project_072_z/arria5_tst1.v" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208368964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi6_iobuf_in_6qh bufi6:bufi6_inst2\|bufi6_iobuf_in_6qh:bufi6_iobuf_in_6qh_component " "Elaborating entity \"bufi6_iobuf_in_6qh\" for hierarchy \"bufi6:bufi6_inst2\|bufi6_iobuf_in_6qh:bufi6_iobuf_in_6qh_component\"" {  } { { "bufi6.v" "bufi6_iobuf_in_6qh_component" { Text "F:/project_072_z/bufi6.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208368992 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bufout16.v 2 2 " "Using design file bufout16.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bufout16_iobuf_out_ejs " "Found entity 1: bufout16_iobuf_out_ejs" {  } { { "bufout16.v" "" { Text "F:/project_072_z/bufout16.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208369137 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufout16 " "Found entity 2: bufout16" {  } { { "bufout16.v" "" { Text "F:/project_072_z/bufout16.v" 472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208369137 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1582208369137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout16 bufout16:bufout16_inst " "Elaborating entity \"bufout16\" for hierarchy \"bufout16:bufout16_inst\"" {  } { { "arria5_tst1.v" "bufout16_inst" { Text "F:/project_072_z/arria5_tst1.v" 1060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208369160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout16_iobuf_out_ejs bufout16:bufout16_inst\|bufout16_iobuf_out_ejs:bufout16_iobuf_out_ejs_component " "Elaborating entity \"bufout16_iobuf_out_ejs\" for hierarchy \"bufout16:bufout16_inst\|bufout16_iobuf_out_ejs:bufout16_iobuf_out_ejs_component\"" {  } { { "bufout16.v" "bufout16_iobuf_out_ejs_component" { Text "F:/project_072_z/bufout16.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208369190 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bufout17.v 2 2 " "Using design file bufout17.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bufout17_iobuf_out_fjs " "Found entity 1: bufout17_iobuf_out_fjs" {  } { { "bufout17.v" "" { Text "F:/project_072_z/bufout17.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208369453 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufout17 " "Found entity 2: bufout17" {  } { { "bufout17.v" "" { Text "F:/project_072_z/bufout17.v" 497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208369453 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1582208369453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout17 bufout17:bufout17_inst2 " "Elaborating entity \"bufout17\" for hierarchy \"bufout17:bufout17_inst2\"" {  } { { "arria5_tst1.v" "bufout17_inst2" { Text "F:/project_072_z/arria5_tst1.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208369475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout17_iobuf_out_fjs bufout17:bufout17_inst2\|bufout17_iobuf_out_fjs:bufout17_iobuf_out_fjs_component " "Elaborating entity \"bufout17_iobuf_out_fjs\" for hierarchy \"bufout17:bufout17_inst2\|bufout17_iobuf_out_fjs:bufout17_iobuf_out_fjs_component\"" {  } { { "bufout17.v" "bufout17_iobuf_out_fjs_component" { Text "F:/project_072_z/bufout17.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208369505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi5 bufi5:bufi5_inst " "Elaborating entity \"bufi5\" for hierarchy \"bufi5:bufi5_inst\"" {  } { { "arria5_tst1.v" "bufi5_inst" { Text "F:/project_072_z/arria5_tst1.v" 1172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208369598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi5_iobuf_in_5qh bufi5:bufi5_inst\|bufi5_iobuf_in_5qh:bufi5_iobuf_in_5qh_component " "Elaborating entity \"bufi5_iobuf_in_5qh\" for hierarchy \"bufi5:bufi5_inst\|bufi5_iobuf_in_5qh:bufi5_iobuf_in_5qh_component\"" {  } { { "bufi5.v" "bufi5_iobuf_in_5qh_component" { Text "F:/project_072_z/bufi5.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208369614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_test " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_test\"" {  } { { "arria5_tst1.v" "spi_test" { Text "F:/project_072_z/arria5_tst1.v" 1223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208369625 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208369626 "|top_module|Block_read_spi:spi_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208369627 "|top_module|Block_read_spi:spi_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208369627 "|top_module|Block_read_spi:spi_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_TEST_rd " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_TEST_rd\"" {  } { { "arria5_tst1.v" "spi_TEST_rd" { Text "F:/project_072_z/arria5_tst1.v" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208369651 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208369651 "|top_module|Block_read_spi:spi_TEST_rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208369652 "|top_module|Block_read_spi:spi_TEST_rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208369653 "|top_module|Block_read_spi:spi_TEST_rd"}
{ "Warning" "WSGN_SEARCH_FILE" "block_write_spi.v 1 1 " "Using design file block_write_spi.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Block_write_spi " "Found entity 1: Block_write_spi" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208369748 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1582208369748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_TEST_wr " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_TEST_wr\"" {  } { { "arria5_tst1.v" "spi_TEST_wr" { Text "F:/project_072_z/arria5_tst1.v" 1231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208369770 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208369770 "|top_module|Block_write_spi:spi_TEST_wr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208369771 "|top_module|Block_write_spi:spi_TEST_wr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208369772 "|top_module|Block_write_spi:spi_TEST_wr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_att1 " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_att1\"" {  } { { "arria5_tst1.v" "spi_att1" { Text "F:/project_072_z/arria5_tst1.v" 1246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208369822 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208369822 "|top_module|Block_write_spi:spi_att1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(62) " "Verilog HDL assignment warning at block_write_spi.v(62): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208369822 "|top_module|Block_write_spi:spi_att1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208369823 "|top_module|Block_write_spi:spi_att1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208369823 "|top_module|Block_write_spi:spi_att1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_att2 " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_att2\"" {  } { { "arria5_tst1.v" "spi_att2" { Text "F:/project_072_z/arria5_tst1.v" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208369860 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208369861 "|top_module|Block_write_spi:spi_att2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(62) " "Verilog HDL assignment warning at block_write_spi.v(62): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208369861 "|top_module|Block_write_spi:spi_att2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208369861 "|top_module|Block_write_spi:spi_att2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208369862 "|top_module|Block_write_spi:spi_att2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_att3 " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_att3\"" {  } { { "arria5_tst1.v" "spi_att3" { Text "F:/project_072_z/arria5_tst1.v" 1268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208369899 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208369900 "|top_module|Block_write_spi:spi_att3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(62) " "Verilog HDL assignment warning at block_write_spi.v(62): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208369900 "|top_module|Block_write_spi:spi_att3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208369900 "|top_module|Block_write_spi:spi_att3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208369901 "|top_module|Block_write_spi:spi_att3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_att4 " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_att4\"" {  } { { "arria5_tst1.v" "spi_att4" { Text "F:/project_072_z/arria5_tst1.v" 1279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208369938 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208369938 "|top_module|Block_write_spi:spi_att4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(62) " "Verilog HDL assignment warning at block_write_spi.v(62): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208369939 "|top_module|Block_write_spi:spi_att4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208369939 "|top_module|Block_write_spi:spi_att4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208369939 "|top_module|Block_write_spi:spi_att4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_upr1 " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_upr1\"" {  } { { "arria5_tst1.v" "spi_upr1" { Text "F:/project_072_z/arria5_tst1.v" 1292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208369976 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208369976 "|top_module|Block_write_spi:spi_upr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(62) " "Verilog HDL assignment warning at block_write_spi.v(62): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208369977 "|top_module|Block_write_spi:spi_upr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208369977 "|top_module|Block_write_spi:spi_upr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208369977 "|top_module|Block_write_spi:spi_upr1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_PWRDN " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_PWRDN\"" {  } { { "arria5_tst1.v" "spi_PWRDN" { Text "F:/project_072_z/arria5_tst1.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208370014 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208370014 "|top_module|Block_write_spi:spi_PWRDN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(62) " "Verilog HDL assignment warning at block_write_spi.v(62): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208370015 "|top_module|Block_write_spi:spi_PWRDN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208370015 "|top_module|Block_write_spi:spi_PWRDN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208370015 "|top_module|Block_write_spi:spi_PWRDN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_LED " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_LED\"" {  } { { "arria5_tst1.v" "spi_LED" { Text "F:/project_072_z/arria5_tst1.v" 1319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208370051 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208370051 "|top_module|Block_write_spi:spi_LED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(62) " "Verilog HDL assignment warning at block_write_spi.v(62): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208370052 "|top_module|Block_write_spi:spi_LED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208370052 "|top_module|Block_write_spi:spi_LED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208370052 "|top_module|Block_write_spi:spi_LED"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_control1 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_control1\"" {  } { { "arria5_tst1.v" "spi_control1" { Text "F:/project_072_z/arria5_tst1.v" 1333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208370079 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208370079 "|top_module|Block_read_spi:spi_control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208370080 "|top_module|Block_read_spi:spi_control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208370080 "|top_module|Block_read_spi:spi_control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_control2 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_control2\"" {  } { { "arria5_tst1.v" "spi_control2" { Text "F:/project_072_z/arria5_tst1.v" 1346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208370096 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208370096 "|top_module|Block_read_spi:spi_control2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208370097 "|top_module|Block_read_spi:spi_control2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208370097 "|top_module|Block_read_spi:spi_control2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_control3 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_control3\"" {  } { { "arria5_tst1.v" "spi_control3" { Text "F:/project_072_z/arria5_tst1.v" 1359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208370114 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208370114 "|top_module|Block_read_spi:spi_control3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208370115 "|top_module|Block_read_spi:spi_control3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208370115 "|top_module|Block_read_spi:spi_control3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_long reset_long:rst_mk " "Elaborating entity \"reset_long\" for hierarchy \"reset_long:rst_mk\"" {  } { { "arria5_tst1.v" "rst_mk" { Text "F:/project_072_z/arria5_tst1.v" 1452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208370130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_phy_4line custom_phy_4line:adc1_phy " "Elaborating entity \"custom_phy_4line\" for hierarchy \"custom_phy_4line:adc1_phy\"" {  } { { "arria5_tst1.v" "adc1_phy" { Text "F:/project_072_z/arria5_tst1.v" 1572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208370146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_custom custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst " "Elaborating entity \"altera_xcvr_custom\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\"" {  } { { "custom_phy_4line.v" "custom_phy_4line_inst" { Text "F:/project_072_z/custom_phy_4line.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208370279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_custom_nr custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5 " "Elaborating entity \"av_xcvr_custom_nr\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\"" {  } { { "custom_phy_4line/altera_xcvr_custom.sv" "A5" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_custom.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208370336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_custom_native custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core " "Elaborating entity \"av_xcvr_custom_native\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\"" {  } { { "custom_phy_4line/av_xcvr_custom_nr.sv" "transceiver_core" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208370876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_native custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst " "Elaborating entity \"av_xcvr_native\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\"" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208371716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pma custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma " "Elaborating entity \"av_pma\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\"" {  } { { "custom_phy_4line/av_xcvr_native.sv" "inst_av_pma" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_native.sv" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208372006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_rx_pma custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma " "Elaborating entity \"av_rx_pma\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\"" {  } { { "custom_phy_4line/av_pma.sv" "av_rx_pma" { Text "F:/project_072_z/custom_phy_4line/av_pma.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208373396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs " "Elaborating entity \"av_pcs\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\"" {  } { { "custom_phy_4line/av_xcvr_native.sv" "inst_av_pcs" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_native.sv" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208373973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs_ch custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch " "Elaborating entity \"av_pcs_ch\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\"" {  } { { "custom_phy_4line/av_pcs.sv" "ch\[0\].inst_av_pcs_ch" { Text "F:/project_072_z/custom_phy_4line/av_pcs.sv" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208374055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_rx_pld_pcs_interface_rbc custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface " "Elaborating entity \"av_hssi_rx_pld_pcs_interface_rbc\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface\"" {  } { { "custom_phy_4line/av_pcs_ch.sv" "inst_av_hssi_rx_pld_pcs_interface" { Text "F:/project_072_z/custom_phy_4line/av_pcs_ch.sv" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208374216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_common_pcs_pma_interface_rbc custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface " "Elaborating entity \"av_hssi_common_pcs_pma_interface_rbc\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface\"" {  } { { "custom_phy_4line/av_pcs_ch.sv" "inst_av_hssi_common_pcs_pma_interface" { Text "F:/project_072_z/custom_phy_4line/av_pcs_ch.sv" 1498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208374603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_rx_pcs_rbc custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs " "Elaborating entity \"av_hssi_8g_rx_pcs_rbc\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\"" {  } { { "custom_phy_4line/av_pcs_ch.sv" "inst_av_hssi_8g_rx_pcs" { Text "F:/project_072_z/custom_phy_4line/av_pcs_ch.sv" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208375185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_rx_pcs_pma_interface_rbc custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface " "Elaborating entity \"av_hssi_rx_pcs_pma_interface_rbc\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface\"" {  } { { "custom_phy_4line/av_pcs_ch.sv" "inst_av_hssi_rx_pcs_pma_interface" { Text "F:/project_072_z/custom_phy_4line/av_pcs_ch.sv" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208376651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_common_pld_pcs_interface_rbc custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface " "Elaborating entity \"av_hssi_common_pld_pcs_interface_rbc\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\"" {  } { { "custom_phy_4line/av_pcs_ch.sv" "inst_av_hssi_common_pld_pcs_interface" { Text "F:/project_072_z/custom_phy_4line/av_pcs_ch.sv" 2397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208376967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm " "Elaborating entity \"av_xcvr_avmm\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\"" {  } { { "custom_phy_4line/av_xcvr_native.sv" "inst_av_xcvr_avmm" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_native.sv" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208378606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_reconfig_bundle_to_xcvr custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_reconfig_bundle_to_xcvr:avmm_interface_insts\[0\].av_reconfig_bundle_to_xcvr_inst " "Elaborating entity \"av_reconfig_bundle_to_xcvr\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_reconfig_bundle_to_xcvr:avmm_interface_insts\[0\].av_reconfig_bundle_to_xcvr_inst\"" {  } { { "custom_phy_4line/av_xcvr_avmm.sv" "avmm_interface_insts\[0\].av_reconfig_bundle_to_xcvr_inst" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_avmm.sv" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208378973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm_csr custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst " "Elaborating entity \"av_xcvr_avmm_csr\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\"" {  } { { "custom_phy_4line/av_xcvr_avmm.sv" "avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_avmm.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208379026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst\"" {  } { { "custom_phy_4line/av_xcvr_avmm_csr.sv" "gen_status_reg_rx.alt_xcvr_resync_inst" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_avmm_csr.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208379061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_reconfig_bundle_merger custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst " "Elaborating entity \"sv_reconfig_bundle_merger\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst\"" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "av_reconfig_bundle_merger_inst" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208380317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_data_adapter custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_data_adapter:av_xcvr_data_adapter_inst " "Elaborating entity \"av_xcvr_data_adapter\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_data_adapter:av_xcvr_data_adapter_inst\"" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "av_xcvr_data_adapter_inst" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208380408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_csr_common custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_common:csr " "Elaborating entity \"alt_xcvr_csr_common\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_common:csr\"" {  } { { "custom_phy_4line/av_xcvr_custom_nr.sv" "csr" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208380464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_wait_generate custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_wait_generate:top_wait " "Elaborating entity \"altera_wait_generate\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_wait_generate:top_wait\"" {  } { { "custom_phy_4line/av_xcvr_custom_nr.sv" "top_wait" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208380521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_wait_generate:top_wait\|alt_xcvr_resync:rst_sync " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_wait_generate:top_wait\|alt_xcvr_resync:rst_sync\"" {  } { { "custom_phy_4line/altera_wait_generate.v" "rst_sync" { Text "F:/project_072_z/custom_phy_4line/altera_wait_generate.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208380545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_csr_pcs8g custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs " "Elaborating entity \"alt_xcvr_csr_pcs8g\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\"" {  } { { "custom_phy_4line/av_xcvr_custom_nr.sv" "csr_pcs" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208380580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_write_mux custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_invpolarity " "Elaborating entity \"csr_indexed_write_mux\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_invpolarity\"" {  } { { "custom_phy_4line/alt_xcvr_csr_pcs8g.sv" "wmux_tx_invpolarity" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_pcs8g.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208380649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_invpolarity\|csr_mux:o_narrow " "Elaborating entity \"csr_mux\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_invpolarity\|csr_mux:o_narrow\"" {  } { { "custom_phy_4line/alt_xcvr_csr_selector.sv" "o_narrow" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_selector.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208380672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_write_mux custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect " "Elaborating entity \"csr_indexed_write_mux\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect\"" {  } { { "custom_phy_4line/alt_xcvr_csr_pcs8g.sv" "wmux_tx_bitslipboundaryselect" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_pcs8g.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208380706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect\|csr_mux:o_narrow " "Elaborating entity \"csr_mux\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect\|csr_mux:o_narrow\"" {  } { { "custom_phy_4line/alt_xcvr_csr_selector.sv" "o_narrow" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_selector.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208380732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_patterndetect " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_patterndetect\"" {  } { { "custom_phy_4line/alt_xcvr_csr_pcs8g.sv" "mux_rx_patterndetect" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_pcs8g.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208380991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_patterndetect\|csr_mux:o_narrow " "Elaborating entity \"csr_mux\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_patterndetect\|csr_mux:o_narrow\"" {  } { { "custom_phy_4line/alt_xcvr_csr_selector.sv" "o_narrow" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_selector.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208381022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_phase_comp_fifo_error " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_phase_comp_fifo_error\"" {  } { { "custom_phy_4line/alt_xcvr_csr_pcs8g.sv" "mux_rx_phase_comp_fifo_error" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_pcs8g.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208381203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_bitslipboundaryselectout " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_bitslipboundaryselectout\"" {  } { { "custom_phy_4line/alt_xcvr_csr_pcs8g.sv" "mux_rx_bitslipboundaryselectout" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_pcs8g.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208381254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_reset_control custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller " "Elaborating entity \"altera_xcvr_reset_control\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\"" {  } { { "custom_phy_4line/av_xcvr_custom_nr.sv" "gen_embedded_reset.reset_controller" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208381412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_resync:g_rx.g_rx\[0\].g_rx.resync_rx_cal_busy " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_resync:g_rx.g_rx\[0\].g_rx.resync_rx_cal_busy\"" {  } { { "custom_phy_4line/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.resync_rx_cal_busy" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_reset_control.sv" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208381456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_analogreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_analogreset\"" {  } { { "custom_phy_4line/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.counter_rx_analogreset" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_reset_control.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208381489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_digitalreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_digitalreset\"" {  } { { "custom_phy_4line/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.counter_rx_digitalreset" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_reset_control.sv" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208381543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_ready " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_ready\"" {  } { { "custom_phy_4line/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.counter_rx_ready" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_reset_control.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208381598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc1_jesd_rcv adc1_jesd_rcv:adc1 " "Elaborating entity \"adc1_jesd_rcv\" for hierarchy \"adc1_jesd_rcv:adc1\"" {  } { { "arria5_tst1.v" "adc1" { Text "F:/project_072_z/arria5_tst1.v" 1615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208382029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_2clk adc1_jesd_rcv:adc1\|fifo_2clk:fifo1_1 " "Elaborating entity \"fifo_2clk\" for hierarchy \"adc1_jesd_rcv:adc1\|fifo_2clk:fifo1_1\"" {  } { { "adc1_jesd_rcv.v" "fifo1_1" { Text "F:/project_072_z/adc1_jesd_rcv.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208382048 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_o fifo_2clk.v(39) " "Verilog HDL or VHDL warning at fifo_2clk.v(39): object \"reg_o\" assigned a value but never read" {  } { { "fifo_2clk.v" "" { Text "F:/project_072_z/fifo_2clk.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208382048 "|top_module|adc1_jesd_rcv:adc1|fifo_2clk:fifo1_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fifo_2clk.v(78) " "Verilog HDL assignment warning at fifo_2clk.v(78): truncated value with size 32 to match size of target (1)" {  } { { "fifo_2clk.v" "" { Text "F:/project_072_z/fifo_2clk.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208382049 "|top_module|adc1_jesd_rcv:adc1|fifo_2clk:fifo1_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fifo_2clk.v(79) " "Verilog HDL assignment warning at fifo_2clk.v(79): truncated value with size 32 to match size of target (16)" {  } { { "fifo_2clk.v" "" { Text "F:/project_072_z/fifo_2clk.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208382049 "|top_module|adc1_jesd_rcv:adc1|fifo_2clk:fifo1_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_world_align adc1_jesd_rcv:adc1\|line_world_align:gen_lane\[0\].al " "Elaborating entity \"line_world_align\" for hierarchy \"adc1_jesd_rcv:adc1\|line_world_align:gen_lane\[0\].al\"" {  } { { "adc1_jesd_rcv.v" "gen_lane\[0\].al" { Text "F:/project_072_z/adc1_jesd_rcv.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208382075 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 line_world_align.v(49) " "Verilog HDL assignment warning at line_world_align.v(49): truncated value with size 8 to match size of target (2)" {  } { { "line_world_align.v" "" { Text "F:/project_072_z/line_world_align.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208382075 "|top_module|adc1_jesd_rcv:adc1|line_world_align:gen_lane[0].al"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc1_align adc1_jesd_rcv:adc1\|adc1_align:al1 " "Elaborating entity \"adc1_align\" for hierarchy \"adc1_jesd_rcv:adc1\|adc1_align:al1\"" {  } { { "adc1_jesd_rcv.v" "al1" { Text "F:/project_072_z/adc1_jesd_rcv.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208382129 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "datak_tst adc1_align.v(181) " "Verilog HDL or VHDL warning at adc1_align.v(181): object \"datak_tst\" assigned a value but never read" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208382130 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "syncstatus_tst adc1_align.v(182) " "Verilog HDL or VHDL warning at adc1_align.v(182): object \"syncstatus_tst\" assigned a value but never read" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208382130 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_disp0 adc1_align.v(65) " "Verilog HDL or VHDL warning at adc1_align.v(65): object \"error_disp0\" assigned a value but never read" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208382130 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_char0 adc1_align.v(66) " "Verilog HDL or VHDL warning at adc1_align.v(66): object \"error_char0\" assigned a value but never read" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208382130 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adc1_align.v(181) " "Verilog HDL assignment warning at adc1_align.v(181): truncated value with size 32 to match size of target (1)" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208382133 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 adc1_align.v(182) " "Verilog HDL assignment warning at adc1_align.v(182): truncated value with size 4 to match size of target (1)" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208382133 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "elastic_buffer adc1_jesd_rcv:adc1\|adc1_align:al1\|elastic_buffer:elastic0 " "Elaborating entity \"elastic_buffer\" for hierarchy \"adc1_jesd_rcv:adc1\|adc1_align:al1\|elastic_buffer:elastic0\"" {  } { { "adc1_align.v" "elastic0" { Text "F:/project_072_z/adc1_align.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208382160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc1_align adc1_jesd_rcv:adc1\|adc1_align:al2 " "Elaborating entity \"adc1_align\" for hierarchy \"adc1_jesd_rcv:adc1\|adc1_align:al2\"" {  } { { "adc1_jesd_rcv.v" "al2" { Text "F:/project_072_z/adc1_jesd_rcv.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208382175 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "datak_tst adc1_align.v(181) " "Verilog HDL or VHDL warning at adc1_align.v(181): object \"datak_tst\" assigned a value but never read" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208382176 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "syncstatus_tst adc1_align.v(182) " "Verilog HDL or VHDL warning at adc1_align.v(182): object \"syncstatus_tst\" assigned a value but never read" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208382176 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_disp0 adc1_align.v(65) " "Verilog HDL or VHDL warning at adc1_align.v(65): object \"error_disp0\" assigned a value but never read" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208382176 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_char0 adc1_align.v(66) " "Verilog HDL or VHDL warning at adc1_align.v(66): object \"error_char0\" assigned a value but never read" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208382176 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adc1_align.v(181) " "Verilog HDL assignment warning at adc1_align.v(181): truncated value with size 32 to match size of target (1)" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208382179 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 adc1_align.v(182) " "Verilog HDL assignment warning at adc1_align.v(182): truncated value with size 4 to match size of target (1)" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208382179 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jesd204_lmfc adc1_jesd_rcv:adc1\|jesd204_lmfc:lmfc1 " "Elaborating entity \"jesd204_lmfc\" for hierarchy \"adc1_jesd_rcv:adc1\|jesd204_lmfc:lmfc1\"" {  } { { "adc1_jesd_rcv.v" "lmfc1" { Text "F:/project_072_z/adc1_jesd_rcv.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208382218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error_sch error_sch:block_error_adc1 " "Elaborating entity \"error_sch\" for hierarchy \"error_sch:block_error_adc1\"" {  } { { "arria5_tst1.v" "block_error_adc1" { Text "F:/project_072_z/arria5_tst1.v" 1632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208382237 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 error_sch.v(41) " "Verilog HDL assignment warning at error_sch.v(41): truncated value with size 32 to match size of target (16)" {  } { { "error_sch.v" "" { Text "F:/project_072_z/error_sch.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208382238 "|top_module|error_sch:block_error_adc1"}
{ "Warning" "WSGN_SEARCH_FILE" "block_read_spi_v2.v 1 1 " "Using design file block_read_spi_v2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Block_read_spi_v2 " "Found entity 1: Block_read_spi_v2" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208382327 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1582208382327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_error_adc1 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_error_adc1\"" {  } { { "arria5_tst1.v" "spi_error_adc1" { Text "F:/project_072_z/arria5_tst1.v" 1649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208382348 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208382348 "|top_module|Block_read_spi_v2:spi_error_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208382349 "|top_module|Block_read_spi_v2:spi_error_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208382349 "|top_module|Block_read_spi_v2:spi_error_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208382350 "|top_module|Block_read_spi_v2:spi_error_adc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_error_sysref_adc1 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_error_sysref_adc1\"" {  } { { "arria5_tst1.v" "spi_error_sysref_adc1" { Text "F:/project_072_z/arria5_tst1.v" 1653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208382386 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208382386 "|top_module|Block_read_spi_v2:spi_error_sysref_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208382387 "|top_module|Block_read_spi_v2:spi_error_sysref_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208382387 "|top_module|Block_read_spi_v2:spi_error_sysref_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208382388 "|top_module|Block_read_spi_v2:spi_error_sysref_adc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_walign_adc1 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_walign_adc1\"" {  } { { "arria5_tst1.v" "spi_walign_adc1" { Text "F:/project_072_z/arria5_tst1.v" 1657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208382423 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208382423 "|top_module|Block_read_spi_v2:spi_walign_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208382424 "|top_module|Block_read_spi_v2:spi_walign_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208382424 "|top_module|Block_read_spi_v2:spi_walign_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208382425 "|top_module|Block_read_spi_v2:spi_walign_adc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_custom_phy_reg1_adc1 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_custom_phy_reg1_adc1\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg1_adc1" { Text "F:/project_072_z/arria5_tst1.v" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208382449 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208382450 "|top_module|Block_read_spi:spi_custom_phy_reg1_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208382450 "|top_module|Block_read_spi:spi_custom_phy_reg1_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208382451 "|top_module|Block_read_spi:spi_custom_phy_reg1_adc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_custom_phy_reg4_adc1 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_custom_phy_reg4_adc1\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg4_adc1" { Text "F:/project_072_z/arria5_tst1.v" 1672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208382482 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208382482 "|top_module|Block_read_spi_v2:spi_custom_phy_reg4_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208382483 "|top_module|Block_read_spi_v2:spi_custom_phy_reg4_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208382483 "|top_module|Block_read_spi_v2:spi_custom_phy_reg4_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208382485 "|top_module|Block_read_spi_v2:spi_custom_phy_reg4_adc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_custom_phy_reg5_adc1 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_custom_phy_reg5_adc1\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg5_adc1" { Text "F:/project_072_z/arria5_tst1.v" 1675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208382531 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208382531 "|top_module|Block_read_spi_v2:spi_custom_phy_reg5_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208382532 "|top_module|Block_read_spi_v2:spi_custom_phy_reg5_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208382533 "|top_module|Block_read_spi_v2:spi_custom_phy_reg5_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208382534 "|top_module|Block_read_spi_v2:spi_custom_phy_reg5_adc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_custom_phy_reg6_adc1 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_custom_phy_reg6_adc1\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg6_adc1" { Text "F:/project_072_z/arria5_tst1.v" 1689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208382572 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208382572 "|top_module|Block_read_spi:spi_custom_phy_reg6_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208382573 "|top_module|Block_read_spi:spi_custom_phy_reg6_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208382573 "|top_module|Block_read_spi:spi_custom_phy_reg6_adc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_custom_phy_reg7_adc1 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_custom_phy_reg7_adc1\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg7_adc1" { Text "F:/project_072_z/arria5_tst1.v" 1697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208382593 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208382594 "|top_module|Block_read_spi:spi_custom_phy_reg7_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208382594 "|top_module|Block_read_spi:spi_custom_phy_reg7_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208382595 "|top_module|Block_read_spi:spi_custom_phy_reg7_adc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc2_jesd_rcv adc2_jesd_rcv:adc2 " "Elaborating entity \"adc2_jesd_rcv\" for hierarchy \"adc2_jesd_rcv:adc2\"" {  } { { "arria5_tst1.v" "adc2" { Text "F:/project_072_z/arria5_tst1.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208385584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc2_align adc2_jesd_rcv:adc2\|adc2_align:al1 " "Elaborating entity \"adc2_align\" for hierarchy \"adc2_jesd_rcv:adc2\|adc2_align:al1\"" {  } { { "adc2_jesd_rcv.v" "al1" { Text "F:/project_072_z/adc2_jesd_rcv.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208385656 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "datak_tst adc2_align.v(181) " "Verilog HDL or VHDL warning at adc2_align.v(181): object \"datak_tst\" assigned a value but never read" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208385657 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "syncstatus_tst adc2_align.v(182) " "Verilog HDL or VHDL warning at adc2_align.v(182): object \"syncstatus_tst\" assigned a value but never read" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208385657 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_disp0 adc2_align.v(65) " "Verilog HDL or VHDL warning at adc2_align.v(65): object \"error_disp0\" assigned a value but never read" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208385657 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_char0 adc2_align.v(66) " "Verilog HDL or VHDL warning at adc2_align.v(66): object \"error_char0\" assigned a value but never read" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208385657 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adc2_align.v(181) " "Verilog HDL assignment warning at adc2_align.v(181): truncated value with size 32 to match size of target (1)" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208385661 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 adc2_align.v(182) " "Verilog HDL assignment warning at adc2_align.v(182): truncated value with size 4 to match size of target (1)" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208385661 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc2_align adc2_jesd_rcv:adc2\|adc2_align:al2 " "Elaborating entity \"adc2_align\" for hierarchy \"adc2_jesd_rcv:adc2\|adc2_align:al2\"" {  } { { "adc2_jesd_rcv.v" "al2" { Text "F:/project_072_z/adc2_jesd_rcv.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208385695 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "datak_tst adc2_align.v(181) " "Verilog HDL or VHDL warning at adc2_align.v(181): object \"datak_tst\" assigned a value but never read" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208385696 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "syncstatus_tst adc2_align.v(182) " "Verilog HDL or VHDL warning at adc2_align.v(182): object \"syncstatus_tst\" assigned a value but never read" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208385696 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_disp0 adc2_align.v(65) " "Verilog HDL or VHDL warning at adc2_align.v(65): object \"error_disp0\" assigned a value but never read" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208385696 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_char0 adc2_align.v(66) " "Verilog HDL or VHDL warning at adc2_align.v(66): object \"error_char0\" assigned a value but never read" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208385696 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adc2_align.v(181) " "Verilog HDL assignment warning at adc2_align.v(181): truncated value with size 32 to match size of target (1)" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208385699 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 adc2_align.v(182) " "Verilog HDL assignment warning at adc2_align.v(182): truncated value with size 4 to match size of target (1)" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208385699 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_error_adc2 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_error_adc2\"" {  } { { "arria5_tst1.v" "spi_error_adc2" { Text "F:/project_072_z/arria5_tst1.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208385780 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208385781 "|top_module|Block_read_spi_v2:spi_error_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208385782 "|top_module|Block_read_spi_v2:spi_error_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208385782 "|top_module|Block_read_spi_v2:spi_error_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208385783 "|top_module|Block_read_spi_v2:spi_error_adc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_error_sysref_adc2 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_error_sysref_adc2\"" {  } { { "arria5_tst1.v" "spi_error_sysref_adc2" { Text "F:/project_072_z/arria5_tst1.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208385817 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208385818 "|top_module|Block_read_spi_v2:spi_error_sysref_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208385818 "|top_module|Block_read_spi_v2:spi_error_sysref_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208385819 "|top_module|Block_read_spi_v2:spi_error_sysref_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208385819 "|top_module|Block_read_spi_v2:spi_error_sysref_adc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_walign_adc2 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_walign_adc2\"" {  } { { "arria5_tst1.v" "spi_walign_adc2" { Text "F:/project_072_z/arria5_tst1.v" 1825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208385855 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208385855 "|top_module|Block_read_spi_v2:spi_walign_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208385856 "|top_module|Block_read_spi_v2:spi_walign_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208385856 "|top_module|Block_read_spi_v2:spi_walign_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208385857 "|top_module|Block_read_spi_v2:spi_walign_adc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_custom_phy_reg1_adc2 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_custom_phy_reg1_adc2\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg1_adc2" { Text "F:/project_072_z/arria5_tst1.v" 1836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208385881 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208385881 "|top_module|Block_read_spi:spi_custom_phy_reg1_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208385882 "|top_module|Block_read_spi:spi_custom_phy_reg1_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208385882 "|top_module|Block_read_spi:spi_custom_phy_reg1_adc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_custom_phy_reg4_adc2 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_custom_phy_reg4_adc2\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg4_adc2" { Text "F:/project_072_z/arria5_tst1.v" 1840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208385913 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208385914 "|top_module|Block_read_spi_v2:spi_custom_phy_reg4_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208385914 "|top_module|Block_read_spi_v2:spi_custom_phy_reg4_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208385915 "|top_module|Block_read_spi_v2:spi_custom_phy_reg4_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208385917 "|top_module|Block_read_spi_v2:spi_custom_phy_reg4_adc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_custom_phy_reg5_adc2 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_custom_phy_reg5_adc2\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg5_adc2" { Text "F:/project_072_z/arria5_tst1.v" 1843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208385962 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208385962 "|top_module|Block_read_spi_v2:spi_custom_phy_reg5_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208385963 "|top_module|Block_read_spi_v2:spi_custom_phy_reg5_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208385964 "|top_module|Block_read_spi_v2:spi_custom_phy_reg5_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208385965 "|top_module|Block_read_spi_v2:spi_custom_phy_reg5_adc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_custom_phy_reg6_adc2 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_custom_phy_reg6_adc2\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg6_adc2" { Text "F:/project_072_z/arria5_tst1.v" 1857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208386002 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208386002 "|top_module|Block_read_spi:spi_custom_phy_reg6_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208386003 "|top_module|Block_read_spi:spi_custom_phy_reg6_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208386003 "|top_module|Block_read_spi:spi_custom_phy_reg6_adc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_custom_phy_reg7_adc2 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_custom_phy_reg7_adc2\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg7_adc2" { Text "F:/project_072_z/arria5_tst1.v" 1865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208386023 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208386024 "|top_module|Block_read_spi:spi_custom_phy_reg7_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208386024 "|top_module|Block_read_spi:spi_custom_phy_reg7_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208386025 "|top_module|Block_read_spi:spi_custom_phy_reg7_adc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_error_dac1 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_error_dac1\"" {  } { { "arria5_tst1.v" "spi_error_dac1" { Text "F:/project_072_z/arria5_tst1.v" 2085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208386123 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208386124 "|top_module|Block_read_spi_v2:spi_error_dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208386124 "|top_module|Block_read_spi_v2:spi_error_dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208386125 "|top_module|Block_read_spi_v2:spi_error_dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208386125 "|top_module|Block_read_spi_v2:spi_error_dac1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_error_dac2 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_error_dac2\"" {  } { { "arria5_tst1.v" "spi_error_dac2" { Text "F:/project_072_z/arria5_tst1.v" 2089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208386160 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208386161 "|top_module|Block_read_spi_v2:spi_error_dac2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208386161 "|top_module|Block_read_spi_v2:spi_error_dac2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208386162 "|top_module|Block_read_spi_v2:spi_error_dac2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208386163 "|top_module|Block_read_spi_v2:spi_error_dac2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_wr_DDS " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_wr_DDS\"" {  } { { "arria5_tst1.v" "spi_wr_DDS" { Text "F:/project_072_z/arria5_tst1.v" 2103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208386204 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208386205 "|top_module|Block_write_spi:spi_wr_DDS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208386205 "|top_module|Block_write_spi:spi_wr_DDS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208386206 "|top_module|Block_write_spi:spi_wr_DDS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS_48_v1 DDS_48_v1:dds_0 " "Elaborating entity \"DDS_48_v1\" for hierarchy \"DDS_48_v1:dds_0\"" {  } { { "arria5_tst1.v" "dds_0" { Text "F:/project_072_z/arria5_tst1.v" 2139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208386252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS_48_v1_nco_ii_0 DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0 " "Elaborating entity \"DDS_48_v1_nco_ii_0\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\"" {  } { { "DDS_48_v1/synthesis/DDS_48_v1.v" "nco_ii_0" { Text "F:/project_072_z/DDS_48_v1/synthesis/DDS_48_v1.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208386263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_init_pm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cord_init_pm:ci " "Elaborating entity \"cord_init_pm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cord_init_pm:ci\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ci" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208386347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_fs DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cord_fs:cfs " "Elaborating entity \"cord_fs\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cord_fs:cfs\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "cfs" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208386426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_seg_sel DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cord_seg_sel:css " "Elaborating entity \"cord_seg_sel\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cord_seg_sel:css\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "css" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208386505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_fxx DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003 " "Elaborating entity \"asj_nco_fxx\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux003" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208386591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_fxx.v" "acc" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_fxx.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208387604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_fxx.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_fxx.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208387614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc " "Instantiated megafunction \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 48 " "Parameter \"lpm_width\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208387614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208387614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208387614 ""}  } { { "DDS_48_v1/synthesis/submodules/asj_nco_fxx.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_fxx.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582208387614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3qg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3qg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3qg " "Found entity 1: add_sub_3qg" {  } { { "db/add_sub_3qg.tdf" "" { Text "F:/project_072_z/db/add_sub_3qg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208387986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208387986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3qg DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\|add_sub_3qg:auto_generated " "Elaborating entity \"add_sub_3qg\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\|add_sub_3qg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208388007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux000" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208388355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_altqmcpipe.v" "acc" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208388477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_altqmcpipe.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208388486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208388486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 48 " "Parameter \"lpm_width\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208388486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208388486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208388486 ""}  } { { "DDS_48_v1/synthesis/submodules/asj_altqmcpipe.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582208388486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qmh " "Found entity 1: add_sub_qmh" {  } { { "db/add_sub_qmh.tdf" "" { Text "F:/project_072_z/db/add_sub_qmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208388854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208388854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qmh DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_qmh:auto_generated " "Elaborating entity \"add_sub_qmh\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_qmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208388876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux001" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208389220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_dxx:ux002\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux002" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208389300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_apr_dxx DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219 " "Elaborating entity \"asj_nco_apr_dxx\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux0219" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208389382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_pxx DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004 " "Elaborating entity \"asj_nco_pxx\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux004" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208389461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_pxx.v" "acc" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_pxx.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208389572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_pxx.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_pxx.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208389581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc " "Instantiated megafunction \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208389581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208389581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208389581 ""}  } { { "DDS_48_v1/synthesis/submodules/asj_nco_pxx.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_pxx.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582208389581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_upg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_upg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_upg " "Found entity 1: add_sub_upg" {  } { { "db/add_sub_upg.tdf" "" { Text "F:/project_072_z/db/add_sub_upg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208389948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208389948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_upg DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc\|add_sub_upg:auto_generated " "Elaborating entity \"add_sub_upg\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc\|add_sub_upg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208389969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u3" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208390306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\"" {  } { { "DDS_48_v1/synthesis/submodules/cordic_zxor_1p_lpm.v" "u0" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/cordic_zxor_1p_lpm.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208390412 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\"" {  } { { "DDS_48_v1/synthesis/submodules/cordic_zxor_1p_lpm.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/cordic_zxor_1p_lpm.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208390422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Instantiated megafunction \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208390422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208390422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208390422 ""}  } { { "DDS_48_v1/synthesis/submodules/cordic_zxor_1p_lpm.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/cordic_zxor_1p_lpm.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582208390422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hdg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hdg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hdg " "Found entity 1: add_sub_hdg" {  } { { "db/add_sub_hdg.tdf" "" { Text "F:/project_072_z/db/add_sub_hdg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208390792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208390792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hdg DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\|add_sub_hdg:auto_generated " "Elaborating entity \"add_sub_hdg\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\|add_sub_hdg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208390813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u4 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u4\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u4" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208391163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u5" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208391619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u6 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u6\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u6" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208392084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u7 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u7\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u7" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208392508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u8 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u8\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u8" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208392937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u9 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u9\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u9" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208393363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u10 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u10\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u10" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208393787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u11 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u11\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u11" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208394208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u12 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u12\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u12" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208394632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u13 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u13\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u13" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208395088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u14 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u14\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u14" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208395517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u15 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u15\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u15" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208395944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u16 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u16\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u16" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208396373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u17 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u17\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u17" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208396848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u18 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u18\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u18" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208397272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u19 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u19\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u19" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208397734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u20 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u20\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u20" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208398163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u21 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u21\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u21" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208398589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u22 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u22\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u22" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208399019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u23 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u23\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u23" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208399447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u24 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u24\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u24" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208399921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u25 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u25\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u25" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208400375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u26 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u26\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u26" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208400815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u27 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u27\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u27" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208401290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u28 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u28\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u28" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208401728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u29 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u29\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u29" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208402184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u30 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u30\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u30" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208402628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u31 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u31\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u31" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208403069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u32 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u32\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u32" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208403506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u33 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u33\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u33" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208403937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u34 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u34\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u34" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208404366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u35 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u35\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u35" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208404805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u36 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u36\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u36" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208405235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u37 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u37\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u37" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208405670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u38 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u38\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u38" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208406104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u39 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u39\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u39" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208406535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u40 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u40\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u40" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208406965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u41 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u41\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u41" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208407406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u42 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u42\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u42" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208407841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u43 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u43\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u43" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208408289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u44 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u44\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u44" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208408736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u45 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u45\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u45" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208409174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u46 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u46\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u46" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208409620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u47 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u47\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "u47" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208410052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_2c DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cord_2c:cordinv " "Elaborating entity \"cord_2c\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|cord_2c:cordinv\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "cordinv" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208410487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_crd_par DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_crd_par:ux005 " "Elaborating entity \"asj_crd_par\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_crd_par:ux005\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux005" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208410572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dop_reg DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|dop_reg:dop " "Elaborating entity \"dop_reg\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|dop_reg:dop\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "dop" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208410654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux710isdr" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208410733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208412184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_isdr.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208412194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208412195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208412195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208412195 ""}  } { { "DDS_48_v1/synthesis/submodules/asj_nco_isdr.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582208412195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ei " "Found entity 1: cntr_0ei" {  } { { "db/cntr_0ei.tdf" "" { Text "F:/project_072_z/db/cntr_0ei.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208412745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208412745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ei DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_0ei:auto_generated " "Elaborating entity \"cntr_0ei\" for hierarchy \"DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_0ei:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208412767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_align_ila sync_align_ila:sa_ila " "Elaborating entity \"sync_align_ila\" for hierarchy \"sync_align_ila:sa_ila\"" {  } { { "arria5_tst1.v" "sa_ila" { Text "F:/project_072_z/arria5_tst1.v" 2160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208413219 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_lmfc sync_align_ila.v(54) " "Verilog HDL or VHDL warning at sync_align_ila.v(54): object \"flag_lmfc\" assigned a value but never read" {  } { { "sync_align_ila.v" "" { Text "F:/project_072_z/sync_align_ila.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208413220 "|top_module|sync_align_ila:sa_ila"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_lmfc_pred sync_align_ila.v(55) " "Verilog HDL or VHDL warning at sync_align_ila.v(55): object \"flag_lmfc_pred\" assigned a value but never read" {  } { { "sync_align_ila.v" "" { Text "F:/project_072_z/sync_align_ila.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208413220 "|top_module|sync_align_ila:sa_ila"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_SYNC_N sync_align_ila.v(57) " "Verilog HDL or VHDL warning at sync_align_ila.v(57): object \"flag_SYNC_N\" assigned a value but never read" {  } { { "sync_align_ila.v" "" { Text "F:/project_072_z/sync_align_ila.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208413220 "|top_module|sync_align_ila:sa_ila"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sync_align_ila.v(126) " "Verilog HDL assignment warning at sync_align_ila.v(126): truncated value with size 32 to match size of target (8)" {  } { { "sync_align_ila.v" "" { Text "F:/project_072_z/sync_align_ila.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208413222 "|top_module|sync_align_ila:sa_ila"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sync_align_ila.v(148) " "Verilog HDL assignment warning at sync_align_ila.v(148): truncated value with size 32 to match size of target (8)" {  } { { "sync_align_ila.v" "" { Text "F:/project_072_z/sync_align_ila.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208413222 "|top_module|sync_align_ila:sa_ila"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sync_align_ila.v(170) " "Verilog HDL assignment warning at sync_align_ila.v(170): truncated value with size 32 to match size of target (8)" {  } { { "sync_align_ila.v" "" { Text "F:/project_072_z/sync_align_ila.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208413223 "|top_module|sync_align_ila:sa_ila"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sync_align_ila.v(193) " "Verilog HDL assignment warning at sync_align_ila.v(193): truncated value with size 32 to match size of target (8)" {  } { { "sync_align_ila.v" "" { Text "F:/project_072_z/sync_align_ila.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208413223 "|top_module|sync_align_ila:sa_ila"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sync_align_ila.v(269) " "Verilog HDL assignment warning at sync_align_ila.v(269): truncated value with size 32 to match size of target (8)" {  } { { "sync_align_ila.v" "" { Text "F:/project_072_z/sync_align_ila.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208413226 "|top_module|sync_align_ila:sa_ila"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_phy_dac custom_phy_dac:dac1 " "Elaborating entity \"custom_phy_dac\" for hierarchy \"custom_phy_dac:dac1\"" {  } { { "arria5_tst1.v" "dac1" { Text "F:/project_072_z/arria5_tst1.v" 2183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208413269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_custom custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst " "Elaborating entity \"altera_xcvr_custom\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\"" {  } { { "custom_phy_dac.v" "custom_phy_dac_inst" { Text "F:/project_072_z/custom_phy_dac.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208413419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_custom_nr custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5 " "Elaborating entity \"av_xcvr_custom_nr\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\"" {  } { { "custom_phy_dac/altera_xcvr_custom.sv" "A5" { Text "F:/project_072_z/custom_phy_dac/altera_xcvr_custom.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208413489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_custom_native custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core " "Elaborating entity \"av_xcvr_custom_native\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\"" {  } { { "custom_phy_dac/av_xcvr_custom_nr.sv" "transceiver_core" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_nr.sv" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208414037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_plls custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls " "Elaborating entity \"av_xcvr_plls\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\"" {  } { { "custom_phy_dac/av_xcvr_custom_native.sv" "gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_native.sv" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208414961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_reconfig_bundle_to_xcvr custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|av_reconfig_bundle_to_xcvr:pll\[0\].avmm.av_reconfig_bundle_to_xcvr_inst " "Elaborating entity \"av_reconfig_bundle_to_xcvr\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|av_reconfig_bundle_to_xcvr:pll\[0\].avmm.av_reconfig_bundle_to_xcvr_inst\"" {  } { { "custom_phy_dac/av_xcvr_plls.sv" "pll\[0\].avmm.av_reconfig_bundle_to_xcvr_inst" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_plls.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208417240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm_csr custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst " "Elaborating entity \"av_xcvr_avmm_csr\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst\"" {  } { { "custom_phy_dac/av_xcvr_plls.sv" "pll\[0\].avmm.av_xcvr_avmm_csr_inst" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_plls.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208417320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst\"" {  } { { "custom_phy_dac/av_xcvr_avmm_csr.sv" "gen_status_reg_pll.alt_xcvr_resync_inst" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_avmm_csr.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208417367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_native custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst " "Elaborating entity \"av_xcvr_native\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\"" {  } { { "custom_phy_dac/av_xcvr_custom_native.sv" "gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_native.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208417494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pma custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma " "Elaborating entity \"av_pma\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\"" {  } { { "custom_phy_dac/av_xcvr_native.sv" "inst_av_pma" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_native.sv" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208417765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_tx_pma custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma " "Elaborating entity \"av_tx_pma\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\"" {  } { { "custom_phy_dac/av_pma.sv" "av_tx_pma" { Text "F:/project_072_z/custom_phy_dac/av_pma.sv" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208418005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_tx_pma_ch custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst " "Elaborating entity \"av_tx_pma_ch\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\"" {  } { { "custom_phy_dac/av_tx_pma.sv" "tx_pma_insts\[0\].av_tx_pma_ch_inst" { Text "F:/project_072_z/custom_phy_dac/av_tx_pma.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208418747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs " "Elaborating entity \"av_pcs\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\"" {  } { { "custom_phy_dac/av_xcvr_native.sv" "inst_av_pcs" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_native.sv" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208419070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs_ch custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch " "Elaborating entity \"av_pcs_ch\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\"" {  } { { "custom_phy_dac/av_pcs.sv" "ch\[0\].inst_av_pcs_ch" { Text "F:/project_072_z/custom_phy_dac/av_pcs.sv" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208419164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_tx_pcs_pma_interface_rbc custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface " "Elaborating entity \"av_hssi_tx_pcs_pma_interface_rbc\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface\"" {  } { { "custom_phy_dac/av_pcs_ch.sv" "inst_av_hssi_tx_pcs_pma_interface" { Text "F:/project_072_z/custom_phy_dac/av_pcs_ch.sv" 2053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208419282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_tx_pcs_rbc custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs " "Elaborating entity \"av_hssi_8g_tx_pcs_rbc\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\"" {  } { { "custom_phy_dac/av_pcs_ch.sv" "inst_av_hssi_8g_tx_pcs" { Text "F:/project_072_z/custom_phy_dac/av_pcs_ch.sv" 2252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208419511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_tx_pld_pcs_interface_rbc custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface " "Elaborating entity \"av_hssi_tx_pld_pcs_interface_rbc\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\"" {  } { { "custom_phy_dac/av_pcs_ch.sv" "inst_av_hssi_tx_pld_pcs_interface" { Text "F:/project_072_z/custom_phy_dac/av_pcs_ch.sv" 2495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208420636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm " "Elaborating entity \"av_xcvr_avmm\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\"" {  } { { "custom_phy_dac/av_xcvr_native.sv" "inst_av_xcvr_avmm" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_native.sv" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208420998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm_csr custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst " "Elaborating entity \"av_xcvr_avmm_csr\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\"" {  } { { "custom_phy_dac/av_xcvr_avmm.sv" "avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_avmm.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208421400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_reconfig_bundle_merger custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst " "Elaborating entity \"sv_reconfig_bundle_merger\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst\"" {  } { { "custom_phy_dac/av_xcvr_custom_native.sv" "av_reconfig_bundle_merger_inst" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_native.sv" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208422261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_data_adapter custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_data_adapter:av_xcvr_data_adapter_inst " "Elaborating entity \"av_xcvr_data_adapter\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_data_adapter:av_xcvr_data_adapter_inst\"" {  } { { "custom_phy_dac/av_xcvr_custom_native.sv" "av_xcvr_data_adapter_inst" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_native.sv" 863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208422375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_csr_common custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_common:csr " "Elaborating entity \"alt_xcvr_csr_common\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_common:csr\"" {  } { { "custom_phy_dac/av_xcvr_custom_nr.sv" "csr" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_nr.sv" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208422471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_wait_generate custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_wait_generate:top_wait " "Elaborating entity \"altera_wait_generate\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_wait_generate:top_wait\"" {  } { { "custom_phy_dac/av_xcvr_custom_nr.sv" "top_wait" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_nr.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208422561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_wait_generate:top_wait\|alt_xcvr_resync:rst_sync " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_wait_generate:top_wait\|alt_xcvr_resync:rst_sync\"" {  } { { "custom_phy_dac/altera_wait_generate.v" "rst_sync" { Text "F:/project_072_z/custom_phy_dac/altera_wait_generate.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208422601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_csr_pcs8g custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs " "Elaborating entity \"alt_xcvr_csr_pcs8g\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\"" {  } { { "custom_phy_dac/av_xcvr_custom_nr.sv" "csr_pcs" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_nr.sv" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208422690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_write_mux custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_invpolarity " "Elaborating entity \"csr_indexed_write_mux\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_invpolarity\"" {  } { { "custom_phy_dac/alt_xcvr_csr_pcs8g.sv" "wmux_tx_invpolarity" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_pcs8g.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208422766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_invpolarity\|csr_mux:o_narrow " "Elaborating entity \"csr_mux\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_invpolarity\|csr_mux:o_narrow\"" {  } { { "custom_phy_dac/alt_xcvr_csr_selector.sv" "o_narrow" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_selector.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208422804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_write_mux custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect " "Elaborating entity \"csr_indexed_write_mux\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect\"" {  } { { "custom_phy_dac/alt_xcvr_csr_pcs8g.sv" "wmux_tx_bitslipboundaryselect" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_pcs8g.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208422888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect\|csr_mux:o_narrow " "Elaborating entity \"csr_mux\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect\|csr_mux:o_narrow\"" {  } { { "custom_phy_dac/alt_xcvr_csr_selector.sv" "o_narrow" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_selector.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208422929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_patterndetect " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_patterndetect\"" {  } { { "custom_phy_dac/alt_xcvr_csr_pcs8g.sv" "mux_rx_patterndetect" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_pcs8g.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208423432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_patterndetect\|csr_mux:o_narrow " "Elaborating entity \"csr_mux\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_patterndetect\|csr_mux:o_narrow\"" {  } { { "custom_phy_dac/alt_xcvr_csr_selector.sv" "o_narrow" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_selector.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208423477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_phase_comp_fifo_error " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_phase_comp_fifo_error\"" {  } { { "custom_phy_dac/alt_xcvr_csr_pcs8g.sv" "mux_rx_phase_comp_fifo_error" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_pcs8g.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208423836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_bitslipboundaryselectout " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_bitslipboundaryselectout\"" {  } { { "custom_phy_dac/alt_xcvr_csr_pcs8g.sv" "mux_rx_bitslipboundaryselectout" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_pcs8g.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208423938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_reset_control custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller " "Elaborating entity \"altera_xcvr_reset_control\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\"" {  } { { "custom_phy_dac/av_xcvr_custom_nr.sv" "gen_embedded_reset.reset_controller" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_nr.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208424206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown\"" {  } { { "custom_phy_dac/altera_xcvr_reset_control.sv" "g_pll.counter_pll_powerdown" { Text "F:/project_072_z/custom_phy_dac/altera_xcvr_reset_control.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208424256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_resync:g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_resync:g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy\"" {  } { { "custom_phy_dac/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy" { Text "F:/project_072_z/custom_phy_dac/altera_xcvr_reset_control.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208424330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset\"" {  } { { "custom_phy_dac/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset" { Text "F:/project_072_z/custom_phy_dac/altera_xcvr_reset_control.sv" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208424396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_ready " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_ready\"" {  } { { "custom_phy_dac/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.counter_tx_ready" { Text "F:/project_072_z/custom_phy_dac/altera_xcvr_reset_control.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208424468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_custom_phy_dac1 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_custom_phy_dac1\"" {  } { { "arria5_tst1.v" "spi_custom_phy_dac1" { Text "F:/project_072_z/arria5_tst1.v" 2201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208424653 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208424654 "|top_module|Block_read_spi:spi_custom_phy_dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208424654 "|top_module|Block_read_spi:spi_custom_phy_dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208424655 "|top_module|Block_read_spi:spi_custom_phy_dac1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_wr_custom_phy_dac1 " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_wr_custom_phy_dac1\"" {  } { { "arria5_tst1.v" "spi_wr_custom_phy_dac1" { Text "F:/project_072_z/arria5_tst1.v" 2207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208424683 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208424683 "|top_module|Block_write_spi:spi_wr_custom_phy_dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208424684 "|top_module|Block_write_spi:spi_wr_custom_phy_dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208424684 "|top_module|Block_write_spi:spi_wr_custom_phy_dac1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_error_dac1_D2 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_error_dac1_D2\"" {  } { { "arria5_tst1.v" "spi_error_dac1_D2" { Text "F:/project_072_z/arria5_tst1.v" 2274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208424756 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208424756 "|top_module|Block_read_spi_v2:spi_error_dac1_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208424757 "|top_module|Block_read_spi_v2:spi_error_dac1_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208424757 "|top_module|Block_read_spi_v2:spi_error_dac1_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208424758 "|top_module|Block_read_spi_v2:spi_error_dac1_D2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_error_dac2_D2 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_error_dac2_D2\"" {  } { { "arria5_tst1.v" "spi_error_dac2_D2" { Text "F:/project_072_z/arria5_tst1.v" 2278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208424795 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208424795 "|top_module|Block_read_spi_v2:spi_error_dac2_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208424796 "|top_module|Block_read_spi_v2:spi_error_dac2_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208424796 "|top_module|Block_read_spi_v2:spi_error_dac2_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208424797 "|top_module|Block_read_spi_v2:spi_error_dac2_D2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_custom_phy_dac2_D2 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_custom_phy_dac2_D2\"" {  } { { "arria5_tst1.v" "spi_custom_phy_dac2_D2" { Text "F:/project_072_z/arria5_tst1.v" 2378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208448275 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208448276 "|top_module|Block_read_spi:spi_custom_phy_dac2_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208448277 "|top_module|Block_read_spi:spi_custom_phy_dac2_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208448277 "|top_module|Block_read_spi:spi_custom_phy_dac2_D2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_wr_custom_phy_dac1_D2 " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_wr_custom_phy_dac1_D2\"" {  } { { "arria5_tst1.v" "spi_wr_custom_phy_dac1_D2" { Text "F:/project_072_z/arria5_tst1.v" 2383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208448304 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208448304 "|top_module|Block_write_spi:spi_wr_custom_phy_dac1_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208448305 "|top_module|Block_write_spi:spi_wr_custom_phy_dac1_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208448305 "|top_module|Block_write_spi:spi_wr_custom_phy_dac1_D2"}
{ "Warning" "WSGN_SEARCH_FILE" "eth_1g_top.v 1 1 " "Using design file eth_1g_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eth_1g_top " "Found entity 1: eth_1g_top" {  } { { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208448407 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1582208448407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked_125 eth_1g_top.v(105) " "Verilog HDL Implicit Net warning at eth_1g_top.v(105): created implicit net for \"locked_125\"" {  } { { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208448408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_1g_top eth_1g_top:eth1 " "Elaborating entity \"eth_1g_top\" for hierarchy \"eth_1g_top:eth1\"" {  } { { "arria5_tst1.v" "eth1" { Text "F:/project_072_z/arria5_tst1.v" 2453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208448428 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "my_mac eth_1g_top.v(467) " "Verilog HDL or VHDL warning at eth_1g_top.v(467): object \"my_mac\" assigned a value but never read" {  } { { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 467 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208448429 "|top_module|eth_1g_top:eth1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clr_fifo_125_0_t eth_1g_top.v(569) " "Verilog HDL or VHDL warning at eth_1g_top.v(569): object \"clr_fifo_125_0_t\" assigned a value but never read" {  } { { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 569 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208448429 "|top_module|eth_1g_top:eth1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clr_fifo_125_1_t eth_1g_top.v(570) " "Verilog HDL or VHDL warning at eth_1g_top.v(570): object \"clr_fifo_125_1_t\" assigned a value but never read" {  } { { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 570 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208448429 "|top_module|eth_1g_top:eth1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clr_fifo_wclk_0 eth_1g_top.v(572) " "Verilog HDL or VHDL warning at eth_1g_top.v(572): object \"clr_fifo_wclk_0\" assigned a value but never read" {  } { { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 572 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208448430 "|top_module|eth_1g_top:eth1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clr_fifo_wclk_1 eth_1g_top.v(573) " "Verilog HDL or VHDL warning at eth_1g_top.v(573): object \"clr_fifo_wclk_1\" assigned a value but never read" {  } { { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 573 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208448430 "|top_module|eth_1g_top:eth1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clr_fifo_wclk_0_t eth_1g_top.v(574) " "Verilog HDL or VHDL warning at eth_1g_top.v(574): object \"clr_fifo_wclk_0_t\" assigned a value but never read" {  } { { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 574 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208448430 "|top_module|eth_1g_top:eth1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clr_fifo_wclk_1_t eth_1g_top.v(575) " "Verilog HDL or VHDL warning at eth_1g_top.v(575): object \"clr_fifo_wclk_1_t\" assigned a value but never read" {  } { { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 575 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208448430 "|top_module|eth_1g_top:eth1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_test eth_1g_top.v(612) " "Verilog HDL or VHDL warning at eth_1g_top.v(612): object \"data_test\" assigned a value but never read" {  } { { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 612 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208448430 "|top_module|eth_1g_top:eth1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "d_gen eth_1g_top.v(613) " "Verilog HDL warning at eth_1g_top.v(613): object d_gen used but never assigned" {  } { { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 613 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1582208448430 "|top_module|eth_1g_top:eth1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_rst eth_1g_top:eth1\|mac_rst:mrst1 " "Elaborating entity \"mac_rst\" for hierarchy \"eth_1g_top:eth1\|mac_rst:mrst1\"" {  } { { "eth_1g_top.v" "mrst1" { Text "F:/project_072_z/eth_1g_top.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208448506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi_mac eth_1g_top:eth1\|Block_write_spi_mac:spi_wr_data_MAC_my " "Elaborating entity \"Block_write_spi_mac\" for hierarchy \"eth_1g_top:eth1\|Block_write_spi_mac:spi_wr_data_MAC_my\"" {  } { { "eth_1g_top.v" "spi_wr_data_MAC_my" { Text "F:/project_072_z/eth_1g_top.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208448527 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(77) " "Verilog HDL assignment warning at Block_write_spi_mac.v(77): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208448528 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_MAC_my"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(95) " "Verilog HDL assignment warning at Block_write_spi_mac.v(95): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208448528 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_MAC_my"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Block_write_spi_mac.v(112) " "Verilog HDL assignment warning at Block_write_spi_mac.v(112): truncated value with size 2 to match size of target (1)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208448530 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_MAC_my"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi_mac eth_1g_top:eth1\|Block_write_spi_mac:spi_wr_data_PORT_my " "Elaborating entity \"Block_write_spi_mac\" for hierarchy \"eth_1g_top:eth1\|Block_write_spi_mac:spi_wr_data_PORT_my\"" {  } { { "eth_1g_top.v" "spi_wr_data_PORT_my" { Text "F:/project_072_z/eth_1g_top.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208448568 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(77) " "Verilog HDL assignment warning at Block_write_spi_mac.v(77): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208448569 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_PORT_my"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(95) " "Verilog HDL assignment warning at Block_write_spi_mac.v(95): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208448569 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_PORT_my"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Block_write_spi_mac.v(112) " "Verilog HDL assignment warning at Block_write_spi_mac.v(112): truncated value with size 2 to match size of target (1)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208448571 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_PORT_my"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi_mac eth_1g_top:eth1\|Block_write_spi_mac:spi_wr_data_IP_my " "Elaborating entity \"Block_write_spi_mac\" for hierarchy \"eth_1g_top:eth1\|Block_write_spi_mac:spi_wr_data_IP_my\"" {  } { { "eth_1g_top.v" "spi_wr_data_IP_my" { Text "F:/project_072_z/eth_1g_top.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208448604 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(77) " "Verilog HDL assignment warning at Block_write_spi_mac.v(77): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208448605 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_IP_my"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(95) " "Verilog HDL assignment warning at Block_write_spi_mac.v(95): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208448606 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_IP_my"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Block_write_spi_mac.v(112) " "Verilog HDL assignment warning at Block_write_spi_mac.v(112): truncated value with size 2 to match size of target (1)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208448608 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_IP_my"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_mac eth_1g_top:eth1\|Block_read_spi_mac:spi_rd_stat_mem1 " "Elaborating entity \"Block_read_spi_mac\" for hierarchy \"eth_1g_top:eth1\|Block_read_spi_mac:spi_rd_stat_mem1\"" {  } { { "eth_1g_top.v" "spi_rd_stat_mem1" { Text "F:/project_072_z/eth_1g_top.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208448654 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi_mac.v(29) " "Verilog HDL or VHDL warning at Block_read_spi_mac.v(29): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208448655 "|top_module|eth_1g_top:eth1|Block_read_spi_mac:spi_rd_stat_mem1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi_mac.v(61) " "Verilog HDL assignment warning at Block_read_spi_mac.v(61): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208448655 "|top_module|eth_1g_top:eth1|Block_read_spi_mac:spi_rd_stat_mem1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi_mac.v(88) " "Verilog HDL assignment warning at Block_read_spi_mac.v(88): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208448656 "|top_module|eth_1g_top:eth1|Block_read_spi_mac:spi_rd_stat_mem1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 Block_read_spi_mac.v(97) " "Verilog HDL assignment warning at Block_read_spi_mac.v(97): truncated value with size 4 to match size of target (1)" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208448658 "|top_module|eth_1g_top:eth1|Block_read_spi_mac:spi_rd_stat_mem1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_mac eth_1g_top:eth1\|Block_read_spi_mac:spi_rd_data_mem1 " "Elaborating entity \"Block_read_spi_mac\" for hierarchy \"eth_1g_top:eth1\|Block_read_spi_mac:spi_rd_data_mem1\"" {  } { { "eth_1g_top.v" "spi_rd_data_mem1" { Text "F:/project_072_z/eth_1g_top.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208448692 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi_mac.v(29) " "Verilog HDL or VHDL warning at Block_read_spi_mac.v(29): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208448692 "|top_module|eth_1g_top:eth1|Block_read_spi_mac:spi_rd_data_mem1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi_mac.v(61) " "Verilog HDL assignment warning at Block_read_spi_mac.v(61): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208448693 "|top_module|eth_1g_top:eth1|Block_read_spi_mac:spi_rd_data_mem1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi_mac.v(88) " "Verilog HDL assignment warning at Block_read_spi_mac.v(88): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208448693 "|top_module|eth_1g_top:eth1|Block_read_spi_mac:spi_rd_data_mem1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 Block_read_spi_mac.v(97) " "Verilog HDL assignment warning at Block_read_spi_mac.v(97): truncated value with size 4 to match size of target (1)" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208448695 "|top_module|eth_1g_top:eth1|Block_read_spi_mac:spi_rd_data_mem1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi_mac eth_1g_top:eth1\|Block_write_spi_mac:spi_wr_data_adr_mem1 " "Elaborating entity \"Block_write_spi_mac\" for hierarchy \"eth_1g_top:eth1\|Block_write_spi_mac:spi_wr_data_adr_mem1\"" {  } { { "eth_1g_top.v" "spi_wr_data_adr_mem1" { Text "F:/project_072_z/eth_1g_top.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208448725 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Block_write_spi_mac.v(66) " "Verilog HDL assignment warning at Block_write_spi_mac.v(66): truncated value with size 32 to match size of target (16)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208448725 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_adr_mem1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(77) " "Verilog HDL assignment warning at Block_write_spi_mac.v(77): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208448726 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_adr_mem1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(95) " "Verilog HDL assignment warning at Block_write_spi_mac.v(95): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208448726 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_adr_mem1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Block_write_spi_mac.v(112) " "Verilog HDL assignment warning at Block_write_spi_mac.v(112): truncated value with size 2 to match size of target (1)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208448727 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_adr_mem1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem1 eth_1g_top:eth1\|mem1:mem1_inst " "Elaborating entity \"mem1\" for hierarchy \"eth_1g_top:eth1\|mem1:mem1_inst\"" {  } { { "eth_1g_top.v" "mem1_inst" { Text "F:/project_072_z/eth_1g_top.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208448765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram eth_1g_top:eth1\|mem1:mem1_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"eth_1g_top:eth1\|mem1:mem1_inst\|altsyncram:altsyncram_component\"" {  } { { "mem1.v" "altsyncram_component" { Text "F:/project_072_z/mem1.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208450009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eth_1g_top:eth1\|mem1:mem1_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"eth_1g_top:eth1\|mem1:mem1_inst\|altsyncram:altsyncram_component\"" {  } { { "mem1.v" "" { Text "F:/project_072_z/mem1.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208450021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eth_1g_top:eth1\|mem1:mem1_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"eth_1g_top:eth1\|mem1:mem1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208450021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208450021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208450021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208450021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208450021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria V " "Parameter \"intended_device_family\" = \"Arria V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208450021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208450021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208450021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208450021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208450021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208450021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208450021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208450021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208450021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208450021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208450021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208450021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208450021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208450021 ""}  } { { "mem1.v" "" { Text "F:/project_072_z/mem1.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582208450021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ot1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ot1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ot1 " "Found entity 1: altsyncram_0ot1" {  } { { "db/altsyncram_0ot1.tdf" "" { Text "F:/project_072_z/db/altsyncram_0ot1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208450463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208450463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ot1 eth_1g_top:eth1\|mem1:mem1_inst\|altsyncram:altsyncram_component\|altsyncram_0ot1:auto_generated " "Elaborating entity \"altsyncram_0ot1\" for hierarchy \"eth_1g_top:eth1\|mem1:mem1_inst\|altsyncram:altsyncram_component\|altsyncram_0ot1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208450493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_reciver eth_1g_top:eth1\|udp_reciver:udp_rcv1 " "Elaborating entity \"udp_reciver\" for hierarchy \"eth_1g_top:eth1\|udp_reciver:udp_rcv1\"" {  } { { "eth_1g_top.v" "udp_rcv1" { Text "F:/project_072_z/eth_1g_top.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208450888 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adr_spi_sch udp_reciver.v(157) " "Verilog HDL or VHDL warning at udp_reciver.v(157): object \"adr_spi_sch\" assigned a value but never read" {  } { { "udp_reciver.v" "" { Text "F:/project_072_z/udp_reciver.v" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208450889 "|top_module|eth_1g_top:eth1|udp_reciver:udp_rcv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_data_delay udp_reciver.v(163) " "Verilog HDL or VHDL warning at udp_reciver.v(163): object \"reg_data_delay\" assigned a value but never read" {  } { { "udp_reciver.v" "" { Text "F:/project_072_z/udp_reciver.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208450889 "|top_module|eth_1g_top:eth1|udp_reciver:udp_rcv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_frame_type udp_reciver.v(172) " "Verilog HDL or VHDL warning at udp_reciver.v(172): object \"reg_frame_type\" assigned a value but never read" {  } { { "udp_reciver.v" "" { Text "F:/project_072_z/udp_reciver.v" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208450890 "|top_module|eth_1g_top:eth1|udp_reciver:udp_rcv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FLAG_IP_our udp_reciver.v(182) " "Verilog HDL or VHDL warning at udp_reciver.v(182): object \"FLAG_IP_our\" assigned a value but never read" {  } { { "udp_reciver.v" "" { Text "F:/project_072_z/udp_reciver.v" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208450890 "|top_module|eth_1g_top:eth1|udp_reciver:udp_rcv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "source_port udp_reciver.v(193) " "Verilog HDL or VHDL warning at udp_reciver.v(193): object \"source_port\" assigned a value but never read" {  } { { "udp_reciver.v" "" { Text "F:/project_072_z/udp_reciver.v" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208450890 "|top_module|eth_1g_top:eth1|udp_reciver:udp_rcv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "udp_length udp_reciver.v(195) " "Verilog HDL or VHDL warning at udp_reciver.v(195): object \"udp_length\" assigned a value but never read" {  } { { "udp_reciver.v" "" { Text "F:/project_072_z/udp_reciver.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208450890 "|top_module|eth_1g_top:eth1|udp_reciver:udp_rcv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "udp_checksum udp_reciver.v(196) " "Verilog HDL or VHDL warning at udp_reciver.v(196): object \"udp_checksum\" assigned a value but never read" {  } { { "udp_reciver.v" "" { Text "F:/project_072_z/udp_reciver.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208450890 "|top_module|eth_1g_top:eth1|udp_reciver:udp_rcv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "udp_sdram_wr_rd udp_reciver.v(197) " "Verilog HDL or VHDL warning at udp_reciver.v(197): object \"udp_sdram_wr_rd\" assigned a value but never read" {  } { { "udp_reciver.v" "" { Text "F:/project_072_z/udp_reciver.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208450890 "|top_module|eth_1g_top:eth1|udp_reciver:udp_rcv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 udp_reciver.v(294) " "Verilog HDL assignment warning at udp_reciver.v(294): truncated value with size 32 to match size of target (11)" {  } { { "udp_reciver.v" "" { Text "F:/project_072_z/udp_reciver.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208450894 "|top_module|eth_1g_top:eth1|udp_reciver:udp_rcv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 udp_reciver.v(339) " "Verilog HDL assignment warning at udp_reciver.v(339): truncated value with size 32 to match size of target (11)" {  } { { "udp_reciver.v" "" { Text "F:/project_072_z/udp_reciver.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208450895 "|top_module|eth_1g_top:eth1|udp_reciver:udp_rcv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 udp_reciver.v(348) " "Verilog HDL assignment warning at udp_reciver.v(348): truncated value with size 32 to match size of target (16)" {  } { { "udp_reciver.v" "" { Text "F:/project_072_z/udp_reciver.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208450895 "|top_module|eth_1g_top:eth1|udp_reciver:udp_rcv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 udp_reciver.v(415) " "Verilog HDL assignment warning at udp_reciver.v(415): truncated value with size 32 to match size of target (16)" {  } { { "udp_reciver.v" "" { Text "F:/project_072_z/udp_reciver.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208450898 "|top_module|eth_1g_top:eth1|udp_reciver:udp_rcv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi_mac eth_1g_top:eth1\|Block_write_spi_mac:spi_wr_data_UDP_MAC0 " "Elaborating entity \"Block_write_spi_mac\" for hierarchy \"eth_1g_top:eth1\|Block_write_spi_mac:spi_wr_data_UDP_MAC0\"" {  } { { "eth_1g_top.v" "spi_wr_data_UDP_MAC0" { Text "F:/project_072_z/eth_1g_top.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208451012 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(66) " "Verilog HDL assignment warning at Block_write_spi_mac.v(66): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208451013 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_UDP_MAC0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(77) " "Verilog HDL assignment warning at Block_write_spi_mac.v(77): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208451014 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_UDP_MAC0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(95) " "Verilog HDL assignment warning at Block_write_spi_mac.v(95): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208451014 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_UDP_MAC0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Block_write_spi_mac.v(112) " "Verilog HDL assignment warning at Block_write_spi_mac.v(112): truncated value with size 2 to match size of target (1)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208451015 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_UDP_MAC0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_packet_rcv eth_1g_top:eth1\|udp_packet_rcv:rcv1 " "Elaborating entity \"udp_packet_rcv\" for hierarchy \"eth_1g_top:eth1\|udp_packet_rcv:rcv1\"" {  } { { "eth_1g_top.v" "rcv1" { Text "F:/project_072_z/eth_1g_top.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208451552 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 udp_packet_rcv.v(55) " "Verilog HDL assignment warning at udp_packet_rcv.v(55): truncated value with size 16 to match size of target (11)" {  } { { "udp_packet_rcv.v" "" { Text "F:/project_072_z/udp_packet_rcv.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208451553 "|top_module|eth_1g_top:eth1|udp_packet_rcv:rcv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 udp_packet_rcv.v(75) " "Verilog HDL assignment warning at udp_packet_rcv.v(75): truncated value with size 32 to match size of target (16)" {  } { { "udp_packet_rcv.v" "" { Text "F:/project_072_z/udp_packet_rcv.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208451553 "|top_module|eth_1g_top:eth1|udp_packet_rcv:rcv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 udp_packet_rcv.v(76) " "Verilog HDL assignment warning at udp_packet_rcv.v(76): truncated value with size 32 to match size of target (16)" {  } { { "udp_packet_rcv.v" "" { Text "F:/project_072_z/udp_packet_rcv.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208451553 "|top_module|eth_1g_top:eth1|udp_packet_rcv:rcv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi_mac eth_1g_top:eth1\|Block_write_spi_mac:spi_wr_adr_mem2 " "Elaborating entity \"Block_write_spi_mac\" for hierarchy \"eth_1g_top:eth1\|Block_write_spi_mac:spi_wr_adr_mem2\"" {  } { { "eth_1g_top.v" "spi_wr_adr_mem2" { Text "F:/project_072_z/eth_1g_top.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208451571 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Block_write_spi_mac.v(66) " "Verilog HDL assignment warning at Block_write_spi_mac.v(66): truncated value with size 32 to match size of target (16)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208451572 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_adr_mem2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(77) " "Verilog HDL assignment warning at Block_write_spi_mac.v(77): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208451572 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_adr_mem2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(95) " "Verilog HDL assignment warning at Block_write_spi_mac.v(95): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208451572 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_adr_mem2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Block_write_spi_mac.v(112) " "Verilog HDL assignment warning at Block_write_spi_mac.v(112): truncated value with size 2 to match size of target (1)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208451573 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_adr_mem2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_mac eth_1g_top:eth1\|Block_read_spi_mac:spi_rd_data_mem2 " "Elaborating entity \"Block_read_spi_mac\" for hierarchy \"eth_1g_top:eth1\|Block_read_spi_mac:spi_rd_data_mem2\"" {  } { { "eth_1g_top.v" "spi_rd_data_mem2" { Text "F:/project_072_z/eth_1g_top.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208451600 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi_mac.v(29) " "Verilog HDL or VHDL warning at Block_read_spi_mac.v(29): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208451600 "|top_module|eth_1g_top:eth1|Block_read_spi_mac:spi_rd_data_mem2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi_mac.v(61) " "Verilog HDL assignment warning at Block_read_spi_mac.v(61): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208451601 "|top_module|eth_1g_top:eth1|Block_read_spi_mac:spi_rd_data_mem2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi_mac.v(88) " "Verilog HDL assignment warning at Block_read_spi_mac.v(88): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208451601 "|top_module|eth_1g_top:eth1|Block_read_spi_mac:spi_rd_data_mem2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 Block_read_spi_mac.v(97) " "Verilog HDL assignment warning at Block_read_spi_mac.v(97): truncated value with size 4 to match size of target (1)" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208451602 "|top_module|eth_1g_top:eth1|Block_read_spi_mac:spi_rd_data_mem2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi_mac eth_1g_top:eth1\|Block_write_spi_mac:spi_wr_adr_mem3 " "Elaborating entity \"Block_write_spi_mac\" for hierarchy \"eth_1g_top:eth1\|Block_write_spi_mac:spi_wr_adr_mem3\"" {  } { { "eth_1g_top.v" "spi_wr_adr_mem3" { Text "F:/project_072_z/eth_1g_top.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208451631 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Block_write_spi_mac.v(66) " "Verilog HDL assignment warning at Block_write_spi_mac.v(66): truncated value with size 32 to match size of target (16)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208451632 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_adr_mem3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(77) " "Verilog HDL assignment warning at Block_write_spi_mac.v(77): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208451632 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_adr_mem3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(95) " "Verilog HDL assignment warning at Block_write_spi_mac.v(95): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208451633 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_adr_mem3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Block_write_spi_mac.v(112) " "Verilog HDL assignment warning at Block_write_spi_mac.v(112): truncated value with size 2 to match size of target (1)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208451634 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_adr_mem3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi_mac eth_1g_top:eth1\|Block_write_spi_mac:spi_wr_data_mem3 " "Elaborating entity \"Block_write_spi_mac\" for hierarchy \"eth_1g_top:eth1\|Block_write_spi_mac:spi_wr_data_mem3\"" {  } { { "eth_1g_top.v" "spi_wr_data_mem3" { Text "F:/project_072_z/eth_1g_top.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208451660 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(77) " "Verilog HDL assignment warning at Block_write_spi_mac.v(77): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208451661 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_mem3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(95) " "Verilog HDL assignment warning at Block_write_spi_mac.v(95): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208451661 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_mem3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Block_write_spi_mac.v(112) " "Verilog HDL assignment warning at Block_write_spi_mac.v(112): truncated value with size 2 to match size of target (1)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208451662 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_mem3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi_mac eth_1g_top:eth1\|Block_write_spi_mac:spi_wr_crc_mem3 " "Elaborating entity \"Block_write_spi_mac\" for hierarchy \"eth_1g_top:eth1\|Block_write_spi_mac:spi_wr_crc_mem3\"" {  } { { "eth_1g_top.v" "spi_wr_crc_mem3" { Text "F:/project_072_z/eth_1g_top.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208451694 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(77) " "Verilog HDL assignment warning at Block_write_spi_mac.v(77): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208451695 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_crc_mem3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(95) " "Verilog HDL assignment warning at Block_write_spi_mac.v(95): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208451696 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_crc_mem3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Block_write_spi_mac.v(112) " "Verilog HDL assignment warning at Block_write_spi_mac.v(112): truncated value with size 2 to match size of target (1)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208451698 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_crc_mem3"}
{ "Warning" "WSGN_SEARCH_FILE" "mk_to_udp_sender.v 1 1 " "Using design file mk_to_udp_sender.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mk_to_udp_sender " "Found entity 1: mk_to_udp_sender" {  } { { "mk_to_udp_sender.v" "" { Text "F:/project_072_z/mk_to_udp_sender.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208452306 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1582208452306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mk_to_udp_sender eth_1g_top:eth1\|mk_to_udp_sender:udp_send2 " "Elaborating entity \"mk_to_udp_sender\" for hierarchy \"eth_1g_top:eth1\|mk_to_udp_sender:udp_send2\"" {  } { { "eth_1g_top.v" "udp_send2" { Text "F:/project_072_z/eth_1g_top.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208452327 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "crc_reg mk_to_udp_sender.v(79) " "Verilog HDL or VHDL warning at mk_to_udp_sender.v(79): object \"crc_reg\" assigned a value but never read" {  } { { "mk_to_udp_sender.v" "" { Text "F:/project_072_z/mk_to_udp_sender.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208452328 "|top_module|eth_1g_top:eth1|mk_to_udp_sender:udp_send2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Identification mk_to_udp_sender.v(91) " "Verilog HDL or VHDL warning at mk_to_udp_sender.v(91): object \"Identification\" assigned a value but never read" {  } { { "mk_to_udp_sender.v" "" { Text "F:/project_072_z/mk_to_udp_sender.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208452328 "|top_module|eth_1g_top:eth1|mk_to_udp_sender:udp_send2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mk_to_udp_sender.v(117) " "Verilog HDL assignment warning at mk_to_udp_sender.v(117): truncated value with size 32 to match size of target (16)" {  } { { "mk_to_udp_sender.v" "" { Text "F:/project_072_z/mk_to_udp_sender.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208452329 "|top_module|eth_1g_top:eth1|mk_to_udp_sender:udp_send2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 mk_to_udp_sender.v(125) " "Verilog HDL assignment warning at mk_to_udp_sender.v(125): truncated value with size 16 to match size of target (11)" {  } { { "mk_to_udp_sender.v" "" { Text "F:/project_072_z/mk_to_udp_sender.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208452330 "|top_module|eth_1g_top:eth1|mk_to_udp_sender:udp_send2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mk_to_udp_sender.v(135) " "Verilog HDL assignment warning at mk_to_udp_sender.v(135): truncated value with size 32 to match size of target (16)" {  } { { "mk_to_udp_sender.v" "" { Text "F:/project_072_z/mk_to_udp_sender.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208452330 "|top_module|eth_1g_top:eth1|mk_to_udp_sender:udp_send2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mk_to_udp_sender.v(137) " "Verilog HDL assignment warning at mk_to_udp_sender.v(137): truncated value with size 32 to match size of target (16)" {  } { { "mk_to_udp_sender.v" "" { Text "F:/project_072_z/mk_to_udp_sender.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208452330 "|top_module|eth_1g_top:eth1|mk_to_udp_sender:udp_send2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mk_to_udp_sender.v(138) " "Verilog HDL assignment warning at mk_to_udp_sender.v(138): truncated value with size 32 to match size of target (16)" {  } { { "mk_to_udp_sender.v" "" { Text "F:/project_072_z/mk_to_udp_sender.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208452330 "|top_module|eth_1g_top:eth1|mk_to_udp_sender:udp_send2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mk_to_udp_sender.v(215) " "Verilog HDL assignment warning at mk_to_udp_sender.v(215): truncated value with size 32 to match size of target (16)" {  } { { "mk_to_udp_sender.v" "" { Text "F:/project_072_z/mk_to_udp_sender.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208452331 "|top_module|eth_1g_top:eth1|mk_to_udp_sender:udp_send2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mk_to_udp_sender.v(233) " "Verilog HDL assignment warning at mk_to_udp_sender.v(233): truncated value with size 32 to match size of target (16)" {  } { { "mk_to_udp_sender.v" "" { Text "F:/project_072_z/mk_to_udp_sender.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208452332 "|top_module|eth_1g_top:eth1|mk_to_udp_sender:udp_send2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx_err mk_to_udp_sender.v(41) " "Output port \"tx_err\" at mk_to_udp_sender.v(41) has no driver" {  } { { "mk_to_udp_sender.v" "" { Text "F:/project_072_z/mk_to_udp_sender.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582208452343 "|top_module|eth_1g_top:eth1|mk_to_udp_sender:udp_send2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx_crc_fwd mk_to_udp_sender.v(43) " "Output port \"tx_crc_fwd\" at mk_to_udp_sender.v(43) has no driver" {  } { { "mk_to_udp_sender.v" "" { Text "F:/project_072_z/mk_to_udp_sender.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582208452343 "|top_module|eth_1g_top:eth1|mk_to_udp_sender:udp_send2"}
{ "Warning" "WSGN_SEARCH_FILE" "udp_arbitr_3.v 1 1 " "Using design file udp_arbitr_3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 udp_arbitr_3 " "Found entity 1: udp_arbitr_3" {  } { { "udp_arbitr_3.v" "" { Text "F:/project_072_z/udp_arbitr_3.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208452503 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1582208452503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_arbitr_3 eth_1g_top:eth1\|udp_arbitr_3:ar1 " "Elaborating entity \"udp_arbitr_3\" for hierarchy \"eth_1g_top:eth1\|udp_arbitr_3:ar1\"" {  } { { "eth_1g_top.v" "ar1" { Text "F:/project_072_z/eth_1g_top.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208452523 ""}
{ "Warning" "WSGN_SEARCH_FILE" "time_control.v 1 1 " "Using design file time_control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 time_control " "Found entity 1: time_control" {  } { { "time_control.v" "" { Text "F:/project_072_z/time_control.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208452612 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1582208452612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_control eth_1g_top:eth1\|time_control:time1 " "Elaborating entity \"time_control\" for hierarchy \"eth_1g_top:eth1\|time_control:time1\"" {  } { { "eth_1g_top.v" "time1" { Text "F:/project_072_z/eth_1g_top.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208452632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_sender eth_1g_top:eth1\|udp_sender:udp1 " "Elaborating entity \"udp_sender\" for hierarchy \"eth_1g_top:eth1\|udp_sender:udp1\"" {  } { { "eth_1g_top.v" "udp1" { Text "F:/project_072_z/eth_1g_top.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208452664 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Identification udp_sender.v(94) " "Verilog HDL or VHDL warning at udp_sender.v(94): object \"Identification\" assigned a value but never read" {  } { { "udp_sender.v" "" { Text "F:/project_072_z/udp_sender.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208452665 "|top_module|eth_1g_top:eth1|udp_sender:udp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 udp_sender.v(118) " "Verilog HDL assignment warning at udp_sender.v(118): truncated value with size 32 to match size of target (16)" {  } { { "udp_sender.v" "" { Text "F:/project_072_z/udp_sender.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208452666 "|top_module|eth_1g_top:eth1|udp_sender:udp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 udp_sender.v(126) " "Verilog HDL assignment warning at udp_sender.v(126): truncated value with size 16 to match size of target (11)" {  } { { "udp_sender.v" "" { Text "F:/project_072_z/udp_sender.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208452666 "|top_module|eth_1g_top:eth1|udp_sender:udp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 udp_sender.v(136) " "Verilog HDL assignment warning at udp_sender.v(136): truncated value with size 32 to match size of target (16)" {  } { { "udp_sender.v" "" { Text "F:/project_072_z/udp_sender.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208452666 "|top_module|eth_1g_top:eth1|udp_sender:udp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 udp_sender.v(138) " "Verilog HDL assignment warning at udp_sender.v(138): truncated value with size 32 to match size of target (16)" {  } { { "udp_sender.v" "" { Text "F:/project_072_z/udp_sender.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208452667 "|top_module|eth_1g_top:eth1|udp_sender:udp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 udp_sender.v(139) " "Verilog HDL assignment warning at udp_sender.v(139): truncated value with size 32 to match size of target (16)" {  } { { "udp_sender.v" "" { Text "F:/project_072_z/udp_sender.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208452667 "|top_module|eth_1g_top:eth1|udp_sender:udp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 udp_sender.v(226) " "Verilog HDL assignment warning at udp_sender.v(226): truncated value with size 32 to match size of target (16)" {  } { { "udp_sender.v" "" { Text "F:/project_072_z/udp_sender.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208452668 "|top_module|eth_1g_top:eth1|udp_sender:udp1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx_err udp_sender.v(44) " "Output port \"tx_err\" at udp_sender.v(44) has no driver" {  } { { "udp_sender.v" "" { Text "F:/project_072_z/udp_sender.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582208452677 "|top_module|eth_1g_top:eth1|udp_sender:udp1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx_crc_fwd udp_sender.v(46) " "Output port \"tx_crc_fwd\" at udp_sender.v(46) has no driver" {  } { { "udp_sender.v" "" { Text "F:/project_072_z/udp_sender.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582208452677 "|top_module|eth_1g_top:eth1|udp_sender:udp1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram4 eth_1g_top:eth1\|ram4:ram4_inst " "Elaborating entity \"ram4\" for hierarchy \"eth_1g_top:eth1\|ram4:ram4_inst\"" {  } { { "eth_1g_top.v" "ram4_inst" { Text "F:/project_072_z/eth_1g_top.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208452775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_form eth_1g_top:eth1\|crc_form:crc1 " "Elaborating entity \"crc_form\" for hierarchy \"eth_1g_top:eth1\|crc_form:crc1\"" {  } { { "eth_1g_top.v" "crc1" { Text "F:/project_072_z/eth_1g_top.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208453265 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_buf_reg crc_form.v(86) " "Verilog HDL or VHDL warning at crc_form.v(86): object \"time_buf_reg\" assigned a value but never read" {  } { { "crc_form.v" "" { Text "F:/project_072_z/crc_form.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208453266 "|top_module|eth_1g_top:eth1|crc_form:crc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adr_ram_reg crc_form.v(89) " "Verilog HDL or VHDL warning at crc_form.v(89): object \"adr_ram_reg\" assigned a value but never read" {  } { { "crc_form.v" "" { Text "F:/project_072_z/crc_form.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208453266 "|top_module|eth_1g_top:eth1|crc_form:crc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 crc_form.v(103) " "Verilog HDL assignment warning at crc_form.v(103): truncated value with size 32 to match size of target (16)" {  } { { "crc_form.v" "" { Text "F:/project_072_z/crc_form.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208453267 "|top_module|eth_1g_top:eth1|crc_form:crc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 crc_form.v(106) " "Verilog HDL assignment warning at crc_form.v(106): truncated value with size 16 to match size of target (11)" {  } { { "crc_form.v" "" { Text "F:/project_072_z/crc_form.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208453267 "|top_module|eth_1g_top:eth1|crc_form:crc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 crc_form.v(180) " "Verilog HDL assignment warning at crc_form.v(180): truncated value with size 32 to match size of target (16)" {  } { { "crc_form.v" "" { Text "F:/project_072_z/crc_form.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208453268 "|top_module|eth_1g_top:eth1|crc_form:crc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 crc_form.v(202) " "Verilog HDL assignment warning at crc_form.v(202): truncated value with size 32 to match size of target (16)" {  } { { "crc_form.v" "" { Text "F:/project_072_z/crc_form.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208453268 "|top_module|eth_1g_top:eth1|crc_form:crc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 crc_form.v(224) " "Verilog HDL assignment warning at crc_form.v(224): truncated value with size 32 to match size of target (16)" {  } { { "crc_form.v" "" { Text "F:/project_072_z/crc_form.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208453270 "|top_module|eth_1g_top:eth1|crc_form:crc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_to_125 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0 " "Elaborating entity \"fifo_to_125\" for hierarchy \"eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\"" {  } { { "eth_1g_top.v" "fifo_to_125_0" { Text "F:/project_072_z/eth_1g_top.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208453358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\"" {  } { { "fifo_to_125.v" "dcfifo_component" { Text "F:/project_072_z/fifo_to_125.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208455237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\"" {  } { { "fifo_to_125.v" "" { Text "F:/project_072_z/fifo_to_125.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208455246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component " "Instantiated megafunction \"eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria V " "Parameter \"intended_device_family\" = \"Arria V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208455246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208455246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208455246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208455246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208455246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208455246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208455246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208455246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208455246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208455246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208455246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208455246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208455246 ""}  } { { "fifo_to_125.v" "" { Text "F:/project_072_z/fifo_to_125.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582208455246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_7hq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_7hq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_7hq1 " "Found entity 1: dcfifo_7hq1" {  } { { "db/dcfifo_7hq1.tdf" "" { Text "F:/project_072_z/db/dcfifo_7hq1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208455817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208455817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_7hq1 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated " "Elaborating entity \"dcfifo_7hq1\" for hierarchy \"eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208455847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_q3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_q3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_q3b " "Found entity 1: a_gray2bin_q3b" {  } { { "db/a_gray2bin_q3b.tdf" "" { Text "F:/project_072_z/db/a_gray2bin_q3b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208455915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208455915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_q3b eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_gray2bin_q3b:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_q3b\" for hierarchy \"eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_gray2bin_q3b:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_7hq1.tdf" "rdptr_g_gray2bin" { Text "F:/project_072_z/db/dcfifo_7hq1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208455985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_po6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_po6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_po6 " "Found entity 1: a_graycounter_po6" {  } { { "db/a_graycounter_po6.tdf" "" { Text "F:/project_072_z/db/a_graycounter_po6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208456157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208456157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_po6 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_po6:rdptr_g1p " "Elaborating entity \"a_graycounter_po6\" for hierarchy \"eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_po6:rdptr_g1p\"" {  } { { "db/dcfifo_7hq1.tdf" "rdptr_g1p" { Text "F:/project_072_z/db/dcfifo_7hq1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208456227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_l6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_l6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_l6c " "Found entity 1: a_graycounter_l6c" {  } { { "db/a_graycounter_l6c.tdf" "" { Text "F:/project_072_z/db/a_graycounter_l6c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208456324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208456324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_l6c eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p " "Elaborating entity \"a_graycounter_l6c\" for hierarchy \"eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\"" {  } { { "db/dcfifo_7hq1.tdf" "wrptr_g1p" { Text "F:/project_072_z/db/dcfifo_7hq1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208456395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6vc1 " "Found entity 1: altsyncram_6vc1" {  } { { "db/altsyncram_6vc1.tdf" "" { Text "F:/project_072_z/db/altsyncram_6vc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208456500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208456500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6vc1 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|altsyncram_6vc1:fifo_ram " "Elaborating entity \"altsyncram_6vc1\" for hierarchy \"eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|altsyncram_6vc1:fifo_ram\"" {  } { { "db/dcfifo_7hq1.tdf" "fifo_ram" { Text "F:/project_072_z/db/dcfifo_7hq1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208456571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "F:/project_072_z/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208456648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208456648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_7hq1.tdf" "rdaclr" { Text "F:/project_072_z/db/dcfifo_7hq1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208456718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "F:/project_072_z/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208456779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208456779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_7hq1.tdf" "rs_brp" { Text "F:/project_072_z/db/dcfifo_7hq1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208456847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "F:/project_072_z/db/alt_synch_pipe_cpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208456986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208456986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\"" {  } { { "db/dcfifo_7hq1.tdf" "rs_dgwp" { Text "F:/project_072_z/db/dcfifo_7hq1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208457056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "F:/project_072_z/db/dffpipe_ue9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208457117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208457117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\|dffpipe_ue9:dffpipe3 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\|dffpipe_ue9:dffpipe3\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe3" { Text "F:/project_072_z/db/alt_synch_pipe_cpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208457200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "F:/project_072_z/db/alt_synch_pipe_8pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208457262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208457262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|alt_synch_pipe_8pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|alt_synch_pipe_8pl:ws_dgrp\"" {  } { { "db/dcfifo_7hq1.tdf" "ws_dgrp" { Text "F:/project_072_z/db/dcfifo_7hq1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208457332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "F:/project_072_z/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208457392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208457392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|alt_synch_pipe_8pl:ws_dgrp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|alt_synch_pipe_8pl:ws_dgrp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "F:/project_072_z/db/alt_synch_pipe_8pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208457473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vn5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vn5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vn5 " "Found entity 1: cmpr_vn5" {  } { { "db/cmpr_vn5.tdf" "" { Text "F:/project_072_z/db/cmpr_vn5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208457571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208457571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vn5 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|cmpr_vn5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_vn5\" for hierarchy \"eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|cmpr_vn5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_7hq1.tdf" "rdempty_eq_comp1_lsb" { Text "F:/project_072_z/db/dcfifo_7hq1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208457641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_bp5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_bp5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_bp5 " "Found entity 1: cmpr_bp5" {  } { { "db/cmpr_bp5.tdf" "" { Text "F:/project_072_z/db/cmpr_bp5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208457964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208457964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_bp5 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|cmpr_bp5:rdfull_eq_comp " "Elaborating entity \"cmpr_bp5\" for hierarchy \"eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|cmpr_bp5:rdfull_eq_comp\"" {  } { { "db/dcfifo_7hq1.tdf" "rdfull_eq_comp" { Text "F:/project_072_z/db/dcfifo_7hq1.tdf" 95 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208458035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7k7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7k7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7k7 " "Found entity 1: mux_7k7" {  } { { "db/mux_7k7.tdf" "" { Text "F:/project_072_z/db/mux_7k7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208458428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208458428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7k7 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|mux_7k7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_7k7\" for hierarchy \"eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|mux_7k7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_7hq1.tdf" "rdemp_eq_comp_lsb_mux" { Text "F:/project_072_z/db/dcfifo_7hq1.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208458501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp_sender eth_1g_top:eth1\|arp_sender:arp1 " "Elaborating entity \"arp_sender\" for hierarchy \"eth_1g_top:eth1\|arp_sender:arp1\"" {  } { { "eth_1g_top.v" "arp1" { Text "F:/project_072_z/eth_1g_top.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208462729 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sch arp_sender.v(102) " "Verilog HDL or VHDL warning at arp_sender.v(102): object \"sch\" assigned a value but never read" {  } { { "arp_sender.v" "" { Text "F:/project_072_z/arp_sender.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208462731 "|top_module|eth_1g_top:eth1|arp_sender:arp1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Total_length arp_sender.v(109) " "Verilog HDL or VHDL warning at arp_sender.v(109): object \"Total_length\" assigned a value but never read" {  } { { "arp_sender.v" "" { Text "F:/project_072_z/arp_sender.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208462731 "|top_module|eth_1g_top:eth1|arp_sender:arp1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Total_length_z2 arp_sender.v(111) " "Verilog HDL or VHDL warning at arp_sender.v(111): object \"Total_length_z2\" assigned a value but never read" {  } { { "arp_sender.v" "" { Text "F:/project_072_z/arp_sender.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208462731 "|top_module|eth_1g_top:eth1|arp_sender:arp1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cc3 arp_sender.v(130) " "Verilog HDL or VHDL warning at arp_sender.v(130): object \"cc3\" assigned a value but never read" {  } { { "arp_sender.v" "" { Text "F:/project_072_z/arp_sender.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208462731 "|top_module|eth_1g_top:eth1|arp_sender:arp1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cc4 arp_sender.v(131) " "Verilog HDL or VHDL warning at arp_sender.v(131): object \"cc4\" assigned a value but never read" {  } { { "arp_sender.v" "" { Text "F:/project_072_z/arp_sender.v" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208462731 "|top_module|eth_1g_top:eth1|arp_sender:arp1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cc5 arp_sender.v(132) " "Verilog HDL or VHDL warning at arp_sender.v(132): object \"cc5\" assigned a value but never read" {  } { { "arp_sender.v" "" { Text "F:/project_072_z/arp_sender.v" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208462732 "|top_module|eth_1g_top:eth1|arp_sender:arp1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Length arp_sender.v(139) " "Verilog HDL or VHDL warning at arp_sender.v(139): object \"Length\" assigned a value but never read" {  } { { "arp_sender.v" "" { Text "F:/project_072_z/arp_sender.v" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208462732 "|top_module|eth_1g_top:eth1|arp_sender:arp1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_message arp_sender.v(150) " "Verilog HDL or VHDL warning at arp_sender.v(150): object \"reg_message\" assigned a value but never read" {  } { { "arp_sender.v" "" { Text "F:/project_072_z/arp_sender.v" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208462732 "|top_module|eth_1g_top:eth1|arp_sender:arp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 arp_sender.v(178) " "Verilog HDL assignment warning at arp_sender.v(178): truncated value with size 32 to match size of target (16)" {  } { { "arp_sender.v" "" { Text "F:/project_072_z/arp_sender.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208462733 "|top_module|eth_1g_top:eth1|arp_sender:arp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 arp_sender.v(187) " "Verilog HDL assignment warning at arp_sender.v(187): truncated value with size 32 to match size of target (16)" {  } { { "arp_sender.v" "" { Text "F:/project_072_z/arp_sender.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208462733 "|top_module|eth_1g_top:eth1|arp_sender:arp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 arp_sender.v(188) " "Verilog HDL assignment warning at arp_sender.v(188): truncated value with size 32 to match size of target (16)" {  } { { "arp_sender.v" "" { Text "F:/project_072_z/arp_sender.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208462733 "|top_module|eth_1g_top:eth1|arp_sender:arp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 arp_sender.v(277) " "Verilog HDL assignment warning at arp_sender.v(277): truncated value with size 33 to match size of target (32)" {  } { { "arp_sender.v" "" { Text "F:/project_072_z/arp_sender.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208462734 "|top_module|eth_1g_top:eth1|arp_sender:arp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 arp_sender.v(377) " "Verilog HDL assignment warning at arp_sender.v(377): truncated value with size 32 to match size of target (11)" {  } { { "arp_sender.v" "" { Text "F:/project_072_z/arp_sender.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208462736 "|top_module|eth_1g_top:eth1|arp_sender:arp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 arp_sender.v(385) " "Verilog HDL assignment warning at arp_sender.v(385): truncated value with size 32 to match size of target (11)" {  } { { "arp_sender.v" "" { Text "F:/project_072_z/arp_sender.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208462736 "|top_module|eth_1g_top:eth1|arp_sender:arp1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx_err arp_sender.v(59) " "Output port \"tx_err\" at arp_sender.v(59) has no driver" {  } { { "arp_sender.v" "" { Text "F:/project_072_z/arp_sender.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582208462754 "|top_module|eth_1g_top:eth1|arp_sender:arp1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx_crc_fwd arp_sender.v(61) " "Output port \"tx_crc_fwd\" at arp_sender.v(61) has no driver" {  } { { "arp_sender.v" "" { Text "F:/project_072_z/arp_sender.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582208462754 "|top_module|eth_1g_top:eth1|arp_sender:arp1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth1_0002 eth_1g_top:eth1\|eth1_0002:eth_full1_inst " "Elaborating entity \"eth1_0002\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\"" {  } { { "eth_1g_top.v" "eth_full1_inst" { Text "F:/project_072_z/eth_1g_top.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208462908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_mac eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac " "Elaborating entity \"altera_eth_tse_mac\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\"" {  } { { "eth1/eth1_0002.v" "i_tse_mac" { Text "F:/project_072_z/eth1/eth1_0002.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208463109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_reset_synchronizer eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0 " "Elaborating entity \"altera_tse_reset_synchronizer\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\"" {  } { { "eth1/altera_eth_tse_mac.v" "reset_sync_0" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208463199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_control eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL " "Elaborating entity \"altera_tse_mac_control\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\"" {  } { { "eth1/altera_eth_tse_mac.v" "U_MAC_CONTROL" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208463387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_register_map eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG " "Elaborating entity \"altera_tse_register_map\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\"" {  } { { "eth1/altera_tse_mac_control.v" "U_REG" { Text "F:/project_072_z/eth1/altera_tse_mac_control.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208463513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\"" {  } { { "eth1/altera_tse_register_map.v" "U_SYNC_1" { Text "F:/project_072_z/eth1/altera_tse_register_map.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208463707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\|altera_std_synchronizer_nocut:std_sync_no_cut " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\|altera_std_synchronizer_nocut:std_sync_no_cut\"" {  } { { "eth1/altera_eth_tse_std_synchronizer.v" "std_sync_no_cut" { Text "F:/project_072_z/eth1/altera_eth_tse_std_synchronizer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208463742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_EXCESS_COL " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_EXCESS_COL\"" {  } { { "eth1/altera_tse_register_map.v" "U_EXCESS_COL" { Text "F:/project_072_z/eth1/altera_tse_register_map.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208464201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\"" {  } { { "eth1/altera_tse_register_map.v" "U_SYNC_6" { Text "F:/project_072_z/eth1/altera_tse_register_map.v" 1574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208464691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_counter_cntl eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT " "Elaborating entity \"altera_tse_rx_counter_cntl\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\"" {  } { { "eth1/altera_tse_register_map.v" "U_RXCNT" { Text "F:/project_072_z/eth1/altera_tse_register_map.v" 1794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208465836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "eth1/altera_tse_rx_counter_cntl.v" "U_SYNC_1" { Text "F:/project_072_z/eth1/altera_tse_rx_counter_cntl.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208465934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_16x32 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_16x32\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\"" {  } { { "eth1/altera_tse_rx_counter_cntl.v" "CNT_ARRAY_1" { Text "F:/project_072_z/eth1/altera_tse_rx_counter_cntl.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208466964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "eth1/altera_tse_dpram_16x32.v" "altsyncram_component" { Text "F:/project_072_z/eth1/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208467112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "eth1/altera_tse_dpram_16x32.v" "" { Text "F:/project_072_z/eth1/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208467125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208467125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208467125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208467125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208467125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208467125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208467125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208467125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208467125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208467125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208467125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208467125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208467125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208467125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208467125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208467125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208467125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208467125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208467125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208467125 ""}  } { { "eth1/altera_tse_dpram_16x32.v" "" { Text "F:/project_072_z/eth1/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582208467125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6qr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6qr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6qr1 " "Found entity 1: altsyncram_6qr1" {  } { { "db/altsyncram_6qr1.tdf" "" { Text "F:/project_072_z/db/altsyncram_6qr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208467592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208467592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6qr1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_6qr1:auto_generated " "Elaborating entity \"altsyncram_6qr1\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_6qr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208467626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_counter_cntl eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT " "Elaborating entity \"altera_tse_tx_counter_cntl\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\"" {  } { { "eth1/altera_tse_register_map.v" "U_TXCNT" { Text "F:/project_072_z/eth1/altera_tse_register_map.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208468684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_8x32 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_8x32\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\"" {  } { { "eth1/altera_tse_tx_counter_cntl.v" "U_ARRAY_1" { Text "F:/project_072_z/eth1/altera_tse_tx_counter_cntl.v" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208468820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "eth1/altera_tse_dpram_8x32.v" "altsyncram_component" { Text "F:/project_072_z/eth1/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208468965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "eth1/altera_tse_dpram_8x32.v" "" { Text "F:/project_072_z/eth1/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208468980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208468980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208468980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208468980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208468980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208468980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208468980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208468980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208468980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208468980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208468980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208468980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208468980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208468980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208468980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208468980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208468980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208468980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208468980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208468980 ""}  } { { "eth1/altera_tse_dpram_8x32.v" "" { Text "F:/project_072_z/eth1/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582208468980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6nr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6nr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6nr1 " "Found entity 1: altsyncram_6nr1" {  } { { "db/altsyncram_6nr1.tdf" "" { Text "F:/project_072_z/db/altsyncram_6nr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208469455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208469455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6nr1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_6nr1:auto_generated " "Elaborating entity \"altsyncram_6nr1\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_6nr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208469489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\"" {  } { { "eth1/altera_tse_register_map.v" "U_SYNC_8" { Text "F:/project_072_z/eth1/altera_tse_register_map.v" 1923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208470673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_host_control eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL " "Elaborating entity \"altera_tse_host_control\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\"" {  } { { "eth1/altera_tse_mac_control.v" "U_CTRL" { Text "F:/project_072_z/eth1/altera_tse_mac_control.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208470932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo_10_100_1000 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP " "Elaborating entity \"altera_tse_top_w_fifo_10_100_1000\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\"" {  } { { "eth1/altera_eth_tse_mac.v" "U_MAC_TOP" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.v" 1267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208471191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clk_cntl eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT " "Elaborating entity \"altera_tse_clk_cntl\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\"" {  } { { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "U_CLKCT" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208471324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_rx_if eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX " "Elaborating entity \"altera_tse_mii_rx_if\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX\"" {  } { { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "U_MRX" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208471576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_tx_if eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX " "Elaborating entity \"altera_tse_mii_tx_if\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX\"" {  } { { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "U_MTX" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208471722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gmii_io eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF " "Elaborating entity \"altera_tse_gmii_io\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF\"" {  } { { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "U_GMIF" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208471921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC " "Elaborating entity \"altera_tse_top_w_fifo\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\"" {  } { { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "U_MAC" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208472238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_1geth eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH " "Elaborating entity \"altera_tse_top_1geth\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\"" {  } { { "eth1/altera_tse_top_w_fifo.v" "U_GETH" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208472362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_stat_extract eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT " "Elaborating entity \"altera_tse_rx_stat_extract\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT\"" {  } { { "eth1/altera_tse_top_1geth.v" "U_RXSTAT" { Text "F:/project_072_z/eth1/altera_tse_top_1geth.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208472487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_rx eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX " "Elaborating entity \"altera_tse_mac_rx\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\"" {  } { { "eth1/altera_tse_top_1geth.v" "U_RX" { Text "F:/project_072_z/eth1/altera_tse_top_1geth.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208472701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_hashing eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_hashing:U_HSH " "Elaborating entity \"altera_tse_hashing\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_hashing:U_HSH\"" {  } { { "eth1/altera_tse_mac_rx.v" "U_HSH" { Text "F:/project_072_z/eth1/altera_tse_mac_rx.v" 1509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208473496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_hashing:U_HSH\|altera_tse_altsyncram_dpm_fifo:U_LUT " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_hashing:U_HSH\|altera_tse_altsyncram_dpm_fifo:U_LUT\"" {  } { { "eth1/altera_tse_hashing.v" "U_LUT" { Text "F:/project_072_z/eth1/altera_tse_hashing.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208473616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_hashing:U_HSH\|altera_tse_altsyncram_dpm_fifo:U_LUT\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_hashing:U_HSH\|altera_tse_altsyncram_dpm_fifo:U_LUT\|altsyncram:altsyncram_component\"" {  } { { "eth1/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208473762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_hashing:U_HSH\|altera_tse_altsyncram_dpm_fifo:U_LUT\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_hashing:U_HSH\|altera_tse_altsyncram_dpm_fifo:U_LUT\|altsyncram:altsyncram_component\"" {  } { { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208473776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_hashing:U_HSH\|altera_tse_altsyncram_dpm_fifo:U_LUT\|altsyncram:altsyncram_component " "Instantiated megafunction \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_hashing:U_HSH\|altera_tse_altsyncram_dpm_fifo:U_LUT\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208473776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208473776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208473776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208473776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208473776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208473776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208473776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208473776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208473776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208473776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208473776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208473776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208473776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208473776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208473776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208473776 ""}  } { { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582208473776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lmn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lmn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lmn1 " "Found entity 1: altsyncram_lmn1" {  } { { "db/altsyncram_lmn1.tdf" "" { Text "F:/project_072_z/db/altsyncram_lmn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208474243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208474243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lmn1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_hashing:U_HSH\|altera_tse_altsyncram_dpm_fifo:U_LUT\|altsyncram:altsyncram_component\|altsyncram_lmn1:auto_generated " "Elaborating entity \"altsyncram_lmn1\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_hashing:U_HSH\|altera_tse_altsyncram_dpm_fifo:U_LUT\|altsyncram:altsyncram_component\|altsyncram_lmn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208474274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328checker eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC " "Elaborating entity \"altera_tse_crc328checker\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\"" {  } { { "eth1/altera_tse_mac_rx.v" "U_CRC" { Text "F:/project_072_z/eth1/altera_tse_mac_rx.v" 2758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208474808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32galois8 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS " "Elaborating entity \"altera_tse_crc32galois8\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS\"" {  } { { "eth1/altera_tse_crc328checker.v" "U_GALS" { Text "F:/project_072_z/eth1/altera_tse_crc328checker.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208474919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altshifttaps eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS " "Elaborating entity \"altera_tse_altshifttaps\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\"" {  } { { "eth1/altera_tse_mac_rx.v" "U_SHIFTTAPS" { Text "F:/project_072_z/eth1/altera_tse_mac_rx.v" 3207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208475050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_stat_extract eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT " "Elaborating entity \"altera_tse_tx_stat_extract\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT\"" {  } { { "eth1/altera_tse_top_1geth.v" "U_TXSTAT" { Text "F:/project_072_z/eth1/altera_tse_top_1geth.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208475184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_tx eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX " "Elaborating entity \"altera_tse_mac_tx\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\"" {  } { { "eth1/altera_tse_top_1geth.v" "U_TX" { Text "F:/project_072_z/eth1/altera_tse_top_1geth.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208475321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\"" {  } { { "eth1/altera_tse_mac_tx.v" "U_SYNC_3" { Text "F:/project_072_z/eth1/altera_tse_mac_tx.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208475544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328generator eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC " "Elaborating entity \"altera_tse_crc328generator\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\"" {  } { { "eth1/altera_tse_mac_tx.v" "U_CRC" { Text "F:/project_072_z/eth1/altera_tse_mac_tx.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208475930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32ctl8 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL " "Elaborating entity \"altera_tse_crc32ctl8\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL\"" {  } { { "eth1/altera_tse_crc328generator.v" "U_CTL" { Text "F:/project_072_z/eth1/altera_tse_crc328generator.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208476103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_min_ff eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF " "Elaborating entity \"altera_tse_rx_min_ff\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\"" {  } { { "eth1/altera_tse_top_w_fifo.v" "U_RXFF" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208476249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\"" {  } { { "eth1/altera_tse_rx_min_ff.v" "U_SYNC_2" { Text "F:/project_072_z/eth1/altera_tse_rx_min_ff.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208476403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\"" {  } { { "eth1/altera_tse_rx_min_ff.v" "RX_DATA" { Text "F:/project_072_z/eth1/altera_tse_rx_min_ff.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208478103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "eth1/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "F:/project_072_z/eth1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208478226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "eth1/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208478328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208478341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208478341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208478341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208478341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208478341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208478341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208478341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208478341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208478341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208478341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208478341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208478341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208478341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208478341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 40 " "Parameter \"width_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208478341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 40 " "Parameter \"width_b\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208478341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208478341 ""}  } { { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582208478341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r2o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r2o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r2o1 " "Found entity 1: altsyncram_r2o1" {  } { { "db/altsyncram_r2o1.tdf" "" { Text "F:/project_072_z/db/altsyncram_r2o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208478809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208478809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r2o1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_r2o1:auto_generated " "Elaborating entity \"altsyncram_r2o1\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_r2o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208478842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\"" {  } { { "eth1/altera_tse_a_fifo_opt_1246.v" "U_WRT" { Text "F:/project_072_z/eth1/altera_tse_a_fifo_opt_1246.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208479319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_34 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS " "Elaborating entity \"altera_tse_a_fifo_34\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\"" {  } { { "eth1/altera_tse_rx_min_ff.v" "RX_STATUS" { Text "F:/project_072_z/eth1/altera_tse_rx_min_ff.v" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208482396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "eth1/altera_tse_a_fifo_34.v" "U_RAM" { Text "F:/project_072_z/eth1/altera_tse_a_fifo_34.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208482523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "eth1/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208482625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208482638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208482638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208482638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208482638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208482638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208482638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208482638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208482638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208482638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208482638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208482638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208482638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208482638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208482638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 23 " "Parameter \"width_a\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208482638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 23 " "Parameter \"width_b\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208482638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208482638 ""}  } { { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582208482638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vsn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vsn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vsn1 " "Found entity 1: altsyncram_vsn1" {  } { { "db/altsyncram_vsn1.tdf" "" { Text "F:/project_072_z/db/altsyncram_vsn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208483107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208483107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vsn1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_vsn1:auto_generated " "Elaborating entity \"altsyncram_vsn1\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_vsn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208483139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT\"" {  } { { "eth1/altera_tse_a_fifo_34.v" "U_WRT" { Text "F:/project_072_z/eth1/altera_tse_a_fifo_34.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208483643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_bin_cnt eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD " "Elaborating entity \"altera_tse_bin_cnt\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD\"" {  } { { "eth1/altera_tse_a_fifo_34.v" "U_RD" { Text "F:/project_072_z/eth1/altera_tse_a_fifo_34.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208483739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\"" {  } { { "eth1/altera_tse_a_fifo_34.v" "U_SYNC_WR_G_PTR" { Text "F:/project_072_z/eth1/altera_tse_a_fifo_34.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208483840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_eth_tse_std_synchronizer\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\"" {  } { { "eth1/altera_eth_tse_std_synchronizer_bundle.v" "sync\[0\].u" { Text "F:/project_072_z/eth1/altera_eth_tse_std_synchronizer_bundle.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208483876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\|altera_std_synchronizer_nocut:std_sync_no_cut " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\|altera_std_synchronizer_nocut:std_sync_no_cut\"" {  } { { "eth1/altera_eth_tse_std_synchronizer.v" "std_sync_no_cut" { Text "F:/project_072_z/eth1/altera_eth_tse_std_synchronizer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208483914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_min_ff eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF " "Elaborating entity \"altera_tse_tx_min_ff\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\"" {  } { { "eth1/altera_tse_top_w_fifo.v" "U_TXFF" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208484561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\"" {  } { { "eth1/altera_tse_tx_min_ff.v" "U_RTSM" { Text "F:/project_072_z/eth1/altera_tse_tx_min_ff.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208486198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\"" {  } { { "eth1/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208486315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\"" {  } { { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208486330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component " "Instantiated megafunction \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208486330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208486330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208486330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208486330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208486330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208486330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208486330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208486330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208486330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208486330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208486330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208486330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208486330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208486330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208486330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208486330 ""}  } { { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582208486330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_psn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_psn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_psn1 " "Found entity 1: altsyncram_psn1" {  } { { "db/altsyncram_psn1.tdf" "" { Text "F:/project_072_z/db/altsyncram_psn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208486808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208486808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_psn1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated " "Elaborating entity \"altsyncram_psn1\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208486841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\"" {  } { { "eth1/altera_tse_tx_min_ff.v" "TX_DATA" { Text "F:/project_072_z/eth1/altera_tse_tx_min_ff.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208487316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "eth1/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "F:/project_072_z/eth1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208487415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "eth1/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208487520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208487535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208487535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208487535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208487535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208487535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208487535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208487535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208487535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208487535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208487535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208487535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208487535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208487535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208487535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208487535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208487535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208487535 ""}  } { { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582208487535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_53o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_53o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_53o1 " "Found entity 1: altsyncram_53o1" {  } { { "db/altsyncram_53o1.tdf" "" { Text "F:/project_072_z/db/altsyncram_53o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208488019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208488019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_53o1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_53o1:auto_generated " "Elaborating entity \"altsyncram_53o1\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_53o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208488052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_13 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS " "Elaborating entity \"altera_tse_a_fifo_13\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\"" {  } { { "eth1/altera_tse_tx_min_ff.v" "TX_STATUS" { Text "F:/project_072_z/eth1/altera_tse_tx_min_ff.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208491548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "eth1/altera_tse_a_fifo_13.v" "U_RAM" { Text "F:/project_072_z/eth1/altera_tse_a_fifo_13.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208491672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "eth1/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208491775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208491789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208491789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208491789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208491789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208491789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208491789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208491789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208491789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208491789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208491789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208491789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208491789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208491789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208491789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208491789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208491789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208491789 ""}  } { { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582208491789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ppn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ppn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ppn1 " "Found entity 1: altsyncram_ppn1" {  } { { "db/altsyncram_ppn1.tdf" "" { Text "F:/project_072_z/db/altsyncram_ppn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208492247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208492247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ppn1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_ppn1:auto_generated " "Elaborating entity \"altsyncram_ppn1\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_ppn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208492279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "eth1/altera_tse_a_fifo_13.v" "U_SYNC_1" { Text "F:/project_072_z/eth1/altera_tse_a_fifo_13.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208492844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_avalon_arbiter eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_avalon_arbiter:avalon_arbiter " "Elaborating entity \"altera_eth_tse_avalon_arbiter\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_avalon_arbiter:avalon_arbiter\"" {  } { { "eth1/eth1_0002.v" "avalon_arbiter" { Text "F:/project_072_z/eth1/eth1_0002.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208494067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_pcs_pma_phyip eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0 " "Elaborating entity \"altera_eth_tse_pcs_pma_phyip\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\"" {  } { { "eth1/eth1_0002.v" "i_tse_pcs_0" { Text "F:/project_072_z/eth1/eth1_0002.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208494253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_1000_base_x_strx_gx eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst " "Elaborating entity \"altera_tse_top_1000_base_x_strx_gx\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\"" {  } { { "eth1/altera_eth_tse_pcs_pma_phyip.v" "altera_tse_top_1000_base_x_strx_gx_inst" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208494430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_pcs_strx_gx eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS " "Elaborating entity \"altera_tse_top_pcs_strx_gx\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\"" {  } { { "eth1/altera_tse_top_1000_base_x_strx_gx.v" "U_PCS" { Text "F:/project_072_z/eth1/altera_tse_top_1000_base_x_strx_gx.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208494617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_autoneg eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_top_autoneg:U_AUTONEG " "Elaborating entity \"altera_tse_top_autoneg\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_top_autoneg:U_AUTONEG\"" {  } { { "eth1/altera_tse_top_pcs_strx_gx.v" "U_AUTONEG" { Text "F:/project_072_z/eth1/altera_tse_top_pcs_strx_gx.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208494739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_false_path_marker eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_top_autoneg:U_AUTONEG\|altera_tse_false_path_marker:U_FALSE_PATH_MAX_LINK_TIMER " "Elaborating entity \"altera_tse_false_path_marker\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_top_autoneg:U_AUTONEG\|altera_tse_false_path_marker:U_FALSE_PATH_MAX_LINK_TIMER\"" {  } { { "eth1/altera_tse_top_autoneg.v" "U_FALSE_PATH_MAX_LINK_TIMER" { Text "F:/project_072_z/eth1/altera_tse_top_autoneg.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208495161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_false_path_marker eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_top_autoneg:U_AUTONEG\|altera_tse_false_path_marker:U_FALSE_PATH_AN_ABILITY_IN " "Elaborating entity \"altera_tse_false_path_marker\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_top_autoneg:U_AUTONEG\|altera_tse_false_path_marker:U_FALSE_PATH_AN_ABILITY_IN\"" {  } { { "eth1/altera_tse_top_autoneg.v" "U_FALSE_PATH_AN_ABILITY_IN" { Text "F:/project_072_z/eth1/altera_tse_top_autoneg.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208495206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_encapsulation_strx_gx eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_rx_encapsulation_strx_gx:U_RCAPS " "Elaborating entity \"altera_tse_rx_encapsulation_strx_gx\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_rx_encapsulation_strx_gx:U_RCAPS\"" {  } { { "eth1/altera_tse_top_pcs_strx_gx.v" "U_RCAPS" { Text "F:/project_072_z/eth1/altera_tse_top_pcs_strx_gx.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208495297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_encapsulation eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_tx_encapsulation:U_TCAPS " "Elaborating entity \"altera_tse_tx_encapsulation\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_tx_encapsulation:U_TCAPS\"" {  } { { "eth1/altera_tse_top_pcs_strx_gx.v" "U_TCAPS" { Text "F:/project_072_z/eth1/altera_tse_top_pcs_strx_gx.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208495496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_carrier_sense eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_carrier_sense:U_SENS " "Elaborating entity \"altera_tse_carrier_sense\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_top_pcs_strx_gx:U_PCS\|altera_tse_carrier_sense:U_SENS\"" {  } { { "eth1/altera_tse_top_pcs_strx_gx.v" "U_SENS" { Text "F:/project_072_z/eth1/altera_tse_top_pcs_strx_gx.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208496983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_pcs_control eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG " "Elaborating entity \"altera_tse_pcs_control\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\"" {  } { { "eth1/altera_tse_top_1000_base_x_strx_gx.v" "U_REG" { Text "F:/project_072_z/eth1/altera_tse_top_1000_base_x_strx_gx.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208497226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_reg eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG " "Elaborating entity \"altera_tse_mdio_reg\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\"" {  } { { "eth1/altera_tse_pcs_control.v" "U_REG" { Text "F:/project_072_z/eth1/altera_tse_pcs_control.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208497340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\"" {  } { { "eth1/altera_tse_mdio_reg.v" "i_partner_ability_clock_crosser" { Text "F:/project_072_z/eth1/altera_tse_mdio_reg.v" 779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208497841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_pcs_host_control eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_pcs_host_control:U_CTRL " "Elaborating entity \"altera_tse_pcs_host_control\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_pcs_host_control:U_CTRL\"" {  } { { "eth1/altera_tse_pcs_control.v" "U_CTRL" { Text "F:/project_072_z/eth1/altera_tse_pcs_control.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208498059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gxb_aligned_rxsync eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync " "Elaborating entity \"altera_tse_gxb_aligned_rxsync\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync\"" {  } { { "eth1/altera_eth_tse_pcs_pma_phyip.v" "the_altera_tse_gxb_aligned_rxsync" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208498250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_custom eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0 " "Elaborating entity \"altera_xcvr_custom\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\"" {  } { { "eth1/eth1_0002.v" "i_custom_phyip_0" { Text "F:/project_072_z/eth1/eth1_0002.v" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208498306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_custom_nr eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5 " "Elaborating entity \"av_xcvr_custom_nr\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\"" {  } { { "eth1/altera_xcvr_custom.sv" "A5" { Text "F:/project_072_z/eth1/altera_xcvr_custom.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208498373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_custom_native eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core " "Elaborating entity \"av_xcvr_custom_native\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\"" {  } { { "eth1/av_xcvr_custom_nr.sv" "transceiver_core" { Text "F:/project_072_z/eth1/av_xcvr_custom_nr.sv" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208498939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_plls eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls " "Elaborating entity \"av_xcvr_plls\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\"" {  } { { "eth1/av_xcvr_custom_native.sv" "gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls" { Text "F:/project_072_z/eth1/av_xcvr_custom_native.sv" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208499853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_reconfig_bundle_to_xcvr eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|av_reconfig_bundle_to_xcvr:pll\[0\].avmm.av_reconfig_bundle_to_xcvr_inst " "Elaborating entity \"av_reconfig_bundle_to_xcvr\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|av_reconfig_bundle_to_xcvr:pll\[0\].avmm.av_reconfig_bundle_to_xcvr_inst\"" {  } { { "eth1/av_xcvr_plls.sv" "pll\[0\].avmm.av_reconfig_bundle_to_xcvr_inst" { Text "F:/project_072_z/eth1/av_xcvr_plls.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208502000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm_csr eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst " "Elaborating entity \"av_xcvr_avmm_csr\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst\"" {  } { { "eth1/av_xcvr_plls.sv" "pll\[0\].avmm.av_xcvr_avmm_csr_inst" { Text "F:/project_072_z/eth1/av_xcvr_plls.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208502082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst\"" {  } { { "eth1/av_xcvr_avmm_csr.sv" "gen_status_reg_pll.alt_xcvr_resync_inst" { Text "F:/project_072_z/eth1/av_xcvr_avmm_csr.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208502134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_native eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst " "Elaborating entity \"av_xcvr_native\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\"" {  } { { "eth1/av_xcvr_custom_native.sv" "gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst" { Text "F:/project_072_z/eth1/av_xcvr_custom_native.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208502242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pma eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma " "Elaborating entity \"av_pma\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\"" {  } { { "eth1/av_xcvr_native.sv" "inst_av_pma" { Text "F:/project_072_z/eth1/av_xcvr_native.sv" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208502526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_rx_pma eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma " "Elaborating entity \"av_rx_pma\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\"" {  } { { "eth1/av_pma.sv" "av_rx_pma" { Text "F:/project_072_z/eth1/av_pma.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208503021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_tx_pma eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma " "Elaborating entity \"av_tx_pma\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\"" {  } { { "eth1/av_pma.sv" "av_tx_pma" { Text "F:/project_072_z/eth1/av_pma.sv" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208503404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_tx_pma_ch eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst " "Elaborating entity \"av_tx_pma_ch\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\"" {  } { { "eth1/av_tx_pma.sv" "tx_pma_insts\[0\].av_tx_pma_ch_inst" { Text "F:/project_072_z/eth1/av_tx_pma.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208504148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs " "Elaborating entity \"av_pcs\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\"" {  } { { "eth1/av_xcvr_native.sv" "inst_av_pcs" { Text "F:/project_072_z/eth1/av_xcvr_native.sv" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208504481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs_ch eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch " "Elaborating entity \"av_pcs_ch\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\"" {  } { { "eth1/av_pcs.sv" "ch\[0\].inst_av_pcs_ch" { Text "F:/project_072_z/eth1/av_pcs.sv" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208504574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_rx_pld_pcs_interface_rbc eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface " "Elaborating entity \"av_hssi_rx_pld_pcs_interface_rbc\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface\"" {  } { { "eth1/av_pcs_ch.sv" "inst_av_hssi_rx_pld_pcs_interface" { Text "F:/project_072_z/eth1/av_pcs_ch.sv" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208504773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_common_pcs_pma_interface_rbc eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface " "Elaborating entity \"av_hssi_common_pcs_pma_interface_rbc\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface\"" {  } { { "eth1/av_pcs_ch.sv" "inst_av_hssi_common_pcs_pma_interface" { Text "F:/project_072_z/eth1/av_pcs_ch.sv" 1498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208505174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_rx_pcs_rbc eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs " "Elaborating entity \"av_hssi_8g_rx_pcs_rbc\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\"" {  } { { "eth1/av_pcs_ch.sv" "inst_av_hssi_8g_rx_pcs" { Text "F:/project_072_z/eth1/av_pcs_ch.sv" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208505744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_tx_pcs_pma_interface_rbc eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface " "Elaborating entity \"av_hssi_tx_pcs_pma_interface_rbc\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface\"" {  } { { "eth1/av_pcs_ch.sv" "inst_av_hssi_tx_pcs_pma_interface" { Text "F:/project_072_z/eth1/av_pcs_ch.sv" 2053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208506588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_rx_pcs_pma_interface_rbc eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface " "Elaborating entity \"av_hssi_rx_pcs_pma_interface_rbc\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface\"" {  } { { "eth1/av_pcs_ch.sv" "inst_av_hssi_rx_pcs_pma_interface" { Text "F:/project_072_z/eth1/av_pcs_ch.sv" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208506826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_tx_pcs_rbc eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs " "Elaborating entity \"av_hssi_8g_tx_pcs_rbc\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\"" {  } { { "eth1/av_pcs_ch.sv" "inst_av_hssi_8g_tx_pcs" { Text "F:/project_072_z/eth1/av_pcs_ch.sv" 2252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208507146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_common_pld_pcs_interface_rbc eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface " "Elaborating entity \"av_hssi_common_pld_pcs_interface_rbc\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\"" {  } { { "eth1/av_pcs_ch.sv" "inst_av_hssi_common_pld_pcs_interface" { Text "F:/project_072_z/eth1/av_pcs_ch.sv" 2397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208507758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_tx_pld_pcs_interface_rbc eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface " "Elaborating entity \"av_hssi_tx_pld_pcs_interface_rbc\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\"" {  } { { "eth1/av_pcs_ch.sv" "inst_av_hssi_tx_pld_pcs_interface" { Text "F:/project_072_z/eth1/av_pcs_ch.sv" 2495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208509321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm " "Elaborating entity \"av_xcvr_avmm\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\"" {  } { { "eth1/av_xcvr_native.sv" "inst_av_xcvr_avmm" { Text "F:/project_072_z/eth1/av_xcvr_native.sv" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208509654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm_csr eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst " "Elaborating entity \"av_xcvr_avmm_csr\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\"" {  } { { "eth1/av_xcvr_avmm.sv" "avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst" { Text "F:/project_072_z/eth1/av_xcvr_avmm.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208510088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_reconfig_bundle_merger eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst " "Elaborating entity \"sv_reconfig_bundle_merger\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst\"" {  } { { "eth1/av_xcvr_custom_native.sv" "av_reconfig_bundle_merger_inst" { Text "F:/project_072_z/eth1/av_xcvr_custom_native.sv" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208510284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_data_adapter eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_data_adapter:av_xcvr_data_adapter_inst " "Elaborating entity \"av_xcvr_data_adapter\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_data_adapter:av_xcvr_data_adapter_inst\"" {  } { { "eth1/av_xcvr_custom_native.sv" "av_xcvr_data_adapter_inst" { Text "F:/project_072_z/eth1/av_xcvr_custom_native.sv" 863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208510381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_csr_common eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_common:csr " "Elaborating entity \"alt_xcvr_csr_common\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_common:csr\"" {  } { { "eth1/av_xcvr_custom_nr.sv" "csr" { Text "F:/project_072_z/eth1/av_xcvr_custom_nr.sv" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208510453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_wait_generate eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|altera_wait_generate:top_wait " "Elaborating entity \"altera_wait_generate\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|altera_wait_generate:top_wait\"" {  } { { "eth1/av_xcvr_custom_nr.sv" "top_wait" { Text "F:/project_072_z/eth1/av_xcvr_custom_nr.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208510535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|altera_wait_generate:top_wait\|alt_xcvr_resync:rst_sync " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|altera_wait_generate:top_wait\|alt_xcvr_resync:rst_sync\"" {  } { { "eth1/altera_wait_generate.v" "rst_sync" { Text "F:/project_072_z/eth1/altera_wait_generate.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208510574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_csr_pcs8g eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs " "Elaborating entity \"alt_xcvr_csr_pcs8g\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\"" {  } { { "eth1/av_xcvr_custom_nr.sv" "csr_pcs" { Text "F:/project_072_z/eth1/av_xcvr_custom_nr.sv" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208510632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_write_mux eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_invpolarity " "Elaborating entity \"csr_indexed_write_mux\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_invpolarity\"" {  } { { "eth1/alt_xcvr_csr_pcs8g.sv" "wmux_tx_invpolarity" { Text "F:/project_072_z/eth1/alt_xcvr_csr_pcs8g.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208510713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_invpolarity\|csr_mux:o_narrow " "Elaborating entity \"csr_mux\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_invpolarity\|csr_mux:o_narrow\"" {  } { { "eth1/alt_xcvr_csr_selector.sv" "o_narrow" { Text "F:/project_072_z/eth1/alt_xcvr_csr_selector.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208510753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_write_mux eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect " "Elaborating entity \"csr_indexed_write_mux\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect\"" {  } { { "eth1/alt_xcvr_csr_pcs8g.sv" "wmux_tx_bitslipboundaryselect" { Text "F:/project_072_z/eth1/alt_xcvr_csr_pcs8g.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208510809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect\|csr_mux:o_narrow " "Elaborating entity \"csr_mux\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect\|csr_mux:o_narrow\"" {  } { { "eth1/alt_xcvr_csr_selector.sv" "o_narrow" { Text "F:/project_072_z/eth1/alt_xcvr_csr_selector.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208510848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_patterndetect " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_patterndetect\"" {  } { { "eth1/alt_xcvr_csr_pcs8g.sv" "mux_rx_patterndetect" { Text "F:/project_072_z/eth1/alt_xcvr_csr_pcs8g.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208511287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_bitslipboundaryselectout " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_bitslipboundaryselectout\"" {  } { { "eth1/alt_xcvr_csr_pcs8g.sv" "mux_rx_bitslipboundaryselectout" { Text "F:/project_072_z/eth1/alt_xcvr_csr_pcs8g.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208511677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_reset_control eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller " "Elaborating entity \"altera_xcvr_reset_control\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\"" {  } { { "eth1/av_xcvr_custom_nr.sv" "gen_embedded_reset.reset_controller" { Text "F:/project_072_z/eth1/av_xcvr_custom_nr.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208511914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown\"" {  } { { "eth1/altera_xcvr_reset_control.sv" "g_pll.counter_pll_powerdown" { Text "F:/project_072_z/eth1/altera_xcvr_reset_control.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208511977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_resync:g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_resync:g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy\"" {  } { { "eth1/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy" { Text "F:/project_072_z/eth1/altera_xcvr_reset_control.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208512058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset\"" {  } { { "eth1/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset" { Text "F:/project_072_z/eth1/altera_xcvr_reset_control.sv" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208512109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_ready " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_ready\"" {  } { { "eth1/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.counter_tx_ready" { Text "F:/project_072_z/eth1/altera_xcvr_reset_control.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208512188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_resync:g_rx.g_rx\[0\].g_rx.resync_rx_cal_busy " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_resync:g_rx.g_rx\[0\].g_rx.resync_rx_cal_busy\"" {  } { { "eth1/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.resync_rx_cal_busy" { Text "F:/project_072_z/eth1/altera_xcvr_reset_control.sv" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208512267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_analogreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_analogreset\"" {  } { { "eth1/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.counter_rx_analogreset" { Text "F:/project_072_z/eth1/altera_xcvr_reset_control.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208512316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_digitalreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_digitalreset\"" {  } { { "eth1/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.counter_rx_digitalreset" { Text "F:/project_072_z/eth1/altera_xcvr_reset_control.sv" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208512395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_phyip_terminator eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_phyip_terminator:i_phyip_terminator_0 " "Elaborating entity \"altera_eth_tse_phyip_terminator\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_phyip_terminator:i_phyip_terminator_0\"" {  } { { "eth1/eth1_0002.v" "i_phyip_terminator_0" { Text "F:/project_072_z/eth1/eth1_0002.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208512631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_fake_master eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_phyip_terminator:i_phyip_terminator_0\|altera_tse_fake_master:i_altera_tse_fake_master " "Elaborating entity \"altera_tse_fake_master\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_phyip_terminator:i_phyip_terminator_0\|altera_tse_fake_master:i_altera_tse_fake_master\"" {  } { { "eth1/altera_eth_tse_phyip_terminator.v" "i_altera_tse_fake_master" { Text "F:/project_072_z/eth1/altera_eth_tse_phyip_terminator.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208512705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_reset_controller:rst_controller\"" {  } { { "eth1/eth1_0002.v" "rst_controller" { Text "F:/project_072_z/eth1/eth1_0002.v" 840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208512761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "eth1/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "F:/project_072_z/eth1/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208512797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "eth1/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "F:/project_072_z/eth1/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208512840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi eth_1g_top:eth1\|Block_write_spi:spi_wr_adr_MAC0 " "Elaborating entity \"Block_write_spi\" for hierarchy \"eth_1g_top:eth1\|Block_write_spi:spi_wr_adr_MAC0\"" {  } { { "eth_1g_top.v" "spi_wr_adr_MAC0" { Text "F:/project_072_z/eth_1g_top.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208512990 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208512990 "|top_module|eth_1g_top:eth1|Block_write_spi:spi_wr_adr_MAC0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(62) " "Verilog HDL assignment warning at block_write_spi.v(62): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208512991 "|top_module|eth_1g_top:eth1|Block_write_spi:spi_wr_adr_MAC0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208512991 "|top_module|eth_1g_top:eth1|Block_write_spi:spi_wr_adr_MAC0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208512991 "|top_module|eth_1g_top:eth1|Block_write_spi:spi_wr_adr_MAC0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi_mac eth_1g_top:eth1\|Block_write_spi_mac:spi_wr_data_MAC0 " "Elaborating entity \"Block_write_spi_mac\" for hierarchy \"eth_1g_top:eth1\|Block_write_spi_mac:spi_wr_data_MAC0\"" {  } { { "eth_1g_top.v" "spi_wr_data_MAC0" { Text "F:/project_072_z/eth_1g_top.v" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208513024 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(77) " "Verilog HDL assignment warning at Block_write_spi_mac.v(77): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513025 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_MAC0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(95) " "Verilog HDL assignment warning at Block_write_spi_mac.v(95): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513025 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_MAC0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Block_write_spi_mac.v(112) " "Verilog HDL assignment warning at Block_write_spi_mac.v(112): truncated value with size 2 to match size of target (1)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513027 "|top_module|eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_MAC0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_mac eth_1g_top:eth1\|Block_read_spi_mac:spi_rd_data_MAC0 " "Elaborating entity \"Block_read_spi_mac\" for hierarchy \"eth_1g_top:eth1\|Block_read_spi_mac:spi_rd_data_MAC0\"" {  } { { "eth_1g_top.v" "spi_rd_data_MAC0" { Text "F:/project_072_z/eth_1g_top.v" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208513061 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi_mac.v(29) " "Verilog HDL or VHDL warning at Block_read_spi_mac.v(29): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208513061 "|top_module|eth_1g_top:eth1|Block_read_spi_mac:spi_rd_data_MAC0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi_mac.v(61) " "Verilog HDL assignment warning at Block_read_spi_mac.v(61): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513062 "|top_module|eth_1g_top:eth1|Block_read_spi_mac:spi_rd_data_MAC0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi_mac.v(88) " "Verilog HDL assignment warning at Block_read_spi_mac.v(88): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513062 "|top_module|eth_1g_top:eth1|Block_read_spi_mac:spi_rd_data_MAC0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 Block_read_spi_mac.v(97) " "Verilog HDL assignment warning at Block_read_spi_mac.v(97): truncated value with size 4 to match size of target (1)" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513064 "|top_module|eth_1g_top:eth1|Block_read_spi_mac:spi_rd_data_MAC0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi eth_1g_top:eth1\|Block_read_spi:spi_eth1 " "Elaborating entity \"Block_read_spi\" for hierarchy \"eth_1g_top:eth1\|Block_read_spi:spi_eth1\"" {  } { { "eth_1g_top.v" "spi_eth1" { Text "F:/project_072_z/eth_1g_top.v" 832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208513091 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208513091 "|top_module|eth_1g_top:eth1|Block_read_spi:spi_eth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513092 "|top_module|eth_1g_top:eth1|Block_read_spi:spi_eth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513092 "|top_module|eth_1g_top:eth1|Block_read_spi:spi_eth1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_i2c eth_1g_top:eth1\|buf_i2c:buf_i2c_inst " "Elaborating entity \"buf_i2c\" for hierarchy \"eth_1g_top:eth1\|buf_i2c:buf_i2c_inst\"" {  } { { "eth_1g_top.v" "buf_i2c_inst" { Text "F:/project_072_z/eth_1g_top.v" 850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208513127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_i2c_iobuf_bidir_nho eth_1g_top:eth1\|buf_i2c:buf_i2c_inst\|buf_i2c_iobuf_bidir_nho:buf_i2c_iobuf_bidir_nho_component " "Elaborating entity \"buf_i2c_iobuf_bidir_nho\" for hierarchy \"eth_1g_top:eth1\|buf_i2c:buf_i2c_inst\|buf_i2c_iobuf_bidir_nho:buf_i2c_iobuf_bidir_nho_component\"" {  } { { "buf_i2c.v" "buf_i2c_iobuf_bidir_nho_component" { Text "F:/project_072_z/buf_i2c.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208513154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_v2 eth_1g_top:eth1\|i2c_master_v2:i2c_1 " "Elaborating entity \"i2c_master_v2\" for hierarchy \"eth_1g_top:eth1\|i2c_master_v2:i2c_1\"" {  } { { "eth_1g_top.v" "i2c_1" { Text "F:/project_072_z/eth_1g_top.v" 865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208513170 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_scl i2c_v3.v(45) " "Verilog HDL or VHDL warning at i2c_v3.v(45): object \"reg_scl\" assigned a value but never read" {  } { { "i2c_v3.v" "" { Text "F:/project_072_z/i2c_v3.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208513170 "|top_module|eth_1g_top:eth1|i2c_master_v2:i2c_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c_v3.v(76) " "Verilog HDL assignment warning at i2c_v3.v(76): truncated value with size 32 to match size of target (16)" {  } { { "i2c_v3.v" "" { Text "F:/project_072_z/i2c_v3.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513171 "|top_module|eth_1g_top:eth1|i2c_master_v2:i2c_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c_v3.v(93) " "Verilog HDL assignment warning at i2c_v3.v(93): truncated value with size 32 to match size of target (16)" {  } { { "i2c_v3.v" "" { Text "F:/project_072_z/i2c_v3.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513172 "|top_module|eth_1g_top:eth1|i2c_master_v2:i2c_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_v3.v(144) " "Verilog HDL assignment warning at i2c_v3.v(144): truncated value with size 32 to match size of target (8)" {  } { { "i2c_v3.v" "" { Text "F:/project_072_z/i2c_v3.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513172 "|top_module|eth_1g_top:eth1|i2c_master_v2:i2c_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_v3.v(175) " "Verilog HDL assignment warning at i2c_v3.v(175): truncated value with size 32 to match size of target (8)" {  } { { "i2c_v3.v" "" { Text "F:/project_072_z/i2c_v3.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513173 "|top_module|eth_1g_top:eth1|i2c_master_v2:i2c_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_v3.v(198) " "Verilog HDL assignment warning at i2c_v3.v(198): truncated value with size 32 to match size of target (8)" {  } { { "i2c_v3.v" "" { Text "F:/project_072_z/i2c_v3.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513173 "|top_module|eth_1g_top:eth1|i2c_master_v2:i2c_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_v3.v(220) " "Verilog HDL assignment warning at i2c_v3.v(220): truncated value with size 32 to match size of target (8)" {  } { { "i2c_v3.v" "" { Text "F:/project_072_z/i2c_v3.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513174 "|top_module|eth_1g_top:eth1|i2c_master_v2:i2c_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_v3.v(275) " "Verilog HDL assignment warning at i2c_v3.v(275): truncated value with size 32 to match size of target (8)" {  } { { "i2c_v3.v" "" { Text "F:/project_072_z/i2c_v3.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513174 "|top_module|eth_1g_top:eth1|i2c_master_v2:i2c_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_v3.v(305) " "Verilog HDL assignment warning at i2c_v3.v(305): truncated value with size 32 to match size of target (8)" {  } { { "i2c_v3.v" "" { Text "F:/project_072_z/i2c_v3.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513175 "|top_module|eth_1g_top:eth1|i2c_master_v2:i2c_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_v3.v(329) " "Verilog HDL assignment warning at i2c_v3.v(329): truncated value with size 32 to match size of target (8)" {  } { { "i2c_v3.v" "" { Text "F:/project_072_z/i2c_v3.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513175 "|top_module|eth_1g_top:eth1|i2c_master_v2:i2c_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ready i2c_v3.v(28) " "Output port \"ready\" at i2c_v3.v(28) has no driver" {  } { { "i2c_v3.v" "" { Text "F:/project_072_z/i2c_v3.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582208513184 "|top_module|eth_1g_top:eth1|i2c_master_v2:i2c_1"}
{ "Warning" "WSGN_SEARCH_FILE" "block_write_spi_v2.v 1 1 " "Using design file block_write_spi_v2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Block_write_spi_v2 " "Found entity 1: Block_write_spi_v2" {  } { { "block_write_spi_v2.v" "" { Text "F:/project_072_z/block_write_spi_v2.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208513342 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1582208513342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi_v2 eth_1g_top:eth1\|Block_write_spi_v2:spi_i2c_upr1 " "Elaborating entity \"Block_write_spi_v2\" for hierarchy \"eth_1g_top:eth1\|Block_write_spi_v2:spi_i2c_upr1\"" {  } { { "eth_1g_top.v" "spi_i2c_upr1" { Text "F:/project_072_z/eth_1g_top.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208513365 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi_v2.v(75) " "Verilog HDL assignment warning at block_write_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi_v2.v" "" { Text "F:/project_072_z/block_write_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513366 "|top_module|eth_1g_top:eth1|Block_write_spi_v2:spi_i2c_upr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi_v2.v(93) " "Verilog HDL assignment warning at block_write_spi_v2.v(93): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi_v2.v" "" { Text "F:/project_072_z/block_write_spi_v2.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513366 "|top_module|eth_1g_top:eth1|Block_write_spi_v2:spi_i2c_upr1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi eth_1g_top:eth1\|Block_read_spi:spi_i2c_rd1 " "Elaborating entity \"Block_read_spi\" for hierarchy \"eth_1g_top:eth1\|Block_read_spi:spi_i2c_rd1\"" {  } { { "eth_1g_top.v" "spi_i2c_rd1" { Text "F:/project_072_z/eth_1g_top.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208513404 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208513405 "|top_module|eth_1g_top:eth1|Block_read_spi:spi_i2c_rd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513405 "|top_module|eth_1g_top:eth1|Block_read_spi:spi_i2c_rd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513406 "|top_module|eth_1g_top:eth1|Block_read_spi:spi_i2c_rd1"}
{ "Warning" "WSGN_SEARCH_FILE" "test_gen.v 1 1 " "Using design file test_gen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 test_gen " "Found entity 1: test_gen" {  } { { "test_gen.v" "" { Text "F:/project_072_z/test_gen.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208513498 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1582208513498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_gen test_gen:tst1 " "Elaborating entity \"test_gen\" for hierarchy \"test_gen:tst1\"" {  } { { "arria5_tst1.v" "tst1" { Text "F:/project_072_z/arria5_tst1.v" 2467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208513521 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test_gen.v(50) " "Verilog HDL assignment warning at test_gen.v(50): truncated value with size 32 to match size of target (8)" {  } { { "test_gen.v" "" { Text "F:/project_072_z/test_gen.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513521 "|top_module|test_gen:tst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_1g_top eth_1g_top:eth2 " "Elaborating entity \"eth_1g_top\" for hierarchy \"eth_1g_top:eth2\"" {  } { { "arria5_tst1.v" "eth2" { Text "F:/project_072_z/arria5_tst1.v" 2519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208513559 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "my_mac eth_1g_top.v(467) " "Verilog HDL or VHDL warning at eth_1g_top.v(467): object \"my_mac\" assigned a value but never read" {  } { { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 467 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208513560 "|top_module|eth_1g_top:eth2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clr_fifo_125_0_t eth_1g_top.v(569) " "Verilog HDL or VHDL warning at eth_1g_top.v(569): object \"clr_fifo_125_0_t\" assigned a value but never read" {  } { { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 569 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208513561 "|top_module|eth_1g_top:eth2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clr_fifo_125_1_t eth_1g_top.v(570) " "Verilog HDL or VHDL warning at eth_1g_top.v(570): object \"clr_fifo_125_1_t\" assigned a value but never read" {  } { { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 570 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208513561 "|top_module|eth_1g_top:eth2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clr_fifo_wclk_0 eth_1g_top.v(572) " "Verilog HDL or VHDL warning at eth_1g_top.v(572): object \"clr_fifo_wclk_0\" assigned a value but never read" {  } { { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 572 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208513561 "|top_module|eth_1g_top:eth2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clr_fifo_wclk_1 eth_1g_top.v(573) " "Verilog HDL or VHDL warning at eth_1g_top.v(573): object \"clr_fifo_wclk_1\" assigned a value but never read" {  } { { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 573 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208513561 "|top_module|eth_1g_top:eth2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clr_fifo_wclk_0_t eth_1g_top.v(574) " "Verilog HDL or VHDL warning at eth_1g_top.v(574): object \"clr_fifo_wclk_0_t\" assigned a value but never read" {  } { { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 574 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208513561 "|top_module|eth_1g_top:eth2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clr_fifo_wclk_1_t eth_1g_top.v(575) " "Verilog HDL or VHDL warning at eth_1g_top.v(575): object \"clr_fifo_wclk_1_t\" assigned a value but never read" {  } { { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 575 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208513561 "|top_module|eth_1g_top:eth2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_test eth_1g_top.v(612) " "Verilog HDL or VHDL warning at eth_1g_top.v(612): object \"data_test\" assigned a value but never read" {  } { { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 612 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208513561 "|top_module|eth_1g_top:eth2"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "d_gen eth_1g_top.v(613) " "Verilog HDL warning at eth_1g_top.v(613): object d_gen used but never assigned" {  } { { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 613 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1582208513561 "|top_module|eth_1g_top:eth2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi_mac eth_1g_top:eth2\|Block_write_spi_mac:spi_wr_data_MAC_my " "Elaborating entity \"Block_write_spi_mac\" for hierarchy \"eth_1g_top:eth2\|Block_write_spi_mac:spi_wr_data_MAC_my\"" {  } { { "eth_1g_top.v" "spi_wr_data_MAC_my" { Text "F:/project_072_z/eth_1g_top.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208513655 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(77) " "Verilog HDL assignment warning at Block_write_spi_mac.v(77): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513656 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_MAC_my"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(95) " "Verilog HDL assignment warning at Block_write_spi_mac.v(95): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513656 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_MAC_my"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Block_write_spi_mac.v(112) " "Verilog HDL assignment warning at Block_write_spi_mac.v(112): truncated value with size 2 to match size of target (1)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513658 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_MAC_my"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi_mac eth_1g_top:eth2\|Block_write_spi_mac:spi_wr_data_PORT_my " "Elaborating entity \"Block_write_spi_mac\" for hierarchy \"eth_1g_top:eth2\|Block_write_spi_mac:spi_wr_data_PORT_my\"" {  } { { "eth_1g_top.v" "spi_wr_data_PORT_my" { Text "F:/project_072_z/eth_1g_top.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208513697 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(77) " "Verilog HDL assignment warning at Block_write_spi_mac.v(77): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513698 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_PORT_my"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(95) " "Verilog HDL assignment warning at Block_write_spi_mac.v(95): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513698 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_PORT_my"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Block_write_spi_mac.v(112) " "Verilog HDL assignment warning at Block_write_spi_mac.v(112): truncated value with size 2 to match size of target (1)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513700 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_PORT_my"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi_mac eth_1g_top:eth2\|Block_write_spi_mac:spi_wr_data_IP_my " "Elaborating entity \"Block_write_spi_mac\" for hierarchy \"eth_1g_top:eth2\|Block_write_spi_mac:spi_wr_data_IP_my\"" {  } { { "eth_1g_top.v" "spi_wr_data_IP_my" { Text "F:/project_072_z/eth_1g_top.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208513733 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(77) " "Verilog HDL assignment warning at Block_write_spi_mac.v(77): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513734 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_IP_my"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(95) " "Verilog HDL assignment warning at Block_write_spi_mac.v(95): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513735 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_IP_my"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Block_write_spi_mac.v(112) " "Verilog HDL assignment warning at Block_write_spi_mac.v(112): truncated value with size 2 to match size of target (1)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513737 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_IP_my"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_mac eth_1g_top:eth2\|Block_read_spi_mac:spi_rd_stat_mem1 " "Elaborating entity \"Block_read_spi_mac\" for hierarchy \"eth_1g_top:eth2\|Block_read_spi_mac:spi_rd_stat_mem1\"" {  } { { "eth_1g_top.v" "spi_rd_stat_mem1" { Text "F:/project_072_z/eth_1g_top.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208513783 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi_mac.v(29) " "Verilog HDL or VHDL warning at Block_read_spi_mac.v(29): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208513784 "|top_module|eth_1g_top:eth2|Block_read_spi_mac:spi_rd_stat_mem1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi_mac.v(61) " "Verilog HDL assignment warning at Block_read_spi_mac.v(61): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513784 "|top_module|eth_1g_top:eth2|Block_read_spi_mac:spi_rd_stat_mem1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi_mac.v(88) " "Verilog HDL assignment warning at Block_read_spi_mac.v(88): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513785 "|top_module|eth_1g_top:eth2|Block_read_spi_mac:spi_rd_stat_mem1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 Block_read_spi_mac.v(97) " "Verilog HDL assignment warning at Block_read_spi_mac.v(97): truncated value with size 4 to match size of target (1)" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513786 "|top_module|eth_1g_top:eth2|Block_read_spi_mac:spi_rd_stat_mem1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_mac eth_1g_top:eth2\|Block_read_spi_mac:spi_rd_data_mem1 " "Elaborating entity \"Block_read_spi_mac\" for hierarchy \"eth_1g_top:eth2\|Block_read_spi_mac:spi_rd_data_mem1\"" {  } { { "eth_1g_top.v" "spi_rd_data_mem1" { Text "F:/project_072_z/eth_1g_top.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208513820 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi_mac.v(29) " "Verilog HDL or VHDL warning at Block_read_spi_mac.v(29): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208513821 "|top_module|eth_1g_top:eth2|Block_read_spi_mac:spi_rd_data_mem1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi_mac.v(61) " "Verilog HDL assignment warning at Block_read_spi_mac.v(61): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513821 "|top_module|eth_1g_top:eth2|Block_read_spi_mac:spi_rd_data_mem1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi_mac.v(88) " "Verilog HDL assignment warning at Block_read_spi_mac.v(88): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513822 "|top_module|eth_1g_top:eth2|Block_read_spi_mac:spi_rd_data_mem1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 Block_read_spi_mac.v(97) " "Verilog HDL assignment warning at Block_read_spi_mac.v(97): truncated value with size 4 to match size of target (1)" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513823 "|top_module|eth_1g_top:eth2|Block_read_spi_mac:spi_rd_data_mem1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi_mac eth_1g_top:eth2\|Block_write_spi_mac:spi_wr_data_adr_mem1 " "Elaborating entity \"Block_write_spi_mac\" for hierarchy \"eth_1g_top:eth2\|Block_write_spi_mac:spi_wr_data_adr_mem1\"" {  } { { "eth_1g_top.v" "spi_wr_data_adr_mem1" { Text "F:/project_072_z/eth_1g_top.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208513855 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Block_write_spi_mac.v(66) " "Verilog HDL assignment warning at Block_write_spi_mac.v(66): truncated value with size 32 to match size of target (16)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513856 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_adr_mem1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(77) " "Verilog HDL assignment warning at Block_write_spi_mac.v(77): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513856 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_adr_mem1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(95) " "Verilog HDL assignment warning at Block_write_spi_mac.v(95): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513856 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_adr_mem1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Block_write_spi_mac.v(112) " "Verilog HDL assignment warning at Block_write_spi_mac.v(112): truncated value with size 2 to match size of target (1)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208513857 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_adr_mem1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi_mac eth_1g_top:eth2\|Block_write_spi_mac:spi_wr_data_UDP_MAC0 " "Elaborating entity \"Block_write_spi_mac\" for hierarchy \"eth_1g_top:eth2\|Block_write_spi_mac:spi_wr_data_UDP_MAC0\"" {  } { { "eth_1g_top.v" "spi_wr_data_UDP_MAC0" { Text "F:/project_072_z/eth_1g_top.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208514420 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(66) " "Verilog HDL assignment warning at Block_write_spi_mac.v(66): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208514421 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_UDP_MAC0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(77) " "Verilog HDL assignment warning at Block_write_spi_mac.v(77): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208514421 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_UDP_MAC0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(95) " "Verilog HDL assignment warning at Block_write_spi_mac.v(95): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208514421 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_UDP_MAC0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Block_write_spi_mac.v(112) " "Verilog HDL assignment warning at Block_write_spi_mac.v(112): truncated value with size 2 to match size of target (1)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208514422 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_UDP_MAC0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi_mac eth_1g_top:eth2\|Block_write_spi_mac:spi_wr_adr_mem2 " "Elaborating entity \"Block_write_spi_mac\" for hierarchy \"eth_1g_top:eth2\|Block_write_spi_mac:spi_wr_adr_mem2\"" {  } { { "eth_1g_top.v" "spi_wr_adr_mem2" { Text "F:/project_072_z/eth_1g_top.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208514978 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Block_write_spi_mac.v(66) " "Verilog HDL assignment warning at Block_write_spi_mac.v(66): truncated value with size 32 to match size of target (16)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208514979 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_adr_mem2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(77) " "Verilog HDL assignment warning at Block_write_spi_mac.v(77): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208514979 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_adr_mem2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(95) " "Verilog HDL assignment warning at Block_write_spi_mac.v(95): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208514980 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_adr_mem2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Block_write_spi_mac.v(112) " "Verilog HDL assignment warning at Block_write_spi_mac.v(112): truncated value with size 2 to match size of target (1)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208514981 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_adr_mem2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_mac eth_1g_top:eth2\|Block_read_spi_mac:spi_rd_data_mem2 " "Elaborating entity \"Block_read_spi_mac\" for hierarchy \"eth_1g_top:eth2\|Block_read_spi_mac:spi_rd_data_mem2\"" {  } { { "eth_1g_top.v" "spi_rd_data_mem2" { Text "F:/project_072_z/eth_1g_top.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208515010 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi_mac.v(29) " "Verilog HDL or VHDL warning at Block_read_spi_mac.v(29): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208515010 "|top_module|eth_1g_top:eth2|Block_read_spi_mac:spi_rd_data_mem2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi_mac.v(61) " "Verilog HDL assignment warning at Block_read_spi_mac.v(61): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208515011 "|top_module|eth_1g_top:eth2|Block_read_spi_mac:spi_rd_data_mem2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi_mac.v(88) " "Verilog HDL assignment warning at Block_read_spi_mac.v(88): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208515011 "|top_module|eth_1g_top:eth2|Block_read_spi_mac:spi_rd_data_mem2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 Block_read_spi_mac.v(97) " "Verilog HDL assignment warning at Block_read_spi_mac.v(97): truncated value with size 4 to match size of target (1)" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208515013 "|top_module|eth_1g_top:eth2|Block_read_spi_mac:spi_rd_data_mem2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi_mac eth_1g_top:eth2\|Block_write_spi_mac:spi_wr_adr_mem3 " "Elaborating entity \"Block_write_spi_mac\" for hierarchy \"eth_1g_top:eth2\|Block_write_spi_mac:spi_wr_adr_mem3\"" {  } { { "eth_1g_top.v" "spi_wr_adr_mem3" { Text "F:/project_072_z/eth_1g_top.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208515044 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Block_write_spi_mac.v(66) " "Verilog HDL assignment warning at Block_write_spi_mac.v(66): truncated value with size 32 to match size of target (16)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208515045 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_adr_mem3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(77) " "Verilog HDL assignment warning at Block_write_spi_mac.v(77): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208515045 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_adr_mem3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(95) " "Verilog HDL assignment warning at Block_write_spi_mac.v(95): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208515046 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_adr_mem3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Block_write_spi_mac.v(112) " "Verilog HDL assignment warning at Block_write_spi_mac.v(112): truncated value with size 2 to match size of target (1)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208515047 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_adr_mem3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi_mac eth_1g_top:eth2\|Block_write_spi_mac:spi_wr_data_mem3 " "Elaborating entity \"Block_write_spi_mac\" for hierarchy \"eth_1g_top:eth2\|Block_write_spi_mac:spi_wr_data_mem3\"" {  } { { "eth_1g_top.v" "spi_wr_data_mem3" { Text "F:/project_072_z/eth_1g_top.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208515075 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(77) " "Verilog HDL assignment warning at Block_write_spi_mac.v(77): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208515076 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_mem3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(95) " "Verilog HDL assignment warning at Block_write_spi_mac.v(95): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208515076 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_mem3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Block_write_spi_mac.v(112) " "Verilog HDL assignment warning at Block_write_spi_mac.v(112): truncated value with size 2 to match size of target (1)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208515078 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_mem3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi_mac eth_1g_top:eth2\|Block_write_spi_mac:spi_wr_crc_mem3 " "Elaborating entity \"Block_write_spi_mac\" for hierarchy \"eth_1g_top:eth2\|Block_write_spi_mac:spi_wr_crc_mem3\"" {  } { { "eth_1g_top.v" "spi_wr_crc_mem3" { Text "F:/project_072_z/eth_1g_top.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208515112 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(77) " "Verilog HDL assignment warning at Block_write_spi_mac.v(77): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208515113 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_crc_mem3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(95) " "Verilog HDL assignment warning at Block_write_spi_mac.v(95): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208515114 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_crc_mem3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Block_write_spi_mac.v(112) " "Verilog HDL assignment warning at Block_write_spi_mac.v(112): truncated value with size 2 to match size of target (1)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208515116 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_crc_mem3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi eth_1g_top:eth2\|Block_write_spi:spi_wr_adr_MAC0 " "Elaborating entity \"Block_write_spi\" for hierarchy \"eth_1g_top:eth2\|Block_write_spi:spi_wr_adr_MAC0\"" {  } { { "eth_1g_top.v" "spi_wr_adr_MAC0" { Text "F:/project_072_z/eth_1g_top.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208560013 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208560014 "|top_module|eth_1g_top:eth2|Block_write_spi:spi_wr_adr_MAC0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(62) " "Verilog HDL assignment warning at block_write_spi.v(62): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208560014 "|top_module|eth_1g_top:eth2|Block_write_spi:spi_wr_adr_MAC0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208560015 "|top_module|eth_1g_top:eth2|Block_write_spi:spi_wr_adr_MAC0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208560015 "|top_module|eth_1g_top:eth2|Block_write_spi:spi_wr_adr_MAC0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi_mac eth_1g_top:eth2\|Block_write_spi_mac:spi_wr_data_MAC0 " "Elaborating entity \"Block_write_spi_mac\" for hierarchy \"eth_1g_top:eth2\|Block_write_spi_mac:spi_wr_data_MAC0\"" {  } { { "eth_1g_top.v" "spi_wr_data_MAC0" { Text "F:/project_072_z/eth_1g_top.v" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208560091 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(77) " "Verilog HDL assignment warning at Block_write_spi_mac.v(77): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208560092 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_MAC0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(95) " "Verilog HDL assignment warning at Block_write_spi_mac.v(95): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208560092 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_MAC0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Block_write_spi_mac.v(112) " "Verilog HDL assignment warning at Block_write_spi_mac.v(112): truncated value with size 2 to match size of target (1)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208560094 "|top_module|eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_MAC0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_mac eth_1g_top:eth2\|Block_read_spi_mac:spi_rd_data_MAC0 " "Elaborating entity \"Block_read_spi_mac\" for hierarchy \"eth_1g_top:eth2\|Block_read_spi_mac:spi_rd_data_MAC0\"" {  } { { "eth_1g_top.v" "spi_rd_data_MAC0" { Text "F:/project_072_z/eth_1g_top.v" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208560127 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi_mac.v(29) " "Verilog HDL or VHDL warning at Block_read_spi_mac.v(29): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208560127 "|top_module|eth_1g_top:eth2|Block_read_spi_mac:spi_rd_data_MAC0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi_mac.v(61) " "Verilog HDL assignment warning at Block_read_spi_mac.v(61): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208560128 "|top_module|eth_1g_top:eth2|Block_read_spi_mac:spi_rd_data_MAC0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi_mac.v(88) " "Verilog HDL assignment warning at Block_read_spi_mac.v(88): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208560128 "|top_module|eth_1g_top:eth2|Block_read_spi_mac:spi_rd_data_MAC0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 Block_read_spi_mac.v(97) " "Verilog HDL assignment warning at Block_read_spi_mac.v(97): truncated value with size 4 to match size of target (1)" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208560130 "|top_module|eth_1g_top:eth2|Block_read_spi_mac:spi_rd_data_MAC0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi eth_1g_top:eth2\|Block_read_spi:spi_eth1 " "Elaborating entity \"Block_read_spi\" for hierarchy \"eth_1g_top:eth2\|Block_read_spi:spi_eth1\"" {  } { { "eth_1g_top.v" "spi_eth1" { Text "F:/project_072_z/eth_1g_top.v" 832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208560156 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208560157 "|top_module|eth_1g_top:eth2|Block_read_spi:spi_eth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208560158 "|top_module|eth_1g_top:eth2|Block_read_spi:spi_eth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208560158 "|top_module|eth_1g_top:eth2|Block_read_spi:spi_eth1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi_v2 eth_1g_top:eth2\|Block_write_spi_v2:spi_i2c_upr1 " "Elaborating entity \"Block_write_spi_v2\" for hierarchy \"eth_1g_top:eth2\|Block_write_spi_v2:spi_i2c_upr1\"" {  } { { "eth_1g_top.v" "spi_i2c_upr1" { Text "F:/project_072_z/eth_1g_top.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208560313 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi_v2.v(75) " "Verilog HDL assignment warning at block_write_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi_v2.v" "" { Text "F:/project_072_z/block_write_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208560314 "|top_module|eth_1g_top:eth2|Block_write_spi_v2:spi_i2c_upr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi_v2.v(93) " "Verilog HDL assignment warning at block_write_spi_v2.v(93): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi_v2.v" "" { Text "F:/project_072_z/block_write_spi_v2.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208560314 "|top_module|eth_1g_top:eth2|Block_write_spi_v2:spi_i2c_upr1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi eth_1g_top:eth2\|Block_read_spi:spi_i2c_rd1 " "Elaborating entity \"Block_read_spi\" for hierarchy \"eth_1g_top:eth2\|Block_read_spi:spi_i2c_rd1\"" {  } { { "eth_1g_top.v" "spi_i2c_rd1" { Text "F:/project_072_z/eth_1g_top.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208560388 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208560389 "|top_module|eth_1g_top:eth2|Block_read_spi:spi_i2c_rd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208560389 "|top_module|eth_1g_top:eth2|Block_read_spi:spi_i2c_rd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208560390 "|top_module|eth_1g_top:eth2|Block_read_spi:spi_i2c_rd1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cntr sdram_cntr:SDRAM_CNTR0 " "Elaborating entity \"sdram_cntr\" for hierarchy \"sdram_cntr:SDRAM_CNTR0\"" {  } { { "arria5_tst1.v" "SDRAM_CNTR0" { Text "F:/project_072_z/arria5_tst1.v" 2595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208560432 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_cntr.v(281) " "Verilog HDL assignment warning at sdram_cntr.v(281): truncated value with size 32 to match size of target (16)" {  } { { "sdram_cntr.v" "" { Text "F:/project_072_z/sdram_cntr.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208560435 "|top_module|sdram_cntr:SDRAM_CNTR0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_cntr.v(298) " "Verilog HDL assignment warning at sdram_cntr.v(298): truncated value with size 32 to match size of target (16)" {  } { { "sdram_cntr.v" "" { Text "F:/project_072_z/sdram_cntr.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208560435 "|top_module|sdram_cntr:SDRAM_CNTR0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdram_cntr.v(319) " "Verilog HDL assignment warning at sdram_cntr.v(319): truncated value with size 32 to match size of target (13)" {  } { { "sdram_cntr.v" "" { Text "F:/project_072_z/sdram_cntr.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208560436 "|top_module|sdram_cntr:SDRAM_CNTR0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_cntr.v(375) " "Verilog HDL assignment warning at sdram_cntr.v(375): truncated value with size 32 to match size of target (16)" {  } { { "sdram_cntr.v" "" { Text "F:/project_072_z/sdram_cntr.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208560436 "|top_module|sdram_cntr:SDRAM_CNTR0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mk_upr sdram_mk_upr:u1 " "Elaborating entity \"sdram_mk_upr\" for hierarchy \"sdram_mk_upr:u1\"" {  } { { "arria5_tst1.v" "u1" { Text "F:/project_072_z/arria5_tst1.v" 2650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208560496 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adr_reg sdram_mk_upr.v(73) " "Verilog HDL or VHDL warning at sdram_mk_upr.v(73): object \"adr_reg\" assigned a value but never read" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208560496 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sch sdram_mk_upr.v(77) " "Verilog HDL or VHDL warning at sdram_mk_upr.v(77): object \"sch\" assigned a value but never read" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208560496 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N_BURST_r sdram_mk_upr.v(79) " "Verilog HDL or VHDL warning at sdram_mk_upr.v(79): object \"N_BURST_r\" assigned a value but never read" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208560496 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag sdram_mk_upr.v(80) " "Verilog HDL or VHDL warning at sdram_mk_upr.v(80): object \"flag\" assigned a value but never read" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208560496 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_new_data sdram_mk_upr.v(81) " "Verilog HDL or VHDL warning at sdram_mk_upr.v(81): object \"flag_new_data\" assigned a value but never read" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208560497 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_dqm sdram_mk_upr.v(82) " "Verilog HDL or VHDL warning at sdram_mk_upr.v(82): object \"reg_dqm\" assigned a value but never read" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208560497 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_en sdram_mk_upr.v(86) " "Verilog HDL or VHDL warning at sdram_mk_upr.v(86): object \"data_en\" assigned a value but never read" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208560497 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 sdram_mk_upr.v(73) " "Verilog HDL assignment warning at sdram_mk_upr.v(73): truncated value with size 32 to match size of target (25)" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208560497 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 sdram_mk_upr.v(91) " "Verilog HDL assignment warning at sdram_mk_upr.v(91): truncated value with size 11 to match size of target (10)" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208560497 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sdram_mk_upr.v(129) " "Verilog HDL assignment warning at sdram_mk_upr.v(129): truncated value with size 32 to match size of target (11)" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208560498 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sdram_mk_upr.v(130) " "Verilog HDL assignment warning at sdram_mk_upr.v(130): truncated value with size 32 to match size of target (11)" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208560498 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 sdram_mk_upr.v(144) " "Verilog HDL assignment warning at sdram_mk_upr.v(144): truncated value with size 11 to match size of target (10)" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208560499 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sdram_mk_upr.v(154) " "Verilog HDL assignment warning at sdram_mk_upr.v(154): truncated value with size 32 to match size of target (24)" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208560499 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sdram_mk_upr.v(182) " "Verilog HDL assignment warning at sdram_mk_upr.v(182): truncated value with size 32 to match size of target (11)" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208560500 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sdram_mk_upr.v(183) " "Verilog HDL assignment warning at sdram_mk_upr.v(183): truncated value with size 32 to match size of target (11)" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208560500 "|top_module|sdram_mk_upr:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_for_sdram_v1 mem_for_sdram_v1:m_rd " "Elaborating entity \"mem_for_sdram_v1\" for hierarchy \"mem_for_sdram_v1:m_rd\"" {  } { { "arria5_tst1.v" "m_rd" { Text "F:/project_072_z/arria5_tst1.v" 2662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208560538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_for_sdram_v1:m_rd\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_for_sdram_v1:m_rd\|altsyncram:altsyncram_component\"" {  } { { "mem_for_sdram_v1.v" "altsyncram_component" { Text "F:/project_072_z/mem_for_sdram_v1.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208560619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_for_sdram_v1:m_rd\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_for_sdram_v1:m_rd\|altsyncram:altsyncram_component\"" {  } { { "mem_for_sdram_v1.v" "" { Text "F:/project_072_z/mem_for_sdram_v1.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208560631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_for_sdram_v1:m_rd\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_for_sdram_v1:m_rd\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208560632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208560632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208560632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208560632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208560632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria V " "Parameter \"intended_device_family\" = \"Arria V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208560632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208560632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208560632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208560632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208560632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208560632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208560632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208560632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208560632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208560632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208560632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208560632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208560632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208560632 ""}  } { { "mem_for_sdram_v1.v" "" { Text "F:/project_072_z/mem_for_sdram_v1.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582208560632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9lt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9lt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9lt1 " "Found entity 1: altsyncram_9lt1" {  } { { "db/altsyncram_9lt1.tdf" "" { Text "F:/project_072_z/db/altsyncram_9lt1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208561269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208561269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9lt1 mem_for_sdram_v1:m_rd\|altsyncram:altsyncram_component\|altsyncram_9lt1:auto_generated " "Elaborating entity \"altsyncram_9lt1\" for hierarchy \"mem_for_sdram_v1:m_rd\|altsyncram:altsyncram_component\|altsyncram_9lt1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208561291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi_mac Block_write_spi_mac:spi_test_sdram_wr " "Elaborating entity \"Block_write_spi_mac\" for hierarchy \"Block_write_spi_mac:spi_test_sdram_wr\"" {  } { { "arria5_tst1.v" "spi_test_sdram_wr" { Text "F:/project_072_z/arria5_tst1.v" 2683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208562572 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(77) " "Verilog HDL assignment warning at Block_write_spi_mac.v(77): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208562573 "|top_module|Block_write_spi_mac:spi_test_sdram_wr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(95) " "Verilog HDL assignment warning at Block_write_spi_mac.v(95): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208562573 "|top_module|Block_write_spi_mac:spi_test_sdram_wr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Block_write_spi_mac.v(112) " "Verilog HDL assignment warning at Block_write_spi_mac.v(112): truncated value with size 2 to match size of target (1)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208562574 "|top_module|Block_write_spi_mac:spi_test_sdram_wr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_read_data_MEM " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_read_data_MEM\"" {  } { { "arria5_tst1.v" "spi_read_data_MEM" { Text "F:/project_072_z/arria5_tst1.v" 2688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208562628 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582208562628 "|top_module|Block_read_spi:spi_read_data_MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208562629 "|top_module|Block_read_spi:spi_read_data_MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208562629 "|top_module|Block_read_spi:spi_read_data_MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi_mac Block_write_spi_mac:spi_adr_read_MEM " "Elaborating entity \"Block_write_spi_mac\" for hierarchy \"Block_write_spi_mac:spi_adr_read_MEM\"" {  } { { "arria5_tst1.v" "spi_adr_read_MEM" { Text "F:/project_072_z/arria5_tst1.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208562677 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(77) " "Verilog HDL assignment warning at Block_write_spi_mac.v(77): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208562678 "|top_module|Block_write_spi_mac:spi_adr_read_MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(95) " "Verilog HDL assignment warning at Block_write_spi_mac.v(95): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208562679 "|top_module|Block_write_spi_mac:spi_adr_read_MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Block_write_spi_mac.v(112) " "Verilog HDL assignment warning at Block_write_spi_mac.v(112): truncated value with size 2 to match size of target (1)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582208562680 "|top_module|Block_write_spi_mac:spi_adr_read_MEM"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "eth_1g_top:eth2\|locked_125 " "Net \"eth_1g_top:eth2\|locked_125\" is missing source, defaulting to GND" {  } { { "eth_1g_top.v" "locked_125" { Text "F:/project_072_z/eth_1g_top.v" 105 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208567717 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208567717 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "eth_1g_top:eth1\|locked_125 " "Net \"eth_1g_top:eth1\|locked_125\" is missing source, defaulting to GND" {  } { { "eth_1g_top.v" "locked_125" { Text "F:/project_072_z/eth_1g_top.v" 105 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568178 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568178 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568180 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568180 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568187 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568187 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568190 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568190 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568193 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568193 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568196 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568196 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "tx_analogreset transceiver_core 2 1 " "Port \"tx_analogreset\" on the entity instantiation of \"transceiver_core\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "custom_phy_dac/av_xcvr_custom_nr.sv" "transceiver_core" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_nr.sv" 332 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582208568426 "|top_module|custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568444 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568444 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568449 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568449 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568486 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568486 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568490 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568490 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568494 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568494 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568498 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568498 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568502 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568502 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568505 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568505 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568509 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568509 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568513 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568513 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568517 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568517 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568521 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568521 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "tx_analogreset transceiver_core 2 1 " "Port \"tx_analogreset\" on the entity instantiation of \"transceiver_core\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "custom_phy_dac/av_xcvr_custom_nr.sv" "transceiver_core" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_nr.sv" 332 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582208568741 "|top_module|custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568757 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568757 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568763 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568763 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568825 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568825 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568830 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568830 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568835 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568835 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568839 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568839 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568844 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568844 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568849 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568849 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568853 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568853 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568858 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568858 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568863 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568863 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568867 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568867 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568872 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568872 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568878 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568878 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568883 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568883 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568888 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568888 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568893 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568893 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568898 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568898 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568902 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568902 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568907 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568907 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568912 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568912 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568917 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568917 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568921 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568921 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208568939 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208568939 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "tx_analogreset transceiver_core 4 1 " "Port \"tx_analogreset\" on the entity instantiation of \"transceiver_core\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "custom_phy_4line/av_xcvr_custom_nr.sv" "transceiver_core" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 332 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582208569485 "|top_module|custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569487 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208569487 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569495 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569495 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569495 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569495 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569495 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569495 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208569495 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569503 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208569503 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569509 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208569509 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569513 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208569513 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569520 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569520 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569520 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569520 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569520 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569520 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569520 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208569520 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569526 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569526 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569526 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569526 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569526 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569526 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569526 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569526 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208569526 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569532 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569532 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569532 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569532 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569532 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569532 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569532 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569532 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208569532 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569539 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208569539 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569545 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569545 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208569545 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569551 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569551 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569551 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569551 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569551 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569551 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569551 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569551 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208569551 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569557 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208569557 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569563 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569563 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569563 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569563 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569563 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569563 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569563 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569563 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208569563 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569569 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569569 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569569 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569569 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569569 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569569 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569569 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569569 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208569569 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569575 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569575 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208569575 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569581 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569581 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208569581 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569599 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208569599 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208569599 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "tx_analogreset transceiver_core 4 1 " "Port \"tx_analogreset\" on the entity instantiation of \"transceiver_core\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "custom_phy_4line/av_xcvr_custom_nr.sv" "transceiver_core" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 332 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582208570127 "|top_module|custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570128 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570128 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570150 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570150 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570150 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570150 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570150 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570150 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570150 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570150 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570150 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570158 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570158 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570165 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570165 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570165 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570165 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570165 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570165 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570165 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570165 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570165 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570172 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570172 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570172 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570172 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570172 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570172 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570172 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570172 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570172 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570178 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570178 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570185 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570185 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570192 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570192 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570192 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570192 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570192 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570192 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570192 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570192 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570192 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570198 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570198 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570198 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570198 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570198 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570198 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570198 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570198 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570198 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570205 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570205 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570205 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570205 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570205 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570205 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570205 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570205 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570205 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570212 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570212 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570212 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570212 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570212 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570212 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570212 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570212 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570212 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570218 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570218 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570218 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570218 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570218 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570218 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570218 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570218 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570218 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570225 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570225 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570225 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570225 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570225 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570225 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570225 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570225 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570225 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570232 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570232 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570232 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570232 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570232 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570232 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570232 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570232 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570232 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570238 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570238 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570238 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570238 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570238 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570238 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570238 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570238 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570238 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570245 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570245 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570252 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570252 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570252 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570252 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570252 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570252 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570252 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570252 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570252 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570259 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570259 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570265 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570265 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570272 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570272 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570280 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570280 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570280 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570280 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570280 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570280 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570280 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570280 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570280 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570288 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570288 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570297 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570297 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570297 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570297 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570297 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570297 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570297 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570297 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570297 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570305 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570305 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570305 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570305 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570305 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570305 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570305 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570305 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570305 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570313 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570313 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570313 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570313 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570313 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570313 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570313 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570313 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570313 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570321 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570321 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570321 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570321 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570321 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570321 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570321 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570321 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570321 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570328 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570328 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570328 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570328 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570328 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570328 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570328 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570328 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570328 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570335 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570335 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570335 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570335 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570335 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570335 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570335 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570335 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570335 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570342 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570342 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570348 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570348 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570356 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570356 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570356 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570356 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570356 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570356 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570356 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570356 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570356 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570363 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570363 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570370 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570370 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570370 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570370 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570370 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570370 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570370 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570370 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570370 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570377 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570377 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570377 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570377 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570377 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570377 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570377 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570377 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570377 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570384 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570384 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570384 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570384 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570384 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570384 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570384 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570384 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570384 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570391 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570391 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570391 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570391 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570391 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570391 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570391 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570391 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570391 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570398 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570398 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570398 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570398 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570398 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570398 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570398 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570398 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570398 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570406 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570406 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570406 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570406 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570406 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570406 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570406 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570406 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570406 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570412 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570412 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570419 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570419 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570419 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570419 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570419 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570419 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570419 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570419 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570419 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570426 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570426 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570426 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570426 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570426 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570426 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570426 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570426 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570426 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570433 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570433 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570439 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570439 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570439 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570439 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570439 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570439 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570439 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570439 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570439 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570446 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570446 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570452 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570452 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570452 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570452 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570452 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570452 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570452 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570452 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570452 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570460 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570460 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570460 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570467 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570467 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570475 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570475 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570475 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570475 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570475 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570475 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570475 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570475 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570475 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570482 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570482 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570482 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570482 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570482 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570482 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570482 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570482 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570482 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570490 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570490 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570497 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570497 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570497 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570497 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570497 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570497 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570497 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570497 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570497 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1686 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_en " "Net \"wr_en\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "wr_en" { Text "F:/project_072_z/arria5_tst1.v" 2458 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582208570505 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582208570505 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[0\] " "Synthesized away node \"eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_psn1.tdf" "" { Text "F:/project_072_z/db/altsyncram_psn1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth1/altera_tse_tx_min_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth1/altera_tse_top_w_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth1/altera_eth_tse_mac.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.v" 1267 0 0 } } { "eth1/eth1_0002.v" "" { Text "F:/project_072_z/eth1/eth1_0002.v" 247 0 0 } } { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 769 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2519 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208575661 "|top_module|eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_psn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[1\] " "Synthesized away node \"eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_psn1.tdf" "" { Text "F:/project_072_z/db/altsyncram_psn1.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth1/altera_tse_tx_min_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth1/altera_tse_top_w_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth1/altera_eth_tse_mac.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.v" 1267 0 0 } } { "eth1/eth1_0002.v" "" { Text "F:/project_072_z/eth1/eth1_0002.v" 247 0 0 } } { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 769 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2519 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208575661 "|top_module|eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_psn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[2\] " "Synthesized away node \"eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_psn1.tdf" "" { Text "F:/project_072_z/db/altsyncram_psn1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth1/altera_tse_tx_min_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth1/altera_tse_top_w_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth1/altera_eth_tse_mac.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.v" 1267 0 0 } } { "eth1/eth1_0002.v" "" { Text "F:/project_072_z/eth1/eth1_0002.v" 247 0 0 } } { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 769 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2519 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208575661 "|top_module|eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_psn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[3\] " "Synthesized away node \"eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_psn1.tdf" "" { Text "F:/project_072_z/db/altsyncram_psn1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth1/altera_tse_tx_min_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth1/altera_tse_top_w_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth1/altera_eth_tse_mac.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.v" 1267 0 0 } } { "eth1/eth1_0002.v" "" { Text "F:/project_072_z/eth1/eth1_0002.v" 247 0 0 } } { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 769 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2519 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208575661 "|top_module|eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_psn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[4\] " "Synthesized away node \"eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_psn1.tdf" "" { Text "F:/project_072_z/db/altsyncram_psn1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth1/altera_tse_tx_min_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth1/altera_tse_top_w_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth1/altera_eth_tse_mac.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.v" 1267 0 0 } } { "eth1/eth1_0002.v" "" { Text "F:/project_072_z/eth1/eth1_0002.v" 247 0 0 } } { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 769 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2519 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208575661 "|top_module|eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_psn1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[5\] " "Synthesized away node \"eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_psn1.tdf" "" { Text "F:/project_072_z/db/altsyncram_psn1.tdf" 193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth1/altera_tse_tx_min_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth1/altera_tse_top_w_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth1/altera_eth_tse_mac.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.v" 1267 0 0 } } { "eth1/eth1_0002.v" "" { Text "F:/project_072_z/eth1/eth1_0002.v" 247 0 0 } } { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 769 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2519 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208575661 "|top_module|eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_psn1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[6\] " "Synthesized away node \"eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_psn1.tdf" "" { Text "F:/project_072_z/db/altsyncram_psn1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth1/altera_tse_tx_min_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth1/altera_tse_top_w_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth1/altera_eth_tse_mac.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.v" 1267 0 0 } } { "eth1/eth1_0002.v" "" { Text "F:/project_072_z/eth1/eth1_0002.v" 247 0 0 } } { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 769 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2519 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208575661 "|top_module|eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_psn1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[7\] " "Synthesized away node \"eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_psn1.tdf" "" { Text "F:/project_072_z/db/altsyncram_psn1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth1/altera_tse_tx_min_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth1/altera_tse_top_w_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth1/altera_eth_tse_mac.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.v" 1267 0 0 } } { "eth1/eth1_0002.v" "" { Text "F:/project_072_z/eth1/eth1_0002.v" 247 0 0 } } { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 769 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2519 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208575661 "|top_module|eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_psn1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[8\] " "Synthesized away node \"eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_psn1.tdf" "" { Text "F:/project_072_z/db/altsyncram_psn1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth1/altera_tse_tx_min_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth1/altera_tse_top_w_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth1/altera_eth_tse_mac.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.v" 1267 0 0 } } { "eth1/eth1_0002.v" "" { Text "F:/project_072_z/eth1/eth1_0002.v" 247 0 0 } } { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 769 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2519 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208575661 "|top_module|eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_psn1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[9\] " "Synthesized away node \"eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_psn1.tdf" "" { Text "F:/project_072_z/db/altsyncram_psn1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth1/altera_tse_tx_min_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth1/altera_tse_top_w_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth1/altera_eth_tse_mac.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.v" 1267 0 0 } } { "eth1/eth1_0002.v" "" { Text "F:/project_072_z/eth1/eth1_0002.v" 247 0 0 } } { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 769 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2519 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208575661 "|top_module|eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_psn1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_r2o1:auto_generated\|q_b\[39\] " "Synthesized away node \"eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_r2o1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_r2o1.tdf" "" { Text "F:/project_072_z/db/altsyncram_r2o1.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth1/altera_tse_a_fifo_opt_1246.v" "" { Text "F:/project_072_z/eth1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth1/altera_tse_rx_min_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth1/altera_tse_top_w_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth1/altera_eth_tse_mac.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.v" 1267 0 0 } } { "eth1/eth1_0002.v" "" { Text "F:/project_072_z/eth1/eth1_0002.v" 247 0 0 } } { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 769 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2519 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208575661 "|top_module|eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_r2o1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[0\] " "Synthesized away node \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_psn1.tdf" "" { Text "F:/project_072_z/db/altsyncram_psn1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth1/altera_tse_tx_min_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth1/altera_tse_top_w_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth1/altera_eth_tse_mac.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.v" 1267 0 0 } } { "eth1/eth1_0002.v" "" { Text "F:/project_072_z/eth1/eth1_0002.v" 247 0 0 } } { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 769 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2453 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208575661 "|top_module|eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_psn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[1\] " "Synthesized away node \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_psn1.tdf" "" { Text "F:/project_072_z/db/altsyncram_psn1.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth1/altera_tse_tx_min_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth1/altera_tse_top_w_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth1/altera_eth_tse_mac.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.v" 1267 0 0 } } { "eth1/eth1_0002.v" "" { Text "F:/project_072_z/eth1/eth1_0002.v" 247 0 0 } } { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 769 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2453 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208575661 "|top_module|eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_psn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[2\] " "Synthesized away node \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_psn1.tdf" "" { Text "F:/project_072_z/db/altsyncram_psn1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth1/altera_tse_tx_min_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth1/altera_tse_top_w_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth1/altera_eth_tse_mac.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.v" 1267 0 0 } } { "eth1/eth1_0002.v" "" { Text "F:/project_072_z/eth1/eth1_0002.v" 247 0 0 } } { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 769 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2453 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208575661 "|top_module|eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_psn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[3\] " "Synthesized away node \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_psn1.tdf" "" { Text "F:/project_072_z/db/altsyncram_psn1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth1/altera_tse_tx_min_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth1/altera_tse_top_w_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth1/altera_eth_tse_mac.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.v" 1267 0 0 } } { "eth1/eth1_0002.v" "" { Text "F:/project_072_z/eth1/eth1_0002.v" 247 0 0 } } { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 769 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2453 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208575661 "|top_module|eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_psn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[4\] " "Synthesized away node \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_psn1.tdf" "" { Text "F:/project_072_z/db/altsyncram_psn1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth1/altera_tse_tx_min_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth1/altera_tse_top_w_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth1/altera_eth_tse_mac.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.v" 1267 0 0 } } { "eth1/eth1_0002.v" "" { Text "F:/project_072_z/eth1/eth1_0002.v" 247 0 0 } } { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 769 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2453 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208575661 "|top_module|eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_psn1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[5\] " "Synthesized away node \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_psn1.tdf" "" { Text "F:/project_072_z/db/altsyncram_psn1.tdf" 193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth1/altera_tse_tx_min_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth1/altera_tse_top_w_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth1/altera_eth_tse_mac.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.v" 1267 0 0 } } { "eth1/eth1_0002.v" "" { Text "F:/project_072_z/eth1/eth1_0002.v" 247 0 0 } } { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 769 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2453 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208575661 "|top_module|eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_psn1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[6\] " "Synthesized away node \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_psn1.tdf" "" { Text "F:/project_072_z/db/altsyncram_psn1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth1/altera_tse_tx_min_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth1/altera_tse_top_w_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth1/altera_eth_tse_mac.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.v" 1267 0 0 } } { "eth1/eth1_0002.v" "" { Text "F:/project_072_z/eth1/eth1_0002.v" 247 0 0 } } { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 769 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2453 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208575661 "|top_module|eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_psn1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[7\] " "Synthesized away node \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_psn1.tdf" "" { Text "F:/project_072_z/db/altsyncram_psn1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth1/altera_tse_tx_min_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth1/altera_tse_top_w_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth1/altera_eth_tse_mac.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.v" 1267 0 0 } } { "eth1/eth1_0002.v" "" { Text "F:/project_072_z/eth1/eth1_0002.v" 247 0 0 } } { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 769 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2453 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208575661 "|top_module|eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_psn1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[8\] " "Synthesized away node \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_psn1.tdf" "" { Text "F:/project_072_z/db/altsyncram_psn1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth1/altera_tse_tx_min_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth1/altera_tse_top_w_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth1/altera_eth_tse_mac.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.v" 1267 0 0 } } { "eth1/eth1_0002.v" "" { Text "F:/project_072_z/eth1/eth1_0002.v" 247 0 0 } } { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 769 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2453 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208575661 "|top_module|eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_psn1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[9\] " "Synthesized away node \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_psn1.tdf" "" { Text "F:/project_072_z/db/altsyncram_psn1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth1/altera_tse_tx_min_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth1/altera_tse_top_w_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth1/altera_eth_tse_mac.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.v" 1267 0 0 } } { "eth1/eth1_0002.v" "" { Text "F:/project_072_z/eth1/eth1_0002.v" 247 0 0 } } { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 769 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2453 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208575661 "|top_module|eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_psn1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_r2o1:auto_generated\|q_b\[39\] " "Synthesized away node \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_r2o1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_r2o1.tdf" "" { Text "F:/project_072_z/db/altsyncram_r2o1.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth1/altera_tse_a_fifo_opt_1246.v" "" { Text "F:/project_072_z/eth1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth1/altera_tse_rx_min_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth1/altera_tse_top_w_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth1/altera_eth_tse_mac.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.v" 1267 0 0 } } { "eth1/eth1_0002.v" "" { Text "F:/project_072_z/eth1/eth1_0002.v" 247 0 0 } } { "eth_1g_top.v" "" { Text "F:/project_072_z/eth_1g_top.v" 769 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2453 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208575661 "|top_module|eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_r2o1:auto_generated|ram_block1a39"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1582208575661 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_240_120_0002:pll240_120_ADC2\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"pll_240_120_0002:pll240_120_ADC2\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "pll_240_120/pll_240_120_0002.v" "" { Text "F:/project_072_z/pll_240_120/pll_240_120_0002.v" 88 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 417 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208575661 "|top_module|pll_240_120_0002:pll240_120_ADC2|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "pll/pll_0002.v" "" { Text "F:/project_072_z/pll/pll_0002.v" 91 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 396 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208575661 "|top_module|pll_0002:pll_1|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1582208575661 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1582208575661 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_240_120_0002:pll240_120_ADC2\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "Synthesized away node \"pll_240_120_0002:pll240_120_ADC2\|altera_pll:altera_pll_i\|outclk_wire\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "pll_240_120/pll_240_120_0002.v" "" { Text "F:/project_072_z/pll_240_120/pll_240_120_0002.v" 88 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 417 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208575708 "|top_module|pll_240_120_0002:pll240_120_ADC2|altera_pll:altera_pll_i|general[0].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1582208575708 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1582208575708 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582208587223 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582208587272 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582208587321 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582208587370 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582208587419 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582208587469 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582208587524 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582208587575 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582208587624 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582208587672 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582208587722 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582208587771 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582208587820 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582208587869 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582208587920 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582208587973 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582208588022 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582208588071 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582208588120 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582208588169 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582208588218 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582208588267 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582208588315 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "No path is found satisfying assignment \"set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1582208588370 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1582208588551 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1582208592644 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1582208592644 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1582208592645 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1582208592645 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1582208592645 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1582208592645 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1582208592645 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1582208592645 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1582208592655 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1582208592655 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1582208592655 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1582208592655 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1582208592655 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1582208592655 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1582208592655 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1582208592655 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1582208592666 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1582208592666 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1582208592666 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1582208592666 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1582208592666 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1582208592666 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1582208592666 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1582208592666 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1582208592684 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1582208592684 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1582208592684 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1582208592684 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1582208592684 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1582208592684 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1582208592684 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1582208592684 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1582208592697 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1582208592697 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1582208592697 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1582208592697 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1582208592697 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1582208592697 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1582208592697 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1582208592697 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1582208592720 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1582208592720 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1582208592720 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1582208592720 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1582208592720 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1582208592720 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1582208592720 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1582208592720 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PHY_pll 15 " "Ignored 15 assignments for entity \"PHY_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595473 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595473 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595473 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595473 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_xcvr_reconfig 40 " "Ignored 40 assignments for entity \"alt_xcvr_reconfig\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595474 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic 19 " "Ignored 19 assignments for entity \"cic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595474 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic_cic_ii_0 59 " "Ignored 59 assignments for entity \"cic_cic_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595474 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "custom_phy 16 " "Ignored 16 assignments for entity \"custom_phy\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595474 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595474 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds 19 " "Ignored 19 assignments for entity \"dds\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595475 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds_nco_ii_0 32 " "Ignored 32 assignments for entity \"dds_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595475 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1 16 " "Ignored 16 assignments for entity \"eth1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595475 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595475 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595475 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595475 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir 16 " "Ignored 16 assignments for entity \"fir\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595478 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595478 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595478 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_0002 71 " "Ignored 71 assignments for entity \"fir_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595479 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2 16 " "Ignored 16 assignments for entity \"fir_v2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595479 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595479 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2_0002 71 " "Ignored 71 assignments for entity \"fir_v2_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595481 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test 19 " "Ignored 19 assignments for entity \"nco_test\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595481 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test_nco_ii_0 32 " "Ignored 32 assignments for entity \"nco_test_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595481 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_reconfig 16 " "Ignored 16 assignments for entity \"phy_reconfig\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595482 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595482 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595482 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595482 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_rst 15 " "Ignored 15 assignments for entity \"phy_rst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595483 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595483 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595485 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595485 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595486 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595486 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595486 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595486 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100_0002 318 " "Ignored 318 assignments for entity \"pll100_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595488 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125 16 " "Ignored 16 assignments for entity \"pll125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595488 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595488 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125_0002 318 " "Ignored 318 assignments for entity \"pll125_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595489 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120 16 " "Ignored 16 assignments for entity \"pll240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595490 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595490 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120_0002 318 " "Ignored 318 assignments for entity \"pll240_120_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595491 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96 16 " "Ignored 16 assignments for entity \"pll96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595492 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595492 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595492 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595492 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96_0002 318 " "Ignored 318 assignments for entity \"pll96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595493 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96 16 " "Ignored 16 assignments for entity \"pll_120_120_96_96_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595493 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595493 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96_0002 318 " "Ignored 318 assignments for entity \"pll_120_120_96_96_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125 16 " "Ignored 16 assignments for entity \"pll_125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595495 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595495 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595495 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595495 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1 16 " "Ignored 16 assignments for entity \"pll_125_120_96_96_96_v1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595497 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595497 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595497 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595497 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1_0002 317 " "Ignored 317 assignments for entity \"pll_125_120_96_96_96_v1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595499 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_240_120 16 " "Ignored 16 assignments for entity \"pll_240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595499 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595499 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595499 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595499 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96 16 " "Ignored 16 assignments for entity \"pll_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595501 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595501 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595501 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595501 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1 16 " "Ignored 16 assignments for entity \"pll_delay1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595502 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595502 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595502 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595502 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1_0002 318 " "Ignored 318 assignments for entity \"pll_delay1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595504 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans 16 " "Ignored 16 assignments for entity \"pll_gigtrans\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595504 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595504 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595504 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595504 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans_0002 318 " "Ignored 318 assignments for entity \"pll_gigtrans_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595506 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1 16 " "Ignored 16 assignments for entity \"pll_v040219_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595506 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595506 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1_0002 317 " "Ignored 317 assignments for entity \"pll_v040219_1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595507 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319 16 " "Ignored 16 assignments for entity \"pll_v070319\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595508 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595508 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319_0002 317 " "Ignored 317 assignments for entity \"pll_v070319_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595509 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reconfig_phy1 16 " "Ignored 16 assignments for entity \"reconfig_phy1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1582208595510 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1582208595510 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PHY_pll 15 " "Ignored 15 assignments for entity \"PHY_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595540 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595540 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595540 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595540 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_xcvr_reconfig 40 " "Ignored 40 assignments for entity \"alt_xcvr_reconfig\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595540 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic 19 " "Ignored 19 assignments for entity \"cic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595540 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic_cic_ii_0 59 " "Ignored 59 assignments for entity \"cic_cic_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595540 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "custom_phy 16 " "Ignored 16 assignments for entity \"custom_phy\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595540 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595540 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595540 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595540 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds 19 " "Ignored 19 assignments for entity \"dds\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595541 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds_nco_ii_0 32 " "Ignored 32 assignments for entity \"dds_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595541 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1 16 " "Ignored 16 assignments for entity \"eth1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595541 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595541 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595541 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595541 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir 16 " "Ignored 16 assignments for entity \"fir\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595543 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595543 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595543 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595543 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_0002 71 " "Ignored 71 assignments for entity \"fir_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595544 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2 16 " "Ignored 16 assignments for entity \"fir_v2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595544 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595544 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2_0002 71 " "Ignored 71 assignments for entity \"fir_v2_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595546 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test 19 " "Ignored 19 assignments for entity \"nco_test\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595546 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test_nco_ii_0 32 " "Ignored 32 assignments for entity \"nco_test_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595546 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_reconfig 16 " "Ignored 16 assignments for entity \"phy_reconfig\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595547 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595547 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595547 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595547 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_rst 15 " "Ignored 15 assignments for entity \"phy_rst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595548 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595548 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595548 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595548 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595550 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595550 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595550 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595550 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595551 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595551 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100_0002 318 " "Ignored 318 assignments for entity \"pll100_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595553 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125 16 " "Ignored 16 assignments for entity \"pll125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595553 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595553 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595553 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595553 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125_0002 318 " "Ignored 318 assignments for entity \"pll125_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595554 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120 16 " "Ignored 16 assignments for entity \"pll240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595555 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595555 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595555 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595555 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120_0002 318 " "Ignored 318 assignments for entity \"pll240_120_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595556 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96 16 " "Ignored 16 assignments for entity \"pll96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595557 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595557 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595557 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595557 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96_0002 318 " "Ignored 318 assignments for entity \"pll96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595558 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96 16 " "Ignored 16 assignments for entity \"pll_120_120_96_96_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595558 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595558 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595558 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595558 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96_0002 318 " "Ignored 318 assignments for entity \"pll_120_120_96_96_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595560 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125 16 " "Ignored 16 assignments for entity \"pll_125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595560 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595560 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595560 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595560 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1 16 " "Ignored 16 assignments for entity \"pll_125_120_96_96_96_v1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595562 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595562 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595562 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595562 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1_0002 317 " "Ignored 317 assignments for entity \"pll_125_120_96_96_96_v1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595564 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_240_120 16 " "Ignored 16 assignments for entity \"pll_240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595564 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595564 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595564 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595564 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96 16 " "Ignored 16 assignments for entity \"pll_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595566 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595566 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595566 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595566 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1 16 " "Ignored 16 assignments for entity \"pll_delay1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595567 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595567 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595567 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595567 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1_0002 318 " "Ignored 318 assignments for entity \"pll_delay1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595569 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans 16 " "Ignored 16 assignments for entity \"pll_gigtrans\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595569 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595569 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595569 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595569 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans_0002 318 " "Ignored 318 assignments for entity \"pll_gigtrans_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595571 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1 16 " "Ignored 16 assignments for entity \"pll_v040219_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595571 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595571 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595571 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595571 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1_0002 317 " "Ignored 317 assignments for entity \"pll_v040219_1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595572 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319 16 " "Ignored 16 assignments for entity \"pll_v070319\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595573 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595573 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595573 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595573 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319_0002 317 " "Ignored 317 assignments for entity \"pll_v070319_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595574 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reconfig_phy1 16 " "Ignored 16 assignments for entity \"reconfig_phy1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595575 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595575 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1582208595575 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1582208595575 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PHY_pll 15 " "Ignored 15 assignments for entity \"PHY_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595589 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595589 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595589 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595589 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_xcvr_reconfig 40 " "Ignored 40 assignments for entity \"alt_xcvr_reconfig\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595589 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic 19 " "Ignored 19 assignments for entity \"cic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595589 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic_cic_ii_0 59 " "Ignored 59 assignments for entity \"cic_cic_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595589 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "custom_phy 16 " "Ignored 16 assignments for entity \"custom_phy\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595590 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595590 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595590 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595590 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds 19 " "Ignored 19 assignments for entity \"dds\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595590 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds_nco_ii_0 32 " "Ignored 32 assignments for entity \"dds_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595590 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1 16 " "Ignored 16 assignments for entity \"eth1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595590 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595590 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595590 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595590 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir 16 " "Ignored 16 assignments for entity \"fir\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595592 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595592 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595592 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595592 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_0002 71 " "Ignored 71 assignments for entity \"fir_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595593 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2 16 " "Ignored 16 assignments for entity \"fir_v2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595593 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595593 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595593 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595593 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2_0002 71 " "Ignored 71 assignments for entity \"fir_v2_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595595 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test 19 " "Ignored 19 assignments for entity \"nco_test\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595595 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test_nco_ii_0 32 " "Ignored 32 assignments for entity \"nco_test_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595595 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_reconfig 16 " "Ignored 16 assignments for entity \"phy_reconfig\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595596 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595596 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595596 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595596 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_rst 15 " "Ignored 15 assignments for entity \"phy_rst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595597 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595597 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595599 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595599 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595599 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595599 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595600 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595600 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595600 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595600 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100_0002 318 " "Ignored 318 assignments for entity \"pll100_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595602 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125 16 " "Ignored 16 assignments for entity \"pll125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595602 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595602 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595602 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595602 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125_0002 318 " "Ignored 318 assignments for entity \"pll125_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595603 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120 16 " "Ignored 16 assignments for entity \"pll240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595604 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120_0002 318 " "Ignored 318 assignments for entity \"pll240_120_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595605 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96 16 " "Ignored 16 assignments for entity \"pll96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595606 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595606 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595606 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595606 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96_0002 318 " "Ignored 318 assignments for entity \"pll96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595607 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96 16 " "Ignored 16 assignments for entity \"pll_120_120_96_96_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595607 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595607 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595607 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595607 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96_0002 318 " "Ignored 318 assignments for entity \"pll_120_120_96_96_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595609 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125 16 " "Ignored 16 assignments for entity \"pll_125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595609 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595609 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595609 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595609 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1 16 " "Ignored 16 assignments for entity \"pll_125_120_96_96_96_v1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595611 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595611 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595611 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595611 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1_0002 317 " "Ignored 317 assignments for entity \"pll_125_120_96_96_96_v1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595613 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_240_120 16 " "Ignored 16 assignments for entity \"pll_240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595613 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595613 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595613 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595613 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96 16 " "Ignored 16 assignments for entity \"pll_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595615 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595615 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595615 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595615 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1 16 " "Ignored 16 assignments for entity \"pll_delay1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595616 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595616 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595616 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595616 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1_0002 318 " "Ignored 318 assignments for entity \"pll_delay1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595618 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans 16 " "Ignored 16 assignments for entity \"pll_gigtrans\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595618 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595618 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595618 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595618 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans_0002 318 " "Ignored 318 assignments for entity \"pll_gigtrans_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595620 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1 16 " "Ignored 16 assignments for entity \"pll_v040219_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595620 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595620 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595620 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595620 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1_0002 317 " "Ignored 317 assignments for entity \"pll_v040219_1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595621 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319 16 " "Ignored 16 assignments for entity \"pll_v070319\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595622 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595622 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319_0002 317 " "Ignored 317 assignments for entity \"pll_v070319_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595623 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reconfig_phy1 16 " "Ignored 16 assignments for entity \"reconfig_phy1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1582208595624 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1582208595624 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PHY_pll 15 " "Ignored 15 assignments for entity \"PHY_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595657 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595657 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595657 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595657 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_xcvr_reconfig 40 " "Ignored 40 assignments for entity \"alt_xcvr_reconfig\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595657 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic 19 " "Ignored 19 assignments for entity \"cic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595657 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic_cic_ii_0 59 " "Ignored 59 assignments for entity \"cic_cic_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595657 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "custom_phy 16 " "Ignored 16 assignments for entity \"custom_phy\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595657 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595657 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595657 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595657 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds 19 " "Ignored 19 assignments for entity \"dds\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595658 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds_nco_ii_0 32 " "Ignored 32 assignments for entity \"dds_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595658 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1 16 " "Ignored 16 assignments for entity \"eth1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595658 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595658 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir 16 " "Ignored 16 assignments for entity \"fir\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595660 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595660 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_0002 71 " "Ignored 71 assignments for entity \"fir_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595661 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2 16 " "Ignored 16 assignments for entity \"fir_v2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595661 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595661 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595661 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595661 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2_0002 71 " "Ignored 71 assignments for entity \"fir_v2_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595663 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test 19 " "Ignored 19 assignments for entity \"nco_test\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595663 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test_nco_ii_0 32 " "Ignored 32 assignments for entity \"nco_test_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595663 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_reconfig 16 " "Ignored 16 assignments for entity \"phy_reconfig\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595664 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_rst 15 " "Ignored 15 assignments for entity \"phy_rst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595665 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595665 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595665 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595665 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595667 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595667 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595667 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595667 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595668 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595668 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595668 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595668 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100_0002 318 " "Ignored 318 assignments for entity \"pll100_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125 16 " "Ignored 16 assignments for entity \"pll125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595670 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595670 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595670 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125_0002 318 " "Ignored 318 assignments for entity \"pll125_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595671 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120 16 " "Ignored 16 assignments for entity \"pll240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595672 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595672 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595672 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595672 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120_0002 318 " "Ignored 318 assignments for entity \"pll240_120_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595673 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96 16 " "Ignored 16 assignments for entity \"pll96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595674 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595674 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595674 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595674 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96_0002 318 " "Ignored 318 assignments for entity \"pll96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595675 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96 16 " "Ignored 16 assignments for entity \"pll_120_120_96_96_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595675 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595675 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96_0002 318 " "Ignored 318 assignments for entity \"pll_120_120_96_96_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125 16 " "Ignored 16 assignments for entity \"pll_125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595677 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595677 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595677 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1 16 " "Ignored 16 assignments for entity \"pll_125_120_96_96_96_v1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595679 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595679 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595679 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595679 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1_0002 317 " "Ignored 317 assignments for entity \"pll_125_120_96_96_96_v1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595681 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_240_120 16 " "Ignored 16 assignments for entity \"pll_240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595681 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595681 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96 16 " "Ignored 16 assignments for entity \"pll_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595683 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595683 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595683 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595683 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1 16 " "Ignored 16 assignments for entity \"pll_delay1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595684 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595684 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595684 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595684 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1_0002 318 " "Ignored 318 assignments for entity \"pll_delay1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595686 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans 16 " "Ignored 16 assignments for entity \"pll_gigtrans\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595686 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595686 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595686 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595686 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans_0002 318 " "Ignored 318 assignments for entity \"pll_gigtrans_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595688 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1 16 " "Ignored 16 assignments for entity \"pll_v040219_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595688 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595688 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595688 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595688 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1_0002 317 " "Ignored 317 assignments for entity \"pll_v040219_1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595689 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319 16 " "Ignored 16 assignments for entity \"pll_v070319\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595690 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595690 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595690 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595690 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319_0002 317 " "Ignored 317 assignments for entity \"pll_v070319_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595691 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reconfig_phy1 16 " "Ignored 16 assignments for entity \"reconfig_phy1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595692 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595692 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1582208595692 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1582208595692 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PHY_pll 15 " "Ignored 15 assignments for entity \"PHY_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595900 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595900 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595900 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595900 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_xcvr_reconfig 40 " "Ignored 40 assignments for entity \"alt_xcvr_reconfig\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595900 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic 19 " "Ignored 19 assignments for entity \"cic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595900 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic_cic_ii_0 59 " "Ignored 59 assignments for entity \"cic_cic_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595900 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "custom_phy 16 " "Ignored 16 assignments for entity \"custom_phy\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595900 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595900 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595900 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595900 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds 19 " "Ignored 19 assignments for entity \"dds\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595901 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds_nco_ii_0 32 " "Ignored 32 assignments for entity \"dds_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595901 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1 16 " "Ignored 16 assignments for entity \"eth1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595901 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595901 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595901 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595901 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir 16 " "Ignored 16 assignments for entity \"fir\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595903 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595903 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_0002 71 " "Ignored 71 assignments for entity \"fir_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595904 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2 16 " "Ignored 16 assignments for entity \"fir_v2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595904 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595904 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595904 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595904 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2_0002 71 " "Ignored 71 assignments for entity \"fir_v2_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595906 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test 19 " "Ignored 19 assignments for entity \"nco_test\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595906 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test_nco_ii_0 32 " "Ignored 32 assignments for entity \"nco_test_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595906 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_reconfig 16 " "Ignored 16 assignments for entity \"phy_reconfig\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595907 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595907 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595907 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595907 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_rst 15 " "Ignored 15 assignments for entity \"phy_rst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595908 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595908 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595910 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595910 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595910 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595910 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595911 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595911 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100_0002 318 " "Ignored 318 assignments for entity \"pll100_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595913 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125 16 " "Ignored 16 assignments for entity \"pll125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595913 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595913 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595913 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595913 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125_0002 318 " "Ignored 318 assignments for entity \"pll125_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595914 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120 16 " "Ignored 16 assignments for entity \"pll240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595915 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595915 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595915 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595915 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120_0002 318 " "Ignored 318 assignments for entity \"pll240_120_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595916 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96 16 " "Ignored 16 assignments for entity \"pll96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595917 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595917 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595917 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595917 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96_0002 318 " "Ignored 318 assignments for entity \"pll96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595918 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96 16 " "Ignored 16 assignments for entity \"pll_120_120_96_96_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595918 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595918 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96_0002 318 " "Ignored 318 assignments for entity \"pll_120_120_96_96_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595920 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125 16 " "Ignored 16 assignments for entity \"pll_125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595920 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595920 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595920 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595920 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1 16 " "Ignored 16 assignments for entity \"pll_125_120_96_96_96_v1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595922 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595922 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1_0002 317 " "Ignored 317 assignments for entity \"pll_125_120_96_96_96_v1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595924 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_240_120 16 " "Ignored 16 assignments for entity \"pll_240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595924 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595924 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595924 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96 16 " "Ignored 16 assignments for entity \"pll_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595926 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595926 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595926 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595926 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1 16 " "Ignored 16 assignments for entity \"pll_delay1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595927 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595927 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595927 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595927 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1_0002 318 " "Ignored 318 assignments for entity \"pll_delay1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans 16 " "Ignored 16 assignments for entity \"pll_gigtrans\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595929 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595929 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595929 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans_0002 318 " "Ignored 318 assignments for entity \"pll_gigtrans_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595931 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1 16 " "Ignored 16 assignments for entity \"pll_v040219_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595931 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595931 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595931 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595931 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1_0002 317 " "Ignored 317 assignments for entity \"pll_v040219_1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595932 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319 16 " "Ignored 16 assignments for entity \"pll_v070319\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595933 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595933 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595933 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595933 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319_0002 317 " "Ignored 317 assignments for entity \"pll_v070319_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595934 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reconfig_phy1 16 " "Ignored 16 assignments for entity \"reconfig_phy1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595935 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595935 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1582208595935 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1582208595935 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PHY_pll 15 " "Ignored 15 assignments for entity \"PHY_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596006 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596006 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596006 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596006 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_xcvr_reconfig 40 " "Ignored 40 assignments for entity \"alt_xcvr_reconfig\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596006 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic 19 " "Ignored 19 assignments for entity \"cic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596006 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic_cic_ii_0 59 " "Ignored 59 assignments for entity \"cic_cic_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596006 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "custom_phy 16 " "Ignored 16 assignments for entity \"custom_phy\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596006 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596006 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596006 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596006 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds 19 " "Ignored 19 assignments for entity \"dds\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596007 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds_nco_ii_0 32 " "Ignored 32 assignments for entity \"dds_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596007 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1 16 " "Ignored 16 assignments for entity \"eth1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596007 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596007 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596007 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir 16 " "Ignored 16 assignments for entity \"fir\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596009 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596009 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596009 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596009 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_0002 71 " "Ignored 71 assignments for entity \"fir_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596010 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2 16 " "Ignored 16 assignments for entity \"fir_v2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596010 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596010 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596010 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596010 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2_0002 71 " "Ignored 71 assignments for entity \"fir_v2_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596012 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test 19 " "Ignored 19 assignments for entity \"nco_test\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596012 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test_nco_ii_0 32 " "Ignored 32 assignments for entity \"nco_test_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596012 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_reconfig 16 " "Ignored 16 assignments for entity \"phy_reconfig\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596013 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596013 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596013 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596013 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_rst 15 " "Ignored 15 assignments for entity \"phy_rst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596014 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596014 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596014 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596014 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596016 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596016 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596016 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596016 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596017 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596017 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596017 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596017 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100_0002 318 " "Ignored 318 assignments for entity \"pll100_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596019 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125 16 " "Ignored 16 assignments for entity \"pll125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596019 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596019 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125_0002 318 " "Ignored 318 assignments for entity \"pll125_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596020 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120 16 " "Ignored 16 assignments for entity \"pll240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596021 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596021 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120_0002 318 " "Ignored 318 assignments for entity \"pll240_120_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596022 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96 16 " "Ignored 16 assignments for entity \"pll96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596023 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596023 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96_0002 318 " "Ignored 318 assignments for entity \"pll96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596024 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96 16 " "Ignored 16 assignments for entity \"pll_120_120_96_96_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596024 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596024 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596024 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596024 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96_0002 318 " "Ignored 318 assignments for entity \"pll_120_120_96_96_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596026 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125 16 " "Ignored 16 assignments for entity \"pll_125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596026 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596026 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1 16 " "Ignored 16 assignments for entity \"pll_125_120_96_96_96_v1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596028 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596028 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596028 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596028 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1_0002 317 " "Ignored 317 assignments for entity \"pll_125_120_96_96_96_v1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596030 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_240_120 16 " "Ignored 16 assignments for entity \"pll_240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596030 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596030 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596030 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596030 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96 16 " "Ignored 16 assignments for entity \"pll_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596032 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596032 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1 16 " "Ignored 16 assignments for entity \"pll_delay1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596033 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596033 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596033 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596033 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1_0002 318 " "Ignored 318 assignments for entity \"pll_delay1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596035 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans 16 " "Ignored 16 assignments for entity \"pll_gigtrans\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596035 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596035 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596035 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596035 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans_0002 318 " "Ignored 318 assignments for entity \"pll_gigtrans_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596037 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1 16 " "Ignored 16 assignments for entity \"pll_v040219_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596037 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596037 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596037 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1_0002 317 " "Ignored 317 assignments for entity \"pll_v040219_1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596038 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319 16 " "Ignored 16 assignments for entity \"pll_v070319\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596039 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596039 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596039 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596039 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319_0002 317 " "Ignored 317 assignments for entity \"pll_v070319_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596040 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reconfig_phy1 16 " "Ignored 16 assignments for entity \"reconfig_phy1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596041 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596041 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1582208596041 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1582208596041 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adc2_jesd_rcv:adc2\|adc2_align:al2\|elastic_buffer:elastic1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adc2_jesd_rcv:adc2\|adc2_align:al2\|elastic_buffer:elastic1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adc2_jesd_rcv:adc2\|adc2_align:al2\|elastic_buffer:elastic0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adc2_jesd_rcv:adc2\|adc2_align:al2\|elastic_buffer:elastic0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adc2_jesd_rcv:adc2\|adc2_align:al1\|elastic_buffer:elastic1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adc2_jesd_rcv:adc2\|adc2_align:al1\|elastic_buffer:elastic1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adc2_jesd_rcv:adc2\|adc2_align:al1\|elastic_buffer:elastic0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adc2_jesd_rcv:adc2\|adc2_align:al1\|elastic_buffer:elastic0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adc1_jesd_rcv:adc1\|adc1_align:al2\|elastic_buffer:elastic1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adc1_jesd_rcv:adc1\|adc1_align:al2\|elastic_buffer:elastic1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adc1_jesd_rcv:adc1\|adc1_align:al2\|elastic_buffer:elastic0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adc1_jesd_rcv:adc1\|adc1_align:al2\|elastic_buffer:elastic0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adc1_jesd_rcv:adc1\|adc1_align:al1\|elastic_buffer:elastic1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adc1_jesd_rcv:adc1\|adc1_align:al1\|elastic_buffer:elastic1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adc1_jesd_rcv:adc1\|adc1_align:al1\|elastic_buffer:elastic0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adc1_jesd_rcv:adc1\|adc1_align:al1\|elastic_buffer:elastic0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "rst:reset008\|a_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"rst:reset008\|a_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 28 " "Parameter TAP_DISTANCE set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "rst:reset007\|a_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"rst:reset007\|a_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 26 " "Parameter TAP_DISTANCE set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "rst:reset005\|a_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"rst:reset005\|a_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 26 " "Parameter TAP_DISTANCE set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "rst:reset002\|a_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"rst:reset002\|a_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 28 " "Parameter TAP_DISTANCE set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|shift_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|shift_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|shift_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|shift_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582208597126 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208597126 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1582208597126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc1_jesd_rcv:adc1\|adc1_align:al2\|elastic_buffer:elastic1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"adc1_jesd_rcv:adc1\|adc1_align:al2\|elastic_buffer:elastic1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208597265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc1_jesd_rcv:adc1\|adc1_align:al2\|elastic_buffer:elastic1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"adc1_jesd_rcv:adc1\|adc1_align:al2\|elastic_buffer:elastic1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208597265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208597265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208597265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208597265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208597265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208597265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208597265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208597265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208597265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208597265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208597265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208597265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208597265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208597265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208597265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208597265 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582208597265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0pp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0pp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0pp1 " "Found entity 1: altsyncram_0pp1" {  } { { "db/altsyncram_0pp1.tdf" "" { Text "F:/project_072_z/db/altsyncram_0pp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208597933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208597933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rst:reset008\|altshift_taps:a_rtl_0 " "Elaborated megafunction instantiation \"rst:reset008\|altshift_taps:a_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208601159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rst:reset008\|altshift_taps:a_rtl_0 " "Instantiated megafunction \"rst:reset008\|altshift_taps:a_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208601159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 28 " "Parameter \"TAP_DISTANCE\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208601159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208601159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208601159 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582208601159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_7ou.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_7ou.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_7ou " "Found entity 1: shift_taps_7ou" {  } { { "db/shift_taps_7ou.tdf" "" { Text "F:/project_072_z/db/shift_taps_7ou.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208601582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208601582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bl91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bl91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bl91 " "Found entity 1: altsyncram_bl91" {  } { { "db/altsyncram_bl91.tdf" "" { Text "F:/project_072_z/db/altsyncram_bl91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208601798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208601798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kcf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kcf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kcf " "Found entity 1: cntr_kcf" {  } { { "db/cntr_kcf.tdf" "" { Text "F:/project_072_z/db/cntr_kcf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208602038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208602038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f2c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f2c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f2c " "Found entity 1: cmpr_f2c" {  } { { "db/cmpr_f2c.tdf" "" { Text "F:/project_072_z/db/cmpr_f2c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208602354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208602354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0 " "Elaborated megafunction instantiation \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208602667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0 " "Instantiated megafunction \"eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208602667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208602667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208602667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208602667 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582208602667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_h8v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_h8v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_h8v " "Found entity 1: shift_taps_h8v" {  } { { "db/shift_taps_h8v.tdf" "" { Text "F:/project_072_z/db/shift_taps_h8v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208603062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208603062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3k91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3k91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3k91 " "Found entity 1: altsyncram_3k91" {  } { { "db/altsyncram_3k91.tdf" "" { Text "F:/project_072_z/db/altsyncram_3k91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208603281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208603281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gbf " "Found entity 1: cntr_gbf" {  } { { "db/cntr_gbf.tdf" "" { Text "F:/project_072_z/db/cntr_gbf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208603510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208603510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rst:reset005\|altshift_taps:a_rtl_0 " "Elaborated megafunction instantiation \"rst:reset005\|altshift_taps:a_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208603864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rst:reset005\|altshift_taps:a_rtl_0 " "Instantiated megafunction \"rst:reset005\|altshift_taps:a_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208603864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 26 " "Parameter \"TAP_DISTANCE\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208603864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208603864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208603864 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582208603864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0ou.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0ou.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0ou " "Found entity 1: shift_taps_0ou" {  } { { "db/shift_taps_0ou.tdf" "" { Text "F:/project_072_z/db/shift_taps_0ou.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208604271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208604271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tk91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tk91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tk91 " "Found entity 1: altsyncram_tk91" {  } { { "db/altsyncram_tk91.tdf" "" { Text "F:/project_072_z/db/altsyncram_tk91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208604469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208604469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_icf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_icf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_icf " "Found entity 1: cntr_icf" {  } { { "db/cntr_icf.tdf" "" { Text "F:/project_072_z/db/cntr_icf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208604781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208604781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rst:reset007\|altshift_taps:a_rtl_0 " "Elaborated megafunction instantiation \"rst:reset007\|altshift_taps:a_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208605187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rst:reset007\|altshift_taps:a_rtl_0 " "Instantiated megafunction \"rst:reset007\|altshift_taps:a_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208605187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 26 " "Parameter \"TAP_DISTANCE\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208605187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208605187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208605187 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582208605187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_vnu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_vnu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_vnu " "Found entity 1: shift_taps_vnu" {  } { { "db/shift_taps_vnu.tdf" "" { Text "F:/project_072_z/db/shift_taps_vnu.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208605576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208605576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rk91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rk91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rk91 " "Found entity 1: altsyncram_rk91" {  } { { "db/altsyncram_rk91.tdf" "" { Text "F:/project_072_z/db/altsyncram_rk91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208605835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208605835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rst:reset002\|altshift_taps:a_rtl_0 " "Elaborated megafunction instantiation \"rst:reset002\|altshift_taps:a_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208609920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rst:reset002\|altshift_taps:a_rtl_0 " "Instantiated megafunction \"rst:reset002\|altshift_taps:a_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208609920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 28 " "Parameter \"TAP_DISTANCE\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208609920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208609920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582208609920 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582208609920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_2ou.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_2ou.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_2ou " "Found entity 1: shift_taps_2ou" {  } { { "db/shift_taps_2ou.tdf" "" { Text "F:/project_072_z/db/shift_taps_2ou.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208610214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208610214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0l91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0l91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0l91 " "Found entity 1: altsyncram_0l91" {  } { { "db/altsyncram_0l91.tdf" "" { Text "F:/project_072_z/db/altsyncram_0l91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582208610339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208610339 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "75 " "75 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1582208611362 ""}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO_HDR" "" "WYSIWYG I/O primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "bufi1:bufi1_inst2\|bufi1_iobuf_in_1qh:bufi1_iobuf_in_1qh_component\|wire_ibufa_o\[0\] " "WYSIWYG I/O primitive \"bufi1:bufi1_inst2\|bufi1_iobuf_in_1qh:bufi1_iobuf_in_1qh_component\|wire_ibufa_o\[0\]\" converted to equivalent logic" {  } { { "bufi1.v" "" { Text "F:/project_072_z/bufi1.v" 69 -1 0 } } { "bufi1.v" "" { Text "F:/project_072_z/bufi1.v" 95 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1897 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1582208613120 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "bufi5:bufi5_inst\|bufi5_iobuf_in_5qh:bufi5_iobuf_in_5qh_component\|wire_ibufa_o\[4\] " "WYSIWYG I/O primitive \"bufi5:bufi5_inst\|bufi5_iobuf_in_5qh:bufi5_iobuf_in_5qh_component\|wire_ibufa_o\[4\]\" converted to equivalent logic" {  } { { "bufi5.v" "" { Text "F:/project_072_z/bufi5.v" 141 -1 0 } } { "bufi5.v" "" { Text "F:/project_072_z/bufi5.v" 169 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1172 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1582208613120 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "bufi5:bufi5_inst\|bufi5_iobuf_in_5qh:bufi5_iobuf_in_5qh_component\|wire_ibufa_o\[3\] " "WYSIWYG I/O primitive \"bufi5:bufi5_inst\|bufi5_iobuf_in_5qh:bufi5_iobuf_in_5qh_component\|wire_ibufa_o\[3\]\" converted to equivalent logic" {  } { { "bufi5.v" "" { Text "F:/project_072_z/bufi5.v" 123 -1 0 } } { "bufi5.v" "" { Text "F:/project_072_z/bufi5.v" 169 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1172 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1582208613120 ""}  } {  } 0 17012 "WYSIWYG I/O primitives converted to equivalent logic" 0 0 "Analysis & Synthesis" 0 -1 1582208613120 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1582208615614 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1582208615614 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1582208615615 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1582208615615 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1582208615615 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1582208615615 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1582208615615 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1582208615615 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1582208615631 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1582208615631 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1582208615631 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1582208615631 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1582208615631 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1582208615631 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1582208615631 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1582208615631 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1582208615633 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1582208615633 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1582208615633 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1582208615633 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1582208615633 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1582208615633 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1582208615633 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1582208615633 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1582208615636 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1582208615636 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1582208615636 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1582208615636 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1582208615636 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1582208615636 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1582208615636 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1582208615636 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1582208615642 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1582208615642 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1582208615643 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1582208615643 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1582208615643 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1582208615643 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1582208615643 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1582208615643 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1582208615658 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1582208615658 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1582208615658 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1582208615658 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1582208615658 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1582208615658 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1582208615658 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1582208615658 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rst:reset005\|altshift_taps:a_rtl_0\|shift_taps_0ou:auto_generated\|altsyncram_tk91:altsyncram5\|ram_block6a2 " "Synthesized away node \"rst:reset005\|altshift_taps:a_rtl_0\|shift_taps_0ou:auto_generated\|altsyncram_tk91:altsyncram5\|ram_block6a2\"" {  } { { "db/altsyncram_tk91.tdf" "" { Text "F:/project_072_z/db/altsyncram_tk91.tdf" 100 2 0 } } { "db/shift_taps_0ou.tdf" "" { Text "F:/project_072_z/db/shift_taps_0ou.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208621039 "|top_module|rst:reset005|altshift_taps:a_rtl_0|shift_taps_0ou:auto_generated|altsyncram_tk91:altsyncram5|ram_block6a2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1582208621039 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1582208621039 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "WDATA_MK1 GND " "Pin \"WDATA_MK1\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582208621045 "|top_module|WDATA_MK1"} { "Warning" "WMLS_MLS_STUCK_PIN" "WDATA_MK3 GND " "Pin \"WDATA_MK3\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582208621045 "|top_module|WDATA_MK3"} { "Warning" "WMLS_MLS_STUCK_PIN" "WDATA_MK4 GND " "Pin \"WDATA_MK4\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582208621045 "|top_module|WDATA_MK4"} { "Warning" "WMLS_MLS_STUCK_PIN" "WDATA_MK5 GND " "Pin \"WDATA_MK5\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582208621045 "|top_module|WDATA_MK5"} { "Warning" "WMLS_MLS_STUCK_PIN" "WDATA_MK6 GND " "Pin \"WDATA_MK6\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582208621045 "|top_module|WDATA_MK6"} { "Warning" "WMLS_MLS_STUCK_PIN" "WDATA_MK7 GND " "Pin \"WDATA_MK7\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582208621045 "|top_module|WDATA_MK7"} { "Warning" "WMLS_MLS_STUCK_PIN" "OK_BUS GND " "Pin \"OK_BUS\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582208621045 "|top_module|OK_BUS"} { "Warning" "WMLS_MLS_STUCK_PIN" "RATE1_SELECTION VCC " "Pin \"RATE1_SELECTION\" is stuck at VCC" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582208621045 "|top_module|RATE1_SELECTION"} { "Warning" "WMLS_MLS_STUCK_PIN" "SFP1_TX_DISABLE GND " "Pin \"SFP1_TX_DISABLE\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582208621045 "|top_module|SFP1_TX_DISABLE"} { "Warning" "WMLS_MLS_STUCK_PIN" "RATE2_SELECTION VCC " "Pin \"RATE2_SELECTION\" is stuck at VCC" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 295 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582208621045 "|top_module|RATE2_SELECTION"} { "Warning" "WMLS_MLS_STUCK_PIN" "SFP2_TX_DISABLE GND " "Pin \"SFP2_TX_DISABLE\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 296 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582208621045 "|top_module|SFP2_TX_DISABLE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ABE0 GND " "Pin \"ABE0\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 316 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582208621045 "|top_module|ABE0"} { "Warning" "WMLS_MLS_STUCK_PIN" "ABE1 GND " "Pin \"ABE1\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 321 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582208621045 "|top_module|ABE1"} { "Warning" "WMLS_MLS_STUCK_PIN" "SCKE VCC " "Pin \"SCKE\" is stuck at VCC" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 323 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582208621045 "|top_module|SCKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1582208621045 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "860 " "860 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1582208631308 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PHY_pll 15 " "Ignored 15 assignments for entity \"PHY_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632814 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632814 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632814 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632814 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_xcvr_reconfig 40 " "Ignored 40 assignments for entity \"alt_xcvr_reconfig\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632814 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic 19 " "Ignored 19 assignments for entity \"cic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632814 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic_cic_ii_0 59 " "Ignored 59 assignments for entity \"cic_cic_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632814 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "custom_phy 16 " "Ignored 16 assignments for entity \"custom_phy\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632814 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632814 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632814 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632814 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds 19 " "Ignored 19 assignments for entity \"dds\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632814 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds_nco_ii_0 32 " "Ignored 32 assignments for entity \"dds_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632814 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1 16 " "Ignored 16 assignments for entity \"eth1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632815 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632815 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632815 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632815 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir 16 " "Ignored 16 assignments for entity \"fir\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632815 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632815 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632815 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632815 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_0002 71 " "Ignored 71 assignments for entity \"fir_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632815 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2 16 " "Ignored 16 assignments for entity \"fir_v2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632815 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632815 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632815 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632815 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2_0002 71 " "Ignored 71 assignments for entity \"fir_v2_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632815 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test 19 " "Ignored 19 assignments for entity \"nco_test\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632815 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test_nco_ii_0 32 " "Ignored 32 assignments for entity \"nco_test_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632815 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_reconfig 16 " "Ignored 16 assignments for entity \"phy_reconfig\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632816 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632816 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632816 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632816 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_rst 15 " "Ignored 15 assignments for entity \"phy_rst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632816 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632816 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632816 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632816 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632816 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632816 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632816 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632816 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632816 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632816 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632816 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632816 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100_0002 318 " "Ignored 318 assignments for entity \"pll100_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632817 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125 16 " "Ignored 16 assignments for entity \"pll125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632817 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632817 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632817 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632817 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125_0002 318 " "Ignored 318 assignments for entity \"pll125_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632817 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120 16 " "Ignored 16 assignments for entity \"pll240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632817 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632817 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632817 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632817 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120_0002 318 " "Ignored 318 assignments for entity \"pll240_120_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632817 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96 16 " "Ignored 16 assignments for entity \"pll96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632817 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632817 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632817 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632817 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96_0002 318 " "Ignored 318 assignments for entity \"pll96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632818 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96 16 " "Ignored 16 assignments for entity \"pll_120_120_96_96_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632818 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632818 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632818 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632818 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96_0002 318 " "Ignored 318 assignments for entity \"pll_120_120_96_96_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632818 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125 16 " "Ignored 16 assignments for entity \"pll_125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632818 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632818 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632818 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632818 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1 16 " "Ignored 16 assignments for entity \"pll_125_120_96_96_96_v1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632818 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632818 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632818 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632818 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1_0002 317 " "Ignored 317 assignments for entity \"pll_125_120_96_96_96_v1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632819 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_240_120 16 " "Ignored 16 assignments for entity \"pll_240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632819 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632819 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632819 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632819 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96 16 " "Ignored 16 assignments for entity \"pll_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632819 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632819 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632819 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632819 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1 16 " "Ignored 16 assignments for entity \"pll_delay1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632819 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632819 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632819 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632819 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1_0002 318 " "Ignored 318 assignments for entity \"pll_delay1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632819 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans 16 " "Ignored 16 assignments for entity \"pll_gigtrans\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632820 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632820 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632820 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632820 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans_0002 318 " "Ignored 318 assignments for entity \"pll_gigtrans_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632820 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1 16 " "Ignored 16 assignments for entity \"pll_v040219_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632820 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632820 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632820 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632820 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1_0002 317 " "Ignored 317 assignments for entity \"pll_v040219_1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632820 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319 16 " "Ignored 16 assignments for entity \"pll_v070319\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632820 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632820 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632820 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632820 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319_0002 317 " "Ignored 317 assignments for entity \"pll_v070319_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632821 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reconfig_phy1 16 " "Ignored 16 assignments for entity \"reconfig_phy1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632821 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632821 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1582208632821 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1582208632821 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/project_072_z/output_files/arria5_tst1.map.smsg " "Generated suppressed messages file F:/project_072_z/output_files/arria5_tst1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208637302 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "218 0 8 0 0 " "Adding 218 node(s), including 0 DDIO, 8 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1582208662362 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582208662362 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "22 " "Ignored 22 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "stat_rxrdp_empty " "Ignored Virtual Pin assignment to \"stat_rxrdp_empty\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1582208665503 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rxrdp_dav " "Ignored Virtual Pin assignment to \"rxrdp_dav\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1582208665503 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rxrdp_mty " "Ignored Virtual Pin assignment to \"rxrdp_mty\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1582208665503 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rxrdp_err " "Ignored Virtual Pin assignment to \"rxrdp_err\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1582208665503 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rxrdp_sop " "Ignored Virtual Pin assignment to \"rxrdp_sop\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1582208665503 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "txrdp_err " "Ignored Virtual Pin assignment to \"txrdp_err\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1582208665503 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "stat_rr_link " "Ignored Virtual Pin assignment to \"stat_rr_link\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1582208665503 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "txrdp_mty " "Ignored Virtual Pin assignment to \"txrdp_mty\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1582208665503 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "err_rr_rxrdp_oflw " "Ignored Virtual Pin assignment to \"err_rr_rxrdp_oflw\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1582208665503 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "txrdp_adr " "Ignored Virtual Pin assignment to \"txrdp_adr\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1582208665503 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rxrdp_ena " "Ignored Virtual Pin assignment to \"rxrdp_ena\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1582208665503 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "err_txrdp_oflw " "Ignored Virtual Pin assignment to \"err_txrdp_oflw\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1582208665503 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rxrdp_adr " "Ignored Virtual Pin assignment to \"rxrdp_adr\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1582208665503 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "txrdp_eop " "Ignored Virtual Pin assignment to \"txrdp_eop\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1582208665503 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "txrdp_dat " "Ignored Virtual Pin assignment to \"txrdp_dat\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1582208665503 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "txrdp_dav " "Ignored Virtual Pin assignment to \"txrdp_dav\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1582208665503 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rxrdp_val " "Ignored Virtual Pin assignment to \"rxrdp_val\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1582208665503 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "txrdp_ena " "Ignored Virtual Pin assignment to \"txrdp_ena\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1582208665503 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rxrdp_eop " "Ignored Virtual Pin assignment to \"rxrdp_eop\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1582208665503 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rxrdp_dat " "Ignored Virtual Pin assignment to \"rxrdp_dat\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1582208665503 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "txrdp_sop " "Ignored Virtual Pin assignment to \"txrdp_sop\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1582208665503 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ctrl_tc_force_train " "Ignored Virtual Pin assignment to \"ctrl_tc_force_train\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1582208665503 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1582208665503 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_100MHZ " "No output dependent on input pin \"clk_100MHZ\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208667209 "|top_module|clk_100MHZ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SYSREF5 " "No output dependent on input pin \"SYSREF5\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208667209 "|top_module|SYSREF5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SYSREF6 " "No output dependent on input pin \"SYSREF6\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208667209 "|top_module|SYSREF6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_SYNC1 " "No output dependent on input pin \"FPGA_SYNC1\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208667209 "|top_module|FPGA_SYNC1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FLASH_MISO_3V3 " "No output dependent on input pin \"FLASH_MISO_3V3\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 269 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208667209 "|top_module|FLASH_MISO_3V3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A2_OVRB_1V8 " "No output dependent on input pin \"A2_OVRB_1V8\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208667209 "|top_module|A2_OVRB_1V8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A2_OVRA_1V8 " "No output dependent on input pin \"A2_OVRA_1V8\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 234 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208667209 "|top_module|A2_OVRA_1V8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A1_OVRB_1V8 " "No output dependent on input pin \"A1_OVRB_1V8\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208667209 "|top_module|A1_OVRB_1V8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A1_OVRA_1V8 " "No output dependent on input pin \"A1_OVRA_1V8\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 222 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208667209 "|top_module|A1_OVRA_1V8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2_SYNC_N_CD " "No output dependent on input pin \"D2_SYNC_N_CD\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 216 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208667209 "|top_module|D2_SYNC_N_CD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2_SYNC_N_AB " "No output dependent on input pin \"D2_SYNC_N_AB\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 215 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208667209 "|top_module|D2_SYNC_N_AB"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1_SYNC_N_CD " "No output dependent on input pin \"D1_SYNC_N_CD\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 205 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208667209 "|top_module|D1_SYNC_N_CD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1_SYNC_N_AB " "No output dependent on input pin \"D1_SYNC_N_AB\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 204 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208667209 "|top_module|D1_SYNC_N_AB"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI3_CS " "No output dependent on input pin \"SPI3_CS\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208667209 "|top_module|SPI3_CS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SYS_REF " "No output dependent on input pin \"SYS_REF\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582208667209 "|top_module|SYS_REF"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1582208667209 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32254 " "Implemented 32254 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "82 " "Implemented 82 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1582208667320 ""} { "Info" "ICUT_CUT_TM_OPINS" "144 " "Implemented 144 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1582208667320 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1582208667320 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30732 " "Implemented 30732 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1582208667320 ""} { "Info" "ICUT_CUT_TM_RAMS" "1096 " "Implemented 1096 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1582208667320 ""} { "Info" "ICUT_CUT_TM_PLLS" "8 " "Implemented 8 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1582208667320 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1582208667320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2047 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2047 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1973 " "Peak virtual memory: 1973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582208667772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 20 17:24:27 2020 " "Processing ended: Thu Feb 20 17:24:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582208667772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:07 " "Elapsed time: 00:08:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582208667772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:07 " "Total CPU time (on all processors): 00:06:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582208667772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582208667772 ""}
