###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Mon Aug 19 14:05:59 2024
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: scan_clk
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 14
Nr. of Sinks                   : 350
Nr. of Buffer                  : 29
Nr. of Level (including gates) : 11
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): RegFile/RdData_reg[6]/CK 1542.3(ps)
Min trig. edge delay at sink(R): UART_RX_TOP/D1/current_state_reg[1]/CK 1424.4(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 1424.4~1542.3(ps)      0~100000(ps)        
Fall Phase Delay               : 1386.9~1647.2(ps)      0~100000(ps)        
Trig. Edge Skew                : 117.9(ps)              200(ps)             
Rise Skew                      : 117.9(ps)              
Fall Skew                      : 260.3(ps)              
Max. Rise Buffer Tran          : 421.8(ps)              400(ps)             
Max. Fall Buffer Tran          : 282.8(ps)              400(ps)             
Max. Rise Sink Tran            : 399.7(ps)              400(ps)             
Max. Fall Sink Tran            : 374.7(ps)              400(ps)             
Min. Rise Buffer Tran          : 22.1(ps)               0(ps)               
Min. Fall Buffer Tran          : 21(ps)                 0(ps)               
Min. Rise Sink Tran            : 51.5(ps)               0(ps)               
Min. Fall Sink Tran            : 50.4(ps)               0(ps)               

view setup1_analysis_view : skew = 117.9ps (required = 200ps)
view setup2_analysis_view : skew = 117.9ps (required = 200ps)
view setup3_analysis_view : skew = 117.9ps (required = 200ps)
view hold1_analysis_view : skew = 133ps (required = 200ps)
view hold2_analysis_view : skew = 133ps (required = 200ps)
view hold3_analysis_view : skew = 133ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
UART_SCAN_CLK__L5_I1/A           [421.8 282.8](ps)      400(ps)             



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: scan_clk [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 350
     Rise Delay	   : [1424.4(ps)  1542.3(ps)]
     Rise Skew	   : 117.9(ps)
     Fall Delay	   : [1386.9(ps)  1647.2(ps)]
     Fall Skew	   : 260.3(ps)


  Child Tree 1 from U1_mux2X1/U1/B: 
     nrSink : 93
     Rise Delay [1476.5(ps)  1533(ps)] Skew [56.5(ps)]
     Fall Delay[1479.9(ps)  1647.2(ps)] Skew=[167.3(ps)]


  Child Tree 2 from U3_mux2X1/U1/B: 
     nrSink : 48
     Rise Delay [1473.9(ps)  1485.9(ps)] Skew [12(ps)]
     Fall Delay[1425.5(ps)  1437.5(ps)] Skew=[12(ps)]


  Child Tree 3 from U2_mux2X1/U1/B: 
     nrSink : 27
     Rise Delay [1424.4(ps)  1427.9(ps)] Skew [3.5(ps)]
     Fall Delay[1386.9(ps)  1390.4(ps)] Skew=[3.5(ps)]


  Child Tree 4 from U0_mux2X1/U1/B: 
     nrSink : 257
     Rise Delay [1453.1(ps)  1542.3(ps)] Skew [89.2(ps)]
     Fall Delay[1411.5(ps)  1505.2(ps)] Skew=[93.7(ps)]


  Main Tree from scan_clk w/o tracing through gates: 
     nrSink : 0
     nrGate : 4


**** Sub Tree Report ****
INPUT_TERM: U1_mux2X1/U1/B [70.2(ps) 52.6(ps)]
OUTPUT_TERM: U1_mux2X1/U1/Y [402.6(ps) 393.2(ps)]

Main Tree: 
     nrSink         : 93
     Rise Delay	   : [1476.5(ps)  1533(ps)]
     Rise Skew	   : 56.5(ps)
     Fall Delay	   : [1479.9(ps)  1647.2(ps)]
     Fall Skew	   : 167.3(ps)


  Child Tree 1 from TX_CLK_DIV/div_clk_reg/CK: 
     nrSink : 48
     Rise Delay [1521(ps)  1533(ps)] Skew [12(ps)]
     Fall Delay[1635.2(ps)  1647.2(ps)] Skew=[12(ps)]


  Child Tree 2 from RX_CLK_DIV/div_clk_reg/CK: 
     nrSink : 27
     Rise Delay [1509.8(ps)  1513.3(ps)] Skew [3.5(ps)]
     Fall Delay[1628.5(ps)  1632(ps)] Skew=[3.5(ps)]


  Child Tree 3 from TX_CLK_DIV/U15/A: 
     nrSink : 48
     Rise Delay [1501.1(ps)  1513.1(ps)] Skew [12(ps)]
     Fall Delay[1498.4(ps)  1510.4(ps)] Skew=[12(ps)]


  Child Tree 4 from RX_CLK_DIV/U16/A: 
     nrSink : 27
     Rise Delay [1476.5(ps)  1480(ps)] Skew [3.5(ps)]
     Fall Delay[1479.9(ps)  1483.4(ps)] Skew=[3.5(ps)]


  Main Tree from U1_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 18
     nrGate : 4
     Rise Delay [1510.8(ps)  1511.5(ps)] Skew [0.7(ps)]
     Fall Delay [1486.7(ps)  1487.4(ps)] Skew=[0.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: TX_CLK_DIV/div_clk_reg/CK [404.1(ps) 394.7(ps)]
OUTPUT_TERM: TX_CLK_DIV/div_clk_reg/Q [857(ps) 924.7(ps)]

Main Tree: 
     nrSink         : 48
     Rise Delay	   : [1521(ps)  1533(ps)]
     Rise Skew	   : 12(ps)
     Fall Delay	   : [1635.2(ps)  1647.2(ps)]
     Fall Skew	   : 12(ps)


  Child Tree 1 from TX_CLK_DIV/U15/B: 
     nrSink : 48
     Rise Delay [1521(ps)  1533(ps)] Skew [12(ps)]
     Fall Delay[1635.2(ps)  1647.2(ps)] Skew=[12(ps)]


  Main Tree from TX_CLK_DIV/div_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: RX_CLK_DIV/div_clk_reg/CK [404.1(ps) 394.7(ps)]
OUTPUT_TERM: RX_CLK_DIV/div_clk_reg/Q [866.6(ps) 932.4(ps)]

Main Tree: 
     nrSink         : 27
     Rise Delay	   : [1509.8(ps)  1513.3(ps)]
     Rise Skew	   : 3.5(ps)
     Fall Delay	   : [1628.5(ps)  1632(ps)]
     Fall Skew	   : 3.5(ps)


  Child Tree 1 from RX_CLK_DIV/U16/B: 
     nrSink : 27
     Rise Delay [1509.8(ps)  1513.3(ps)] Skew [3.5(ps)]
     Fall Delay[1628.5(ps)  1632(ps)] Skew=[3.5(ps)]


  Main Tree from RX_CLK_DIV/div_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: TX_CLK_DIV/U15/B [857.2(ps) 924.9(ps)]
OUTPUT_TERM: TX_CLK_DIV/U15/Y [1028.6(ps) 1158.5(ps)]

Main Tree: 
     nrSink         : 48
     Rise Delay	   : [1521(ps)  1533(ps)]
     Rise Skew	   : 12(ps)
     Fall Delay	   : [1635.2(ps)  1647.2(ps)]
     Fall Skew	   : 12(ps)


  Child Tree 1 from U3_mux2X1/U1/A: 
     nrSink : 48
     Rise Delay [1521(ps)  1533(ps)] Skew [12(ps)]
     Fall Delay[1635.2(ps)  1647.2(ps)] Skew=[12(ps)]


  Main Tree from TX_CLK_DIV/U15/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: RX_CLK_DIV/U16/B [866.8(ps) 932.6(ps)]
OUTPUT_TERM: RX_CLK_DIV/U16/Y [1060(ps) 1185.1(ps)]

Main Tree: 
     nrSink         : 27
     Rise Delay	   : [1509.8(ps)  1513.3(ps)]
     Rise Skew	   : 3.5(ps)
     Fall Delay	   : [1628.5(ps)  1632(ps)]
     Fall Skew	   : 3.5(ps)


  Child Tree 1 from U2_mux2X1/U1/A: 
     nrSink : 27
     Rise Delay [1509.8(ps)  1513.3(ps)] Skew [3.5(ps)]
     Fall Delay[1628.5(ps)  1632(ps)] Skew=[3.5(ps)]


  Main Tree from RX_CLK_DIV/U16/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U3_mux2X1/U1/A [1028.7(ps) 1158.6(ps)]
OUTPUT_TERM: U3_mux2X1/U1/Y [1299.4(ps) 1437.4(ps)]

Main Tree: 
     nrSink         : 48
     Rise Delay	   : [1521(ps)  1533(ps)]
     Rise Skew	   : 12(ps)
     Fall Delay	   : [1635.2(ps)  1647.2(ps)]
     Fall Skew	   : 12(ps)


  Main Tree from U3_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 48
     nrGate : 0
     Rise Delay [1521(ps)  1533(ps)] Skew [12(ps)]
     Fall Delay [1635.2(ps)  1647.2(ps)] Skew=[12(ps)]


**** Sub Tree Report ****
INPUT_TERM: U2_mux2X1/U1/A [1060.3(ps) 1185.4(ps)]
OUTPUT_TERM: U2_mux2X1/U1/Y [1323.4(ps) 1460.4(ps)]

Main Tree: 
     nrSink         : 27
     Rise Delay	   : [1509.8(ps)  1513.3(ps)]
     Rise Skew	   : 3.5(ps)
     Fall Delay	   : [1628.5(ps)  1632(ps)]
     Fall Skew	   : 3.5(ps)


  Main Tree from U2_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 27
     nrGate : 0
     Rise Delay [1509.8(ps)  1513.3(ps)] Skew [3.5(ps)]
     Fall Delay [1628.5(ps)  1632(ps)] Skew=[3.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: U3_mux2X1/U1/B [955.4(ps) 896.6(ps)]
OUTPUT_TERM: U3_mux2X1/U1/Y [1252(ps) 1223.3(ps)]

Main Tree: 
     nrSink         : 48
     Rise Delay	   : [1473.9(ps)  1485.9(ps)]
     Rise Skew	   : 12(ps)
     Fall Delay	   : [1425.5(ps)  1437.5(ps)]
     Fall Skew	   : 12(ps)


  Main Tree from U3_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 48
     nrGate : 0
     Rise Delay [1473.9(ps)  1485.9(ps)] Skew [12(ps)]
     Fall Delay [1425.5(ps)  1437.5(ps)] Skew=[12(ps)]


**** Sub Tree Report ****
INPUT_TERM: U2_mux2X1/U1/B [955.4(ps) 896.6(ps)]
OUTPUT_TERM: U2_mux2X1/U1/Y [1237.6(ps) 1214.4(ps)]

Main Tree: 
     nrSink         : 27
     Rise Delay	   : [1424.4(ps)  1427.9(ps)]
     Rise Skew	   : 3.5(ps)
     Fall Delay	   : [1386.9(ps)  1390.4(ps)]
     Fall Skew	   : 3.5(ps)


  Main Tree from U2_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 27
     nrGate : 0
     Rise Delay [1424.4(ps)  1427.9(ps)] Skew [3.5(ps)]
     Fall Delay [1386.9(ps)  1390.4(ps)] Skew=[3.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: U0_mux2X1/U1/B [779.7(ps) 717.7(ps)]
OUTPUT_TERM: U0_mux2X1/U1/Y [1072.9(ps) 1052.9(ps)]

Main Tree: 
     nrSink         : 257
     Rise Delay	   : [1453.1(ps)  1542.3(ps)]
     Rise Skew	   : 89.2(ps)
     Fall Delay	   : [1411.5(ps)  1505.2(ps)]
     Fall Skew	   : 93.7(ps)


  Child Tree 1 from CLK_GATE/U0_TLATNCAX12M/CK: 
     nrSink : 17
     Rise Delay [1480.3(ps)  1483.1(ps)] Skew [2.8(ps)]
     Fall Delay[1411.5(ps)  1414.3(ps)] Skew=[2.8(ps)]


  Main Tree from U0_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 240
     nrGate : 1
     Rise Delay [1453.1(ps)  1542.3(ps)] Skew [89.2(ps)]
     Fall Delay [1416.7(ps)  1505.2(ps)] Skew=[88.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: TX_CLK_DIV/U15/A [875.5(ps) 849.8(ps)]
OUTPUT_TERM: TX_CLK_DIV/U15/Y [1009.7(ps) 1025.4(ps)]

Main Tree: 
     nrSink         : 48
     Rise Delay	   : [1501.1(ps)  1513.1(ps)]
     Rise Skew	   : 12(ps)
     Fall Delay	   : [1498.4(ps)  1510.4(ps)]
     Fall Skew	   : 12(ps)


  Child Tree 1 from U3_mux2X1/U1/A: 
     nrSink : 48
     Rise Delay [1501.1(ps)  1513.1(ps)] Skew [12(ps)]
     Fall Delay[1498.4(ps)  1510.4(ps)] Skew=[12(ps)]


  Main Tree from TX_CLK_DIV/U15/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: RX_CLK_DIV/U16/A [875.6(ps) 849.9(ps)]
OUTPUT_TERM: RX_CLK_DIV/U16/Y [1027.6(ps) 1040.4(ps)]

Main Tree: 
     nrSink         : 27
     Rise Delay	   : [1476.5(ps)  1480(ps)]
     Rise Skew	   : 3.5(ps)
     Fall Delay	   : [1479.9(ps)  1483.4(ps)]
     Fall Skew	   : 3.5(ps)


  Child Tree 1 from U2_mux2X1/U1/A: 
     nrSink : 27
     Rise Delay [1476.5(ps)  1480(ps)] Skew [3.5(ps)]
     Fall Delay[1479.9(ps)  1483.4(ps)] Skew=[3.5(ps)]


  Main Tree from RX_CLK_DIV/U16/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: CLK_GATE/U0_TLATNCAX12M/CK [1238.4(ps) 1205.7(ps)]
OUTPUT_TERM: CLK_GATE/U0_TLATNCAX12M/ECK [1478.6(ps) 1409.8(ps)]

Main Tree: 
     nrSink         : 17
     Rise Delay	   : [1480.3(ps)  1483.1(ps)]
     Rise Skew	   : 2.8(ps)
     Fall Delay	   : [1411.5(ps)  1414.3(ps)]
     Fall Skew	   : 2.8(ps)


  Main Tree from CLK_GATE/U0_TLATNCAX12M/ECK w/o tracing through gates: 
     nrSink : 17
     nrGate : 0
     Rise Delay [1480.3(ps)  1483.1(ps)] Skew [2.8(ps)]
     Fall Delay [1411.5(ps)  1414.3(ps)] Skew=[2.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: U3_mux2X1/U1/A [1009.8(ps) 1025.5(ps)]
OUTPUT_TERM: U3_mux2X1/U1/Y [1279.5(ps) 1300.6(ps)]

Main Tree: 
     nrSink         : 48
     Rise Delay	   : [1501.1(ps)  1513.1(ps)]
     Rise Skew	   : 12(ps)
     Fall Delay	   : [1498.4(ps)  1510.4(ps)]
     Fall Skew	   : 12(ps)


  Main Tree from U3_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 48
     nrGate : 0
     Rise Delay [1501.1(ps)  1513.1(ps)] Skew [12(ps)]
     Fall Delay [1498.4(ps)  1510.4(ps)] Skew=[12(ps)]


**** Sub Tree Report ****
INPUT_TERM: U2_mux2X1/U1/A [1027.9(ps) 1040.7(ps)]
OUTPUT_TERM: U2_mux2X1/U1/Y [1290.1(ps) 1311.8(ps)]

Main Tree: 
     nrSink         : 27
     Rise Delay	   : [1476.5(ps)  1480(ps)]
     Rise Skew	   : 3.5(ps)
     Fall Delay	   : [1479.9(ps)  1483.4(ps)]
     Fall Skew	   : 3.5(ps)


  Main Tree from U2_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 27
     nrGate : 0
     Rise Delay [1476.5(ps)  1480(ps)] Skew [3.5(ps)]
     Fall Delay [1479.9(ps)  1483.4(ps)] Skew=[3.5(ps)]


scan_clk (0 0) load=0.0500181(pf) 

scan_clk__L1_I0/A (0.0026 0.0026) 
scan_clk__L1_I0/Y (0.0251 0.0267) load=0.016526(pf) 

scan_clk__L2_I2/A (0.0254 0.027) 
scan_clk__L2_I2/Y (0.1054 0.1359) load=0.00305983(pf) 

scan_clk__L2_I1/A (0.0254 0.027) 
scan_clk__L2_I1/Y (0.1036 0.13) load=0.0037481(pf) 

scan_clk__L2_I0/A (0.0258 0.0274) 
scan_clk__L2_I0/Y (0.0701 0.0525) load=0.00315841(pf) 

scan_clk__L3_I1/A (0.1055 0.136) 
scan_clk__L3_I1/Y (0.3078 0.3332) load=0.0122207(pf) 

scan_clk__L3_I0/A (0.1037 0.1301) 
scan_clk__L3_I0/Y (0.2865 0.3098) load=0.0102411(pf) 

U1_mux2X1/U1/B (0.0702 0.0526) 
U1_mux2X1/U1/Y (0.4026 0.3932) load=0.0361978(pf) 

scan_clk__L4_I1/A (0.3087 0.3341) 
scan_clk__L4_I1/Y (0.5507 0.5773) load=0.0123563(pf) 

scan_clk__L4_I0/A (0.2871 0.3104) 
scan_clk__L4_I0/Y (0.5213 0.4484) load=0.0106061(pf) 

UART_SCAN_CLK__L1_I0/A (0.4039 0.3945) 
UART_SCAN_CLK__L1_I0/Y (0.5823 0.5493) load=0.0158153(pf) 

UART_SCAN_CLK__L1_I1/A (0.4044 0.395) 
UART_SCAN_CLK__L1_I1/Y (0.5455 0.5479) load=0.00742929(pf) 

TX_CLK_DIV/div_clk_reg/CK (0.4041 0.3947) 
TX_CLK_DIV/div_clk_reg/Q (0.857 0.9247) load=0.00634335(pf) 

RX_CLK_DIV/div_clk_reg/CK (0.4041 0.3947) 
RX_CLK_DIV/div_clk_reg/Q (0.8666 0.9324) load=0.00794411(pf) 

scan_clk__L5_I1/A (0.5515 0.5781) 
scan_clk__L5_I1/Y (0.8061 0.8328) load=0.0136681(pf) 

scan_clk__L5_I0/A (0.5219 0.449) 
scan_clk__L5_I0/Y (0.6488 0.6912) load=0.00962709(pf) 

UART_SCAN_CLK__L2_I0/A (0.5829 0.5499) 
UART_SCAN_CLK__L2_I0/Y (0.6842 0.6541) load=0.0145118(pf) 

UART_SCAN_CLK__L2_I1/A (0.5459 0.5483) 
UART_SCAN_CLK__L2_I1/Y (0.7395 0.7363) load=0.0112317(pf) 

TX_CLK_DIV/U15/B (0.8572 0.9249) 
TX_CLK_DIV/U15/Y (1.0286 1.1585) load=0.00397438(pf) 

RX_CLK_DIV/U16/B (0.8668 0.9326) 
RX_CLK_DIV/U16/Y (1.06 1.1851) load=0.00706108(pf) 

scan_clk__L6_I1/A (0.8071 0.8338) 
scan_clk__L6_I1/Y (0.9551 0.8963) load=0.00743258(pf) 

scan_clk__L6_I0/A (0.6494 0.6918) 
scan_clk__L6_I0/Y (0.7796 0.7176) load=0.00357485(pf) 

UART_SCAN_CLK__L3_I0/A (0.6844 0.6543) 
UART_SCAN_CLK__L3_I0/Y (0.7973 0.7713) load=0.0504874(pf) 

UART_SCAN_CLK__L3_I1/A (0.7402 0.737) 
UART_SCAN_CLK__L3_I1/Y (0.9669 0.9158) load=0.0117792(pf) 

U3_mux2X1/U1/A (1.0287 1.1586) 
U3_mux2X1/U1/Y (1.2994 1.4374) load=0.026374(pf) 

U2_mux2X1/U1/A (1.0603 1.1854) 
U2_mux2X1/U1/Y (1.3234 1.4604) load=0.0236365(pf) 

U3_mux2X1/U1/B (0.9554 0.8966) 
U3_mux2X1/U1/Y (1.252 1.2233) load=0.026374(pf) 

U2_mux2X1/U1/B (0.9554 0.8966) 
U2_mux2X1/U1/Y (1.2376 1.2144) load=0.0236365(pf) 

U0_mux2X1/U1/B (0.7797 0.7177) 
U0_mux2X1/U1/Y (1.0729 1.0529) load=0.0706712(pf) 

UART_SCAN_CLK__L4_I0/A (0.8005 0.7745) 
UART_SCAN_CLK__L4_I0/Y (0.8173 0.8455) load=0.037996(pf) 

UART_SCAN_CLK__L4_I1/A (0.9677 0.9166) 
UART_SCAN_CLK__L4_I1/Y (1.2147 1.2089) load=0.0170146(pf) 

UART_TX_SCAN_CLK__L1_I0/A (1.302 1.44) 
UART_TX_SCAN_CLK__L1_I0/Y (1.5172 1.6314) load=0.163374(pf) 

UART_RX_SCAN_CLK__L1_I0/A (1.3254 1.4624) 
UART_RX_SCAN_CLK__L1_I0/Y (1.5068 1.6255) load=0.0846253(pf) 

UART_TX_SCAN_CLK__L1_I0/A (1.2546 1.2259) 
UART_TX_SCAN_CLK__L1_I0/Y (1.4701 1.4217) load=0.163374(pf) 

UART_RX_SCAN_CLK__L1_I0/A (1.2396 1.2164) 
UART_RX_SCAN_CLK__L1_I0/Y (1.4214 1.3839) load=0.0846253(pf) 

REF_SCAN_CLK__L1_I0/A (1.0863 1.0662) 
REF_SCAN_CLK__L1_I0/Y (1.1614 1.1927) load=0.0962807(pf) 

UART_SCAN_CLK__L5_I0/A (0.8184 0.8466) 
UART_SCAN_CLK__L5_I0/Y (0.8752 0.8495) load=0.0110824(pf) 

UART_SCAN_CLK__L5_I1/A (1.2154 1.2096) 
UART_SCAN_CLK__L5_I1/Y (1.4139 1.3903) load=0.0486103(pf) 

UART_TX_TOP/F1/current_state_reg[3]/CK (1.533 1.6472) 

UART_TX_TOP/flag_reg/CK (1.5314 1.6456) 

UART_TX_TOP/S1/temp_registers_reg[7]/CK (1.5308 1.645) 

UART_TX_TOP/S1/temp_registers_reg[6]/CK (1.5304 1.6446) 

UART_TX_TOP/S1/temp_registers_reg[5]/CK (1.5301 1.6443) 

UART_TX_TOP/S1/temp_registers_reg[4]/CK (1.5311 1.6452) 

UART_TX_TOP/S1/temp_registers_reg[3]/CK (1.5311 1.6452) 

UART_TX_TOP/S1/temp_registers_reg[2]/CK (1.5313 1.6455) 

UART_TX_TOP/S1/temp_registers_reg[1]/CK (1.5313 1.6455) 

UART_TX_TOP/S1/temp_registers_reg[0]/CK (1.5312 1.6454) 

UART_TX_TOP/S1/count_reg[3]/CK (1.5328 1.647) 

UART_TX_TOP/S1/count_reg[2]/CK (1.5313 1.6455) 

UART_TX_TOP/S1/count_reg[1]/CK (1.5313 1.6454) 

UART_TX_TOP/S1/count_reg[0]/CK (1.532 1.6462) 

UART_TX_TOP/S1/S_DATA_reg/CK (1.5322 1.6464) 

UART_TX_TOP/S1/DONE_reg/CK (1.5328 1.647) 

UART_TX_TOP/P1/PARITY_BIT_reg/CK (1.5327 1.6469) 

UART_TX_TOP/F1/current_state_reg[4]/CK (1.5329 1.6471) 

UART_TX_TOP/F1/current_state_reg[2]/CK (1.5328 1.647) 

UART_TX_TOP/F1/current_state_reg[1]/CK (1.5325 1.6467) 

UART_TX_TOP/F1/current_state_reg[0]/CK (1.5323 1.6465) 

UART_TX_TOP/DATA_reg[7]/CK (1.528 1.6422) 

UART_TX_TOP/DATA_reg[6]/CK (1.5274 1.6416) 

UART_TX_TOP/DATA_reg[5]/CK (1.53 1.6442) 

UART_TX_TOP/DATA_reg[4]/CK (1.5304 1.6446) 

UART_TX_TOP/DATA_reg[3]/CK (1.5306 1.6448) 

UART_TX_TOP/DATA_reg[2]/CK (1.5308 1.6449) 

UART_TX_TOP/DATA_reg[1]/CK (1.5298 1.644) 

UART_TX_TOP/DATA_reg[0]/CK (1.5269 1.6411) 

FIFO_TOP/sync_w2r/Q1_reg[0]/CK (1.5219 1.6361) 

PULSE_GEN/rcv_flop_reg/CK (1.5215 1.6357) 

PULSE_GEN/pls_flop_reg/CK (1.5212 1.6354) 

FIFO_TOP/sync_w2r/out_reg[3]/CK (1.5218 1.636) 

FIFO_TOP/sync_w2r/out_reg[2]/CK (1.5219 1.6361) 

FIFO_TOP/sync_w2r/out_reg[1]/CK (1.5219 1.6361) 

FIFO_TOP/sync_w2r/out_reg[0]/CK (1.5218 1.636) 

FIFO_TOP/sync_w2r/Q1_reg[3]/CK (1.5217 1.6359) 

FIFO_TOP/sync_w2r/Q1_reg[2]/CK (1.5219 1.6361) 

FIFO_TOP/sync_w2r/Q1_reg[1]/CK (1.5219 1.6361) 

FIFO_TOP/rptr_empty/rptr_reg[3]/CK (1.5211 1.6353) 

FIFO_TOP/rptr_empty/rptr_reg[2]/CK (1.5217 1.6359) 

FIFO_TOP/rptr_empty/rptr_reg[1]/CK (1.521 1.6352) 

FIFO_TOP/rptr_empty/rptr_reg[0]/CK (1.5214 1.6356) 

FIFO_TOP/rptr_empty/rempty_reg/CK (1.5217 1.6359) 

FIFO_TOP/rptr_empty/rbin_reg[3]/CK (1.5215 1.6357) 

FIFO_TOP/rptr_empty/rbin_reg[2]/CK (1.5218 1.636) 

FIFO_TOP/rptr_empty/rbin_reg[1]/CK (1.5219 1.6361) 

FIFO_TOP/rptr_empty/rbin_reg[0]/CK (1.5219 1.6361) 

UART_RX_TOP/D1/current_state_reg[1]/CK (1.5098 1.6285) 

UART_RX_TOP/D2/P_DATA_reg[4]/CK (1.5132 1.6319) 

UART_RX_TOP/S2/stop_error_reg/CK (1.5125 1.6312) 

UART_RX_TOP/S1/start_glitch_reg/CK (1.512 1.6307) 

UART_RX_TOP/P1/PARITY_ERROR_reg/CK (1.5126 1.6313) 

UART_RX_TOP/D2/P_DATA_reg[7]/CK (1.5116 1.6303) 

UART_RX_TOP/D2/P_DATA_reg[6]/CK (1.5128 1.6315) 

UART_RX_TOP/D2/P_DATA_reg[5]/CK (1.5128 1.6315) 

UART_RX_TOP/D2/P_DATA_reg[3]/CK (1.5132 1.6319) 

UART_RX_TOP/D2/P_DATA_reg[2]/CK (1.5133 1.632) 

UART_RX_TOP/D2/P_DATA_reg[1]/CK (1.5133 1.632) 

UART_RX_TOP/D2/P_DATA_reg[0]/CK (1.5114 1.6301) 

UART_RX_TOP/D1/current_state_reg[2]/CK (1.5111 1.6298) 

UART_RX_TOP/D1/current_state_reg[0]/CK (1.5102 1.6289) 

UART_RX_TOP/E1/BIT_COUNT_reg[0]/CK (1.5106 1.6293) 

UART_RX_TOP/E1/BIT_COUNT_reg[1]/CK (1.5101 1.6288) 

UART_RX_TOP/E1/BIT_COUNT_reg[2]/CK (1.5106 1.6293) 

UART_RX_TOP/E1/BIT_COUNT_reg[3]/CK (1.5108 1.6296) 

UART_RX_TOP/E1/EDGE_COUNT_reg[1]/CK (1.511 1.6297) 

UART_RX_TOP/E1/EDGE_COUNT_reg[2]/CK (1.5112 1.6299) 

UART_RX_TOP/E1/EDGE_COUNT_reg[3]/CK (1.5112 1.6299) 

UART_RX_TOP/E1/EDGE_COUNT_reg[4]/CK (1.5109 1.6296) 

UART_RX_TOP/F1/current_state_reg[0]/CK (1.5105 1.6292) 

UART_RX_TOP/F1/current_state_reg[1]/CK (1.5106 1.6293) 

UART_RX_TOP/F1/current_state_reg[2]/CK (1.5107 1.6294) 

UART_RX_TOP/F1/current_state_reg[3]/CK (1.5107 1.6294) 

UART_RX_TOP/E1/EDGE_COUNT_reg[0]/CK (1.5111 1.6298) 

UART_TX_TOP/F1/current_state_reg[3]/CK (1.4859 1.4375) 

UART_TX_TOP/flag_reg/CK (1.4843 1.4359) 

UART_TX_TOP/S1/temp_registers_reg[7]/CK (1.4837 1.4353) 

UART_TX_TOP/S1/temp_registers_reg[6]/CK (1.4833 1.4349) 

UART_TX_TOP/S1/temp_registers_reg[5]/CK (1.483 1.4346) 

UART_TX_TOP/S1/temp_registers_reg[4]/CK (1.484 1.4355) 

UART_TX_TOP/S1/temp_registers_reg[3]/CK (1.484 1.4355) 

UART_TX_TOP/S1/temp_registers_reg[2]/CK (1.4842 1.4358) 

UART_TX_TOP/S1/temp_registers_reg[1]/CK (1.4842 1.4358) 

UART_TX_TOP/S1/temp_registers_reg[0]/CK (1.4841 1.4357) 

UART_TX_TOP/S1/count_reg[3]/CK (1.4857 1.4373) 

UART_TX_TOP/S1/count_reg[2]/CK (1.4842 1.4358) 

UART_TX_TOP/S1/count_reg[1]/CK (1.4842 1.4357) 

UART_TX_TOP/S1/count_reg[0]/CK (1.4849 1.4365) 

UART_TX_TOP/S1/S_DATA_reg/CK (1.4851 1.4367) 

UART_TX_TOP/S1/DONE_reg/CK (1.4857 1.4373) 

UART_TX_TOP/P1/PARITY_BIT_reg/CK (1.4856 1.4372) 

UART_TX_TOP/F1/current_state_reg[4]/CK (1.4858 1.4374) 

UART_TX_TOP/F1/current_state_reg[2]/CK (1.4857 1.4373) 

UART_TX_TOP/F1/current_state_reg[1]/CK (1.4854 1.437) 

UART_TX_TOP/F1/current_state_reg[0]/CK (1.4852 1.4368) 

UART_TX_TOP/DATA_reg[7]/CK (1.4809 1.4325) 

UART_TX_TOP/DATA_reg[6]/CK (1.4803 1.4319) 

UART_TX_TOP/DATA_reg[5]/CK (1.4829 1.4345) 

UART_TX_TOP/DATA_reg[4]/CK (1.4833 1.4349) 

UART_TX_TOP/DATA_reg[3]/CK (1.4835 1.4351) 

UART_TX_TOP/DATA_reg[2]/CK (1.4837 1.4352) 

UART_TX_TOP/DATA_reg[1]/CK (1.4827 1.4343) 

UART_TX_TOP/DATA_reg[0]/CK (1.4798 1.4314) 

FIFO_TOP/sync_w2r/Q1_reg[0]/CK (1.4748 1.4264) 

PULSE_GEN/rcv_flop_reg/CK (1.4744 1.426) 

PULSE_GEN/pls_flop_reg/CK (1.4741 1.4257) 

FIFO_TOP/sync_w2r/out_reg[3]/CK (1.4747 1.4263) 

FIFO_TOP/sync_w2r/out_reg[2]/CK (1.4748 1.4264) 

FIFO_TOP/sync_w2r/out_reg[1]/CK (1.4748 1.4264) 

FIFO_TOP/sync_w2r/out_reg[0]/CK (1.4747 1.4263) 

FIFO_TOP/sync_w2r/Q1_reg[3]/CK (1.4746 1.4262) 

FIFO_TOP/sync_w2r/Q1_reg[2]/CK (1.4748 1.4264) 

FIFO_TOP/sync_w2r/Q1_reg[1]/CK (1.4748 1.4264) 

FIFO_TOP/rptr_empty/rptr_reg[3]/CK (1.474 1.4256) 

FIFO_TOP/rptr_empty/rptr_reg[2]/CK (1.4746 1.4262) 

FIFO_TOP/rptr_empty/rptr_reg[1]/CK (1.4739 1.4255) 

FIFO_TOP/rptr_empty/rptr_reg[0]/CK (1.4743 1.4259) 

FIFO_TOP/rptr_empty/rempty_reg/CK (1.4746 1.4262) 

FIFO_TOP/rptr_empty/rbin_reg[3]/CK (1.4744 1.426) 

FIFO_TOP/rptr_empty/rbin_reg[2]/CK (1.4747 1.4263) 

FIFO_TOP/rptr_empty/rbin_reg[1]/CK (1.4748 1.4264) 

FIFO_TOP/rptr_empty/rbin_reg[0]/CK (1.4748 1.4264) 

UART_RX_TOP/D1/current_state_reg[1]/CK (1.4244 1.3869) 

UART_RX_TOP/D2/P_DATA_reg[4]/CK (1.4278 1.3903) 

UART_RX_TOP/S2/stop_error_reg/CK (1.4271 1.3896) 

UART_RX_TOP/S1/start_glitch_reg/CK (1.4266 1.3891) 

UART_RX_TOP/P1/PARITY_ERROR_reg/CK (1.4272 1.3897) 

UART_RX_TOP/D2/P_DATA_reg[7]/CK (1.4262 1.3887) 

UART_RX_TOP/D2/P_DATA_reg[6]/CK (1.4274 1.3899) 

UART_RX_TOP/D2/P_DATA_reg[5]/CK (1.4274 1.3899) 

UART_RX_TOP/D2/P_DATA_reg[3]/CK (1.4278 1.3903) 

UART_RX_TOP/D2/P_DATA_reg[2]/CK (1.4279 1.3904) 

UART_RX_TOP/D2/P_DATA_reg[1]/CK (1.4279 1.3904) 

UART_RX_TOP/D2/P_DATA_reg[0]/CK (1.426 1.3885) 

UART_RX_TOP/D1/current_state_reg[2]/CK (1.4257 1.3882) 

UART_RX_TOP/D1/current_state_reg[0]/CK (1.4248 1.3873) 

UART_RX_TOP/E1/BIT_COUNT_reg[0]/CK (1.4252 1.3877) 

UART_RX_TOP/E1/BIT_COUNT_reg[1]/CK (1.4247 1.3872) 

UART_RX_TOP/E1/BIT_COUNT_reg[2]/CK (1.4252 1.3877) 

UART_RX_TOP/E1/BIT_COUNT_reg[3]/CK (1.4254 1.388) 

UART_RX_TOP/E1/EDGE_COUNT_reg[1]/CK (1.4256 1.3881) 

UART_RX_TOP/E1/EDGE_COUNT_reg[2]/CK (1.4258 1.3883) 

UART_RX_TOP/E1/EDGE_COUNT_reg[3]/CK (1.4258 1.3883) 

UART_RX_TOP/E1/EDGE_COUNT_reg[4]/CK (1.4255 1.388) 

UART_RX_TOP/F1/current_state_reg[0]/CK (1.4251 1.3876) 

UART_RX_TOP/F1/current_state_reg[1]/CK (1.4252 1.3877) 

UART_RX_TOP/F1/current_state_reg[2]/CK (1.4253 1.3878) 

UART_RX_TOP/F1/current_state_reg[3]/CK (1.4253 1.3878) 

UART_RX_TOP/E1/EDGE_COUNT_reg[0]/CK (1.4257 1.3882) 

REF_SCAN_CLK__L2_I1/A (1.163 1.1943) 
REF_SCAN_CLK__L2_I1/Y (1.238 1.2053) load=0.00952759(pf) 

REF_SCAN_CLK__L2_I0/A (1.1634 1.1947) 
REF_SCAN_CLK__L2_I0/Y (1.4432 1.4068) load=0.72365(pf) 

TX_CLK_DIV/U15/A (0.8755 0.8498) 
TX_CLK_DIV/U15/Y (1.0097 1.0254) load=0.00397438(pf) 

RX_CLK_DIV/U16/A (0.8756 0.8499) 
RX_CLK_DIV/U16/Y (1.0276 1.0404) load=0.00706108(pf) 

UART_SCAN_CLK__L6_I0/A (1.4163 1.3927) 
UART_SCAN_CLK__L6_I0/Y (1.4364 1.4634) load=0.038434(pf) 

CLK_GATE/U0_TLATNCAX12M/CK (1.2384 1.2057) 
CLK_GATE/U0_TLATNCAX12M/ECK (1.4786 1.4098) load=0.0488897(pf) 

RST_SYNC_1/sync_reg_reg[0]/CK (1.5362 1.4992) 

RegFile/registers_reg[6][3]/CK (1.5362 1.4992) 

RegFile/registers_reg[5][5]/CK (1.536 1.4989) 

RegFile/registers_reg[6][5]/CK (1.5356 1.4986) 

RegFile/registers_reg[7][6]/CK (1.5355 1.4985) 

RegFile/registers_reg[8][1]/CK (1.5357 1.4986) 

RegFile/registers_reg[9][2]/CK (1.5358 1.4987) 

RegFile/registers_reg[11][2]/CK (1.54 1.5029) 

RegFile/registers_reg[8][3]/CK (1.54 1.5029) 

RegFile/registers_reg[9][3]/CK (1.5398 1.5028) 

RegFile/registers_reg[11][1]/CK (1.5357 1.4987) 

RegFile/registers_reg[5][6]/CK (1.5359 1.4988) 

RegFile/registers_reg[6][4]/CK (1.5361 1.4991) 

RegFile/registers_reg[9][1]/CK (1.5356 1.4985) 

RegFile/registers_reg[11][3]/CK (1.5399 1.5028) 

RegFile/registers_reg[6][6]/CK (1.5354 1.4984) 

RegFile/registers_reg[7][4]/CK (1.5362 1.4991) 

RegFile/registers_reg[7][5]/CK (1.536 1.4989) 

RegFile/registers_reg[11][0]/CK (1.5358 1.4987) 

RegFile/registers_reg[8][2]/CK (1.5401 1.503) 

RST_SYNC_1/sync_reg_reg[1]/CK (1.5343 1.4973) 

RegFile/registers_reg[11][4]/CK (1.5396 1.5025) 

RegFile/registers_reg[3][2]/CK (1.5344 1.4974) 

RegFile/registers_reg[3][1]/CK (1.5342 1.4972) 

RegFile/registers_reg[5][4]/CK (1.534 1.497) 

RegFile/registers_reg[7][7]/CK (1.5348 1.4977) 

RegFile/registers_reg[8][0]/CK (1.5381 1.501) 

RegFile/registers_reg[10][1]/CK (1.5386 1.5015) 

RegFile/registers_reg[10][3]/CK (1.5391 1.5021) 

RegFile/registers_reg[9][4]/CK (1.5395 1.5024) 

RegFile/registers_reg[3][3]/CK (1.5345 1.4975) 

RegFile/registers_reg[8][4]/CK (1.5391 1.502) 

RegFile/registers_reg[4][7]/CK (1.5335 1.4965) 

RegFile/registers_reg[4][6]/CK (1.5337 1.4966) 

RegFile/registers_reg[4][5]/CK (1.5334 1.4964) 

RegFile/registers_reg[4][4]/CK (1.5341 1.4971) 

RegFile/registers_reg[7][3]/CK (1.5335 1.4965) 

RegFile/registers_reg[10][7]/CK (1.5387 1.5017) 

RegFile/registers_reg[3][4]/CK (1.5345 1.4975) 

RegFile/registers_reg[5][3]/CK (1.5338 1.4968) 

RegFile/registers_reg[10][4]/CK (1.5394 1.5024) 

RegFile/registers_reg[9][0]/CK (1.5371 1.5) 

RegFile/registers_reg[10][0]/CK (1.5371 1.5001) 

RegFile/registers_reg[10][6]/CK (1.5394 1.5023) 

RegFile/registers_reg[10][2]/CK (1.5395 1.5024) 

RegFile/registers_reg[10][5]/CK (1.5397 1.5026) 

RegFile/registers_reg[3][0]/CK (1.5181 1.4812) 

RegFile/registers_reg[5][7]/CK (1.5334 1.4964) 

RegFile/registers_reg[9][5]/CK (1.5398 1.5027) 

RegFile/registers_reg[3][7]/CK (1.5183 1.4814) 

RegFile/registers_reg[5][0]/CK (1.5296 1.4926) 

RegFile/registers_reg[6][0]/CK (1.532 1.495) 

RegFile/registers_reg[3][5]/CK (1.5186 1.4816) 

RegFile/registers_reg[9][7]/CK (1.5386 1.5015) 

RegFile/registers_reg[9][6]/CK (1.5398 1.5027) 

RegFile/registers_reg[4][3]/CK (1.5178 1.4809) 

RegFile/registers_reg[4][2]/CK (1.5177 1.4808) 

RegFile/registers_reg[5][2]/CK (1.5183 1.4813) 

RegFile/registers_reg[6][2]/CK (1.5225 1.4856) 

RegFile/registers_reg[6][1]/CK (1.5234 1.4865) 

RegFile/registers_reg[11][5]/CK (1.5398 1.5027) 

RegFile/registers_reg[3][6]/CK (1.5185 1.4816) 

RegFile/registers_reg[2][5]/CK (1.5186 1.4817) 

RegFile/registers_reg[6][7]/CK (1.5369 1.4999) 

RegFile/registers_reg[5][1]/CK (1.5191 1.4822) 

RegFile/registers_reg[8][7]/CK (1.5377 1.5006) 

RegFile/registers_reg[8][5]/CK (1.5399 1.5028) 

RegFile/registers_reg[7][2]/CK (1.5248 1.4878) 

RegFile/registers_reg[11][7]/CK (1.5389 1.5018) 

RegFile/registers_reg[8][6]/CK (1.5397 1.5026) 

RegFile/registers_reg[14][1]/CK (1.5408 1.5037) 

RegFile/registers_reg[7][0]/CK (1.534 1.4969) 

RegFile/registers_reg[2][7]/CK (1.5184 1.4815) 

RegFile/registers_reg[4][1]/CK (1.5126 1.4758) 

RegFile/registers_reg[2][3]/CK (1.5187 1.4818) 

RegFile/registers_reg[2][6]/CK (1.4844 1.4478) 

RegFile/registers_reg[2][4]/CK (1.5066 1.4698) 

RegFile/registers_reg[2][2]/CK (1.5066 1.4698) 

RegFile/registers_reg[4][0]/CK (1.5121 1.4752) 

RegFile/registers_reg[11][6]/CK (1.5406 1.5035) 

RegFile/registers_reg[12][0]/CK (1.5377 1.5007) 

RegFile/registers_reg[7][1]/CK (1.5248 1.4879) 

RegFile/registers_reg[1][5]/CK (1.5067 1.4698) 

RegFile/registers_reg[12][2]/CK (1.5406 1.5035) 

RegFile/registers_reg[14][3]/CK (1.5409 1.5038) 

RegFile/registers_reg[12][1]/CK (1.5409 1.5038) 

RegFile/registers_reg[12][3]/CK (1.5409 1.5038) 

RegFile/registers_reg[1][4]/CK (1.4844 1.4477) 

RegFile/registers_reg[14][2]/CK (1.5409 1.5038) 

RegFile/registers_reg[1][2]/CK (1.5065 1.4696) 

RegFile/registers_reg[15][3]/CK (1.5409 1.5038) 

RegFile/registers_reg[2][1]/CK (1.5062 1.4694) 

RegFile/registers_reg[1][7]/CK (1.5063 1.4695) 

RegFile/registers_reg[1][6]/CK (1.4843 1.4476) 

RegFile/registers_reg[2][0]/CK (1.5017 1.4649) 

RegFile/registers_reg[15][1]/CK (1.5415 1.5044) 

RegFile/registers_reg[13][2]/CK (1.5412 1.5041) 

RegFile/RdData_Valid_reg/CK (1.4954 1.4587) 

RegFile/registers_reg[13][1]/CK (1.5415 1.5044) 

RegFile/registers_reg[12][4]/CK (1.5409 1.5038) 

RegFile/registers_reg[1][3]/CK (1.4841 1.4475) 

RegFile/RdData_reg[1]/CK (1.4943 1.4576) 

RegFile/RdData_reg[7]/CK (1.5416 1.5045) 

RegFile/registers_reg[1][0]/CK (1.4807 1.444) 

RegFile/RdData_reg[4]/CK (1.5417 1.5046) 

RegFile/registers_reg[15][2]/CK (1.4569 1.4205) 

RegFile/registers_reg[0][4]/CK (1.4838 1.4472) 

RegFile/registers_reg[14][4]/CK (1.457 1.4206) 

RegFile/registers_reg[12][7]/CK (1.5415 1.5044) 

RegFile/registers_reg[13][3]/CK (1.4569 1.4205) 

RegFile/registers_reg[0][7]/CK (1.4828 1.4462) 

RegFile/registers_reg[0][5]/CK (1.4839 1.4472) 

RegFile/registers_reg[0][0]/CK (1.489 1.4523) 

RegFile/registers_reg[14][7]/CK (1.5418 1.5047) 

RegFile/registers_reg[0][3]/CK (1.4838 1.4471) 

RegFile/registers_reg[14][0]/CK (1.5422 1.5051) 

RegFile/registers_reg[1][1]/CK (1.4864 1.4497) 

RegFile/RdData_reg[2]/CK (1.4916 1.4549) 

RegFile/registers_reg[0][6]/CK (1.4835 1.4469) 

RegFile/registers_reg[0][2]/CK (1.4832 1.4466) 

RegFile/registers_reg[15][0]/CK (1.5421 1.505) 

RegFile/registers_reg[13][0]/CK (1.5419 1.5048) 

RegFile/registers_reg[13][4]/CK (1.4571 1.4207) 

RegFile/registers_reg[0][1]/CK (1.479 1.4423) 

RegFile/registers_reg[12][6]/CK (1.4567 1.4202) 

RegFile/registers_reg[12][5]/CK (1.4571 1.4207) 

RegFile/RdData_reg[0]/CK (1.4917 1.455) 

RegFile/RdData_reg[6]/CK (1.5423 1.5052) 

RegFile/registers_reg[15][4]/CK (1.4571 1.4207) 

RegFile/RdData_reg[3]/CK (1.4917 1.455) 

RegFile/RdData_reg[5]/CK (1.5423 1.5052) 

DATA_SYNC/sync_bus_reg[2]/CK (1.4756 1.439) 

DATA_SYNC/sync_bus_reg[7]/CK (1.4833 1.4467) 

RegFile/registers_reg[15][7]/CK (1.5423 1.5052) 

DATA_SYNC/sync_bus_reg[3]/CK (1.4833 1.4466) 

RegFile/registers_reg[13][6]/CK (1.4564 1.42) 

RegFile/registers_reg[15][5]/CK (1.4563 1.4199) 

DATA_SYNC/sync_reg_reg[0]/CK (1.4757 1.4391) 

RegFile/registers_reg[13][5]/CK (1.4563 1.4199) 

SYS_CTRL/Address_reg[2]/CK (1.4538 1.4173) 

SYS_CTRL/Address_reg[1]/CK (1.4546 1.4182) 

SYS_CTRL/Address_reg[0]/CK (1.4548 1.4184) 

RegFile/registers_reg[13][7]/CK (1.4554 1.419) 

RegFile/registers_reg[14][6]/CK (1.456 1.4195) 

RegFile/registers_reg[15][6]/CK (1.4557 1.4193) 

DATA_SYNC/sync_bus_reg[0]/CK (1.4722 1.4356) 

DATA_SYNC/sync_bus_reg[1]/CK (1.4698 1.4332) 

SYS_CTRL/Address_reg[3]/CK (1.454 1.4176) 

DATA_SYNC/sync_reg_reg[1]/CK (1.4641 1.4276) 

DATA_SYNC/sync_bus_reg[4]/CK (1.4597 1.4232) 

RegFile/registers_reg[14][5]/CK (1.4588 1.4223) 

FIFO_TOP/sync_r2w/Q1_reg[3]/CK (1.4588 1.4223) 

DATA_SYNC/sync_bus_reg[6]/CK (1.4597 1.4232) 

FIFO_TOP/sync_r2w/Q1_reg[1]/CK (1.4576 1.4212) 

FIFO_TOP/sync_r2w/out_reg[2]/CK (1.4587 1.4222) 

SYS_CTRL/current_state_reg[0]/CK (1.4531 1.4167) 

DATA_SYNC/enable_flop_reg/CK (1.4623 1.4258) 

FIFO_TOP/sync_r2w/out_reg[0]/CK (1.4585 1.4221) 

DATA_SYNC/enable_pulse_d_reg/CK (1.4595 1.4231) 

SYS_CTRL/current_state_reg[2]/CK (1.4549 1.4185) 

DATA_SYNC/sync_bus_reg[5]/CK (1.4596 1.4231) 

FIFO_TOP/sync_r2w/Q1_reg[0]/CK (1.4569 1.4204) 

FIFO_TOP/sync_r2w/Q1_reg[2]/CK (1.4581 1.4217) 

FIFO_TOP/sync_r2w/out_reg[1]/CK (1.4591 1.4227) 

FIFO_TOP/sync_r2w/out_reg[3]/CK (1.4588 1.4224) 

SYS_CTRL/current_state_reg[1]/CK (1.4547 1.4183) 

SYS_CTRL/current_state_reg[3]/CK (1.4547 1.4183) 

FIFO_TOP/wptr_full/wptr_reg[1]/CK (1.4601 1.4237) 

FIFO_TOP/wptr_full/wptr_reg[0]/CK (1.4617 1.4252) 

FIFO_TOP/wptr_full/wptr_reg[2]/CK (1.4609 1.4245) 

FIFO_TOP/wptr_full/wptr_reg[3]/CK (1.4617 1.4252) 

FIFO_TOP/wptr_full/wfull_reg/CK (1.4616 1.4252) 

FIFO_TOP/wptr_full/wbin_reg[0]/CK (1.4623 1.4259) 

FIFO_TOP/wptr_full/wbin_reg[2]/CK (1.4617 1.4253) 

FIFO_TOP/wptr_full/wbin_reg[1]/CK (1.4617 1.4253) 

FIFO_TOP/fifomem/mem_reg[7][3]/CK (1.4629 1.4265) 

FIFO_TOP/wptr_full/wbin_reg[3]/CK (1.4618 1.4253) 

FIFO_TOP/fifomem/mem_reg[7][0]/CK (1.4541 1.4177) 

FIFO_TOP/fifomem/mem_reg[1][7]/CK (1.4634 1.427) 

FIFO_TOP/fifomem/mem_reg[7][7]/CK (1.4638 1.4274) 

FIFO_TOP/fifomem/mem_reg[2][7]/CK (1.4582 1.4218) 

FIFO_TOP/fifomem/mem_reg[2][0]/CK (1.461 1.4246) 

FIFO_TOP/fifomem/mem_reg[6][7]/CK (1.464 1.4276) 

FIFO_TOP/fifomem/mem_reg[6][0]/CK (1.4635 1.427) 

FIFO_TOP/fifomem/mem_reg[0][0]/CK (1.461 1.4245) 

FIFO_TOP/fifomem/mem_reg[3][0]/CK (1.4609 1.4245) 

FIFO_TOP/fifomem/mem_reg[3][7]/CK (1.4643 1.4278) 

FIFO_TOP/fifomem/mem_reg[5][7]/CK (1.4641 1.4277) 

FIFO_TOP/fifomem/mem_reg[0][7]/CK (1.4593 1.4229) 

FIFO_TOP/fifomem/mem_reg[4][7]/CK (1.4642 1.4278) 

FIFO_TOP/fifomem/mem_reg[6][6]/CK (1.4642 1.4278) 

FIFO_TOP/fifomem/mem_reg[4][0]/CK (1.4633 1.4269) 

FIFO_TOP/fifomem/mem_reg[5][0]/CK (1.4648 1.4284) 

FIFO_TOP/fifomem/mem_reg[2][6]/CK (1.4643 1.4279) 

FIFO_TOP/fifomem/mem_reg[7][6]/CK (1.4642 1.4278) 

FIFO_TOP/fifomem/mem_reg[1][0]/CK (1.4646 1.4281) 

FIFO_TOP/fifomem/mem_reg[0][1]/CK (1.4654 1.429) 

FIFO_TOP/fifomem/mem_reg[4][6]/CK (1.469 1.4326) 

FIFO_TOP/fifomem/mem_reg[0][6]/CK (1.4652 1.4288) 

FIFO_TOP/fifomem/mem_reg[3][6]/CK (1.4643 1.4279) 

FIFO_TOP/fifomem/mem_reg[5][6]/CK (1.4643 1.4279) 

FIFO_TOP/fifomem/mem_reg[3][1]/CK (1.4651 1.4286) 

FIFO_TOP/fifomem/mem_reg[1][6]/CK (1.4652 1.4288) 

FIFO_TOP/fifomem/mem_reg[7][5]/CK (1.469 1.4326) 

FIFO_TOP/fifomem/mem_reg[1][1]/CK (1.4661 1.4297) 

FIFO_TOP/fifomem/mem_reg[7][1]/CK (1.4664 1.43) 

FIFO_TOP/fifomem/mem_reg[6][1]/CK (1.4657 1.4293) 

FIFO_TOP/fifomem/mem_reg[6][5]/CK (1.469 1.4326) 

FIFO_TOP/fifomem/mem_reg[2][1]/CK (1.4668 1.4304) 

FIFO_TOP/fifomem/mem_reg[0][5]/CK (1.466 1.4296) 

FIFO_TOP/fifomem/mem_reg[4][1]/CK (1.4663 1.4299) 

FIFO_TOP/fifomem/mem_reg[3][5]/CK (1.4681 1.4317) 

FIFO_TOP/fifomem/mem_reg[7][4]/CK (1.4683 1.4319) 

FIFO_TOP/fifomem/mem_reg[5][5]/CK (1.4688 1.4324) 

FIFO_TOP/fifomem/mem_reg[2][5]/CK (1.4675 1.4311) 

FIFO_TOP/fifomem/mem_reg[1][5]/CK (1.467 1.4306) 

FIFO_TOP/fifomem/mem_reg[7][2]/CK (1.4663 1.4299) 

FIFO_TOP/fifomem/mem_reg[5][1]/CK (1.4663 1.4299) 

FIFO_TOP/fifomem/mem_reg[4][5]/CK (1.4689 1.4325) 

FIFO_TOP/fifomem/mem_reg[2][2]/CK (1.4675 1.4311) 

FIFO_TOP/fifomem/mem_reg[3][2]/CK (1.4677 1.4313) 

FIFO_TOP/fifomem/mem_reg[5][4]/CK (1.4688 1.4324) 

FIFO_TOP/fifomem/mem_reg[4][2]/CK (1.4678 1.4314) 

FIFO_TOP/fifomem/mem_reg[6][2]/CK (1.4679 1.4315) 

FIFO_TOP/fifomem/mem_reg[5][3]/CK (1.4681 1.4317) 

FIFO_TOP/fifomem/mem_reg[6][3]/CK (1.4681 1.4317) 

FIFO_TOP/fifomem/mem_reg[6][4]/CK (1.469 1.4326) 

FIFO_TOP/fifomem/mem_reg[5][2]/CK (1.4679 1.4315) 

FIFO_TOP/fifomem/mem_reg[0][2]/CK (1.4678 1.4314) 

FIFO_TOP/fifomem/mem_reg[4][4]/CK (1.4691 1.4327) 

FIFO_TOP/fifomem/mem_reg[4][3]/CK (1.4691 1.4327) 

FIFO_TOP/fifomem/mem_reg[0][4]/CK (1.4687 1.4323) 

FIFO_TOP/fifomem/mem_reg[0][3]/CK (1.4684 1.432) 

FIFO_TOP/fifomem/mem_reg[2][3]/CK (1.4686 1.4322) 

FIFO_TOP/fifomem/mem_reg[3][4]/CK (1.4689 1.4325) 

FIFO_TOP/fifomem/mem_reg[1][2]/CK (1.4683 1.4319) 

FIFO_TOP/fifomem/mem_reg[1][4]/CK (1.4688 1.4324) 

FIFO_TOP/fifomem/mem_reg[1][3]/CK (1.4685 1.4321) 

FIFO_TOP/fifomem/mem_reg[3][3]/CK (1.4686 1.4322) 

FIFO_TOP/fifomem/mem_reg[2][4]/CK (1.4688 1.4324) 

U3_mux2X1/U1/A (1.0098 1.0255) 
U3_mux2X1/U1/Y (1.2795 1.3006) load=0.026374(pf) 

U2_mux2X1/U1/A (1.0279 1.0407) 
U2_mux2X1/U1/Y (1.2901 1.3118) load=0.0236365(pf) 

UART_SCAN_CLK__L7_I0/A (1.4377 1.4647) 
UART_SCAN_CLK__L7_I0/Y (1.5098 1.4857) load=0.0558057(pf) 

ALU/OUT_VALID_reg/CK (1.481 1.4122) 

ALU/ALU_OUT_reg[7]/CK (1.4823 1.4135) 

ALU/ALU_OUT_reg[6]/CK (1.4823 1.4135) 

ALU/ALU_OUT_reg[5]/CK (1.4824 1.4136) 

ALU/ALU_OUT_reg[4]/CK (1.4821 1.4133) 

ALU/ALU_OUT_reg[3]/CK (1.4815 1.4127) 

ALU/ALU_OUT_reg[2]/CK (1.4818 1.413) 

ALU/ALU_OUT_reg[1]/CK (1.4813 1.4125) 

ALU/ALU_OUT_reg[0]/CK (1.4803 1.4115) 

ALU/ALU_OUT_reg[14]/CK (1.483 1.4142) 

ALU/ALU_OUT_reg[10]/CK (1.4829 1.4141) 

ALU/ALU_OUT_reg[12]/CK (1.4831 1.4143) 

ALU/ALU_OUT_reg[15]/CK (1.4828 1.414) 

ALU/ALU_OUT_reg[11]/CK (1.4831 1.4143) 

ALU/ALU_OUT_reg[13]/CK (1.4831 1.4143) 

ALU/ALU_OUT_reg[9]/CK (1.4826 1.4138) 

ALU/ALU_OUT_reg[8]/CK (1.4823 1.4135) 

UART_TX_SCAN_CLK__L1_I0/A (1.2821 1.3032) 
UART_TX_SCAN_CLK__L1_I0/Y (1.4973 1.4946) load=0.163374(pf) 

UART_RX_SCAN_CLK__L1_I0/A (1.2921 1.3138) 
UART_RX_SCAN_CLK__L1_I0/Y (1.4735 1.4769) load=0.0846253(pf) 

TX_CLK_DIV/odd_edge_tog_reg/CK (1.5115 1.4874) 

RX_CLK_DIV/odd_edge_tog_reg/CK (1.5115 1.4874) 

TX_CLK_DIV/count_reg[6]/CK (1.5113 1.4872) 

RX_CLK_DIV/count_reg[6]/CK (1.5115 1.4874) 

TX_CLK_DIV/count_reg[5]/CK (1.5112 1.4871) 

TX_CLK_DIV/count_reg[0]/CK (1.5113 1.4872) 

RX_CLK_DIV/count_reg[1]/CK (1.5111 1.487) 

RX_CLK_DIV/count_reg[4]/CK (1.5114 1.4873) 

RST_SYNC_2/sync_reg_reg[1]/CK (1.5113 1.4872) 

RX_CLK_DIV/count_reg[3]/CK (1.5113 1.4872) 

TX_CLK_DIV/count_reg[1]/CK (1.5113 1.4872) 

RX_CLK_DIV/count_reg[2]/CK (1.5112 1.4871) 

TX_CLK_DIV/count_reg[3]/CK (1.5108 1.4867) 

RST_SYNC_2/sync_reg_reg[0]/CK (1.5113 1.4872) 

TX_CLK_DIV/count_reg[2]/CK (1.5111 1.487) 

TX_CLK_DIV/count_reg[4]/CK (1.5111 1.487) 

RX_CLK_DIV/count_reg[0]/CK (1.5111 1.487) 

RX_CLK_DIV/count_reg[5]/CK (1.5115 1.4874) 

UART_TX_TOP/F1/current_state_reg[3]/CK (1.5131 1.5104) 

UART_TX_TOP/flag_reg/CK (1.5115 1.5088) 

UART_TX_TOP/S1/temp_registers_reg[7]/CK (1.5109 1.5082) 

UART_TX_TOP/S1/temp_registers_reg[6]/CK (1.5105 1.5078) 

UART_TX_TOP/S1/temp_registers_reg[5]/CK (1.5102 1.5075) 

UART_TX_TOP/S1/temp_registers_reg[4]/CK (1.5112 1.5084) 

UART_TX_TOP/S1/temp_registers_reg[3]/CK (1.5112 1.5084) 

UART_TX_TOP/S1/temp_registers_reg[2]/CK (1.5114 1.5087) 

UART_TX_TOP/S1/temp_registers_reg[1]/CK (1.5114 1.5087) 

UART_TX_TOP/S1/temp_registers_reg[0]/CK (1.5113 1.5086) 

UART_TX_TOP/S1/count_reg[3]/CK (1.5129 1.5102) 

UART_TX_TOP/S1/count_reg[2]/CK (1.5114 1.5087) 

UART_TX_TOP/S1/count_reg[1]/CK (1.5114 1.5086) 

UART_TX_TOP/S1/count_reg[0]/CK (1.5121 1.5094) 

UART_TX_TOP/S1/S_DATA_reg/CK (1.5123 1.5096) 

UART_TX_TOP/S1/DONE_reg/CK (1.5129 1.5102) 

UART_TX_TOP/P1/PARITY_BIT_reg/CK (1.5128 1.5101) 

UART_TX_TOP/F1/current_state_reg[4]/CK (1.513 1.5103) 

UART_TX_TOP/F1/current_state_reg[2]/CK (1.5129 1.5102) 

UART_TX_TOP/F1/current_state_reg[1]/CK (1.5126 1.5099) 

UART_TX_TOP/F1/current_state_reg[0]/CK (1.5124 1.5097) 

UART_TX_TOP/DATA_reg[7]/CK (1.5081 1.5054) 

UART_TX_TOP/DATA_reg[6]/CK (1.5075 1.5048) 

UART_TX_TOP/DATA_reg[5]/CK (1.5101 1.5074) 

UART_TX_TOP/DATA_reg[4]/CK (1.5105 1.5078) 

UART_TX_TOP/DATA_reg[3]/CK (1.5107 1.508) 

UART_TX_TOP/DATA_reg[2]/CK (1.5109 1.5081) 

UART_TX_TOP/DATA_reg[1]/CK (1.5099 1.5072) 

UART_TX_TOP/DATA_reg[0]/CK (1.507 1.5043) 

FIFO_TOP/sync_w2r/Q1_reg[0]/CK (1.502 1.4993) 

PULSE_GEN/rcv_flop_reg/CK (1.5016 1.4989) 

PULSE_GEN/pls_flop_reg/CK (1.5013 1.4986) 

FIFO_TOP/sync_w2r/out_reg[3]/CK (1.5019 1.4992) 

FIFO_TOP/sync_w2r/out_reg[2]/CK (1.502 1.4993) 

FIFO_TOP/sync_w2r/out_reg[1]/CK (1.502 1.4993) 

FIFO_TOP/sync_w2r/out_reg[0]/CK (1.5019 1.4992) 

FIFO_TOP/sync_w2r/Q1_reg[3]/CK (1.5018 1.4991) 

FIFO_TOP/sync_w2r/Q1_reg[2]/CK (1.502 1.4993) 

FIFO_TOP/sync_w2r/Q1_reg[1]/CK (1.502 1.4993) 

FIFO_TOP/rptr_empty/rptr_reg[3]/CK (1.5012 1.4985) 

FIFO_TOP/rptr_empty/rptr_reg[2]/CK (1.5018 1.4991) 

FIFO_TOP/rptr_empty/rptr_reg[1]/CK (1.5011 1.4984) 

FIFO_TOP/rptr_empty/rptr_reg[0]/CK (1.5015 1.4988) 

FIFO_TOP/rptr_empty/rempty_reg/CK (1.5018 1.4991) 

FIFO_TOP/rptr_empty/rbin_reg[3]/CK (1.5016 1.4989) 

FIFO_TOP/rptr_empty/rbin_reg[2]/CK (1.5019 1.4992) 

FIFO_TOP/rptr_empty/rbin_reg[1]/CK (1.502 1.4993) 

FIFO_TOP/rptr_empty/rbin_reg[0]/CK (1.502 1.4993) 

UART_RX_TOP/D1/current_state_reg[1]/CK (1.4765 1.4799) 

UART_RX_TOP/D2/P_DATA_reg[4]/CK (1.4799 1.4833) 

UART_RX_TOP/S2/stop_error_reg/CK (1.4792 1.4826) 

UART_RX_TOP/S1/start_glitch_reg/CK (1.4787 1.4821) 

UART_RX_TOP/P1/PARITY_ERROR_reg/CK (1.4793 1.4827) 

UART_RX_TOP/D2/P_DATA_reg[7]/CK (1.4783 1.4817) 

UART_RX_TOP/D2/P_DATA_reg[6]/CK (1.4795 1.4829) 

UART_RX_TOP/D2/P_DATA_reg[5]/CK (1.4795 1.4829) 

UART_RX_TOP/D2/P_DATA_reg[3]/CK (1.4799 1.4833) 

UART_RX_TOP/D2/P_DATA_reg[2]/CK (1.48 1.4834) 

UART_RX_TOP/D2/P_DATA_reg[1]/CK (1.48 1.4834) 

UART_RX_TOP/D2/P_DATA_reg[0]/CK (1.4781 1.4815) 

UART_RX_TOP/D1/current_state_reg[2]/CK (1.4778 1.4812) 

UART_RX_TOP/D1/current_state_reg[0]/CK (1.4769 1.4803) 

UART_RX_TOP/E1/BIT_COUNT_reg[0]/CK (1.4773 1.4807) 

UART_RX_TOP/E1/BIT_COUNT_reg[1]/CK (1.4768 1.4802) 

UART_RX_TOP/E1/BIT_COUNT_reg[2]/CK (1.4773 1.4807) 

UART_RX_TOP/E1/BIT_COUNT_reg[3]/CK (1.4775 1.481) 

UART_RX_TOP/E1/EDGE_COUNT_reg[1]/CK (1.4777 1.4811) 

UART_RX_TOP/E1/EDGE_COUNT_reg[2]/CK (1.4779 1.4813) 

UART_RX_TOP/E1/EDGE_COUNT_reg[3]/CK (1.4779 1.4813) 

UART_RX_TOP/E1/EDGE_COUNT_reg[4]/CK (1.4776 1.481) 

UART_RX_TOP/F1/current_state_reg[0]/CK (1.4772 1.4806) 

UART_RX_TOP/F1/current_state_reg[1]/CK (1.4773 1.4807) 

UART_RX_TOP/F1/current_state_reg[2]/CK (1.4774 1.4808) 

UART_RX_TOP/F1/current_state_reg[3]/CK (1.4774 1.4808) 

UART_RX_TOP/E1/EDGE_COUNT_reg[0]/CK (1.4778 1.4812) 

###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: UART_CLK
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 10
Nr. of Sinks                   : 93
Nr. of Buffer                  : 16
Nr. of Level (including gates) : 11
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): UART_TX_TOP/F1/current_state_reg[3]/CK 1500.6(ps)
Min trig. edge delay at sink(R): UART_RX_TOP/D1/current_state_reg[1]/CK 1444.1(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 1444.1~1500.6(ps)      0~271267(ps)        
Fall Phase Delay               : 1436.2~1614.8(ps)      0~271267(ps)        
Trig. Edge Skew                : 56.5(ps)               200(ps)             
Rise Skew                      : 56.5(ps)               
Fall Skew                      : 178.6(ps)              
Max. Rise Buffer Tran          : 421.8(ps)              50(ps)              
Max. Fall Buffer Tran          : 282.8(ps)              50(ps)              
Max. Rise Sink Tran            : 129.3(ps)              50(ps)              
Max. Fall Sink Tran            : 109.3(ps)              50(ps)              
Min. Rise Buffer Tran          : 20.5(ps)               0(ps)               
Min. Fall Buffer Tran          : 18.4(ps)               0(ps)               
Min. Rise Sink Tran            : 51.5(ps)               0(ps)               
Min. Fall Sink Tran            : 50.4(ps)               0(ps)               

view setup1_analysis_view : skew = 56.5ps (required = 200ps)
view setup2_analysis_view : skew = 56.5ps (required = 200ps)
view setup3_analysis_view : skew = 56.5ps (required = 200ps)
view hold1_analysis_view : skew = 38.7ps (required = 200ps)
view hold2_analysis_view : skew = 38.7ps (required = 200ps)
view hold3_analysis_view : skew = 38.7ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
UART_SCAN_CLK__L1_I0/A           [376.9 207.5](ps)      50(ps)              
UART_SCAN_CLK__L1_I1/A           [376.9 207.5](ps)      50(ps)              
TX_CLK_DIV/div_clk_reg/CK        [376.9 207.5](ps)      50(ps)              
RX_CLK_DIV/div_clk_reg/CK        [376.9 207.5](ps)      50(ps)              
UART_SCAN_CLK__L2_I0/A           [53.8 42](ps)          50(ps)              
UART_SCAN_CLK__L2_I1/A           [51.2 38.6](ps)        50(ps)              
TX_CLK_DIV/U15/B                 [108.6 92.2](ps)       50(ps)              
RX_CLK_DIV/U16/B                 [122 99.6](ps)         50(ps)              
UART_SCAN_CLK__L3_I1/A           [221.2 191.5](ps)      50(ps)              
U3_mux2X1/U1/A                   [80.1 85.1](ps)        50(ps)              
U2_mux2X1/U1/A                   [107.3 100.3](ps)      50(ps)              
UART_SCAN_CLK__L4_I0/A           [63.1 56.8](ps)        50(ps)              
UART_SCAN_CLK__L4_I1/A           [302.1 199.7](ps)      50(ps)              
UART_TX_SCAN_CLK__L1_I0/A        [283.3 168.2](ps)      50(ps)              
UART_RX_SCAN_CLK__L1_I0/A        [257.2 157.3](ps)      50(ps)              
UART_SCAN_CLK__L5_I1/A           [421.8 282.8](ps)      50(ps)              
UART_TX_TOP/F1/current_state_reg[3]/CK[129.3 109](ps)        50(ps)              
UART_TX_TOP/flag_reg/CK          [129.3 109.1](ps)      50(ps)              
UART_TX_TOP/S1/temp_registers_reg[7]/CK[129.3 109.1](ps)      50(ps)              
UART_TX_TOP/S1/temp_registers_reg[6]/CK[129.3 109.2](ps)      50(ps)              
UART_TX_TOP/S1/temp_registers_reg[5]/CK[129.2 109.2](ps)      50(ps)              
UART_TX_TOP/S1/temp_registers_reg[4]/CK[129.3 109.1](ps)      50(ps)              
UART_TX_TOP/S1/temp_registers_reg[3]/CK[129.3 109.1](ps)      50(ps)              
UART_TX_TOP/S1/temp_registers_reg[2]/CK[129.3 109.1](ps)      50(ps)              
UART_TX_TOP/S1/temp_registers_reg[1]/CK[129.3 109.1](ps)      50(ps)              
UART_TX_TOP/S1/temp_registers_reg[0]/CK[129.3 109.1](ps)      50(ps)              
UART_TX_TOP/S1/count_reg[3]/CK   [129.3 109](ps)        50(ps)              
UART_TX_TOP/S1/count_reg[2]/CK   [129.3 109.1](ps)      50(ps)              
UART_TX_TOP/S1/count_reg[1]/CK   [129.3 109.1](ps)      50(ps)              
UART_TX_TOP/S1/count_reg[0]/CK   [129.3 109.1](ps)      50(ps)              
UART_TX_TOP/S1/S_DATA_reg/CK     [129.3 109](ps)        50(ps)              
UART_TX_TOP/S1/DONE_reg/CK       [129.3 109](ps)        50(ps)              
UART_TX_TOP/P1/PARITY_BIT_reg/CK [129.3 109](ps)        50(ps)              
UART_TX_TOP/F1/current_state_reg[4]/CK[129.3 109](ps)        50(ps)              
UART_TX_TOP/F1/current_state_reg[2]/CK[129.3 109](ps)        50(ps)              
UART_TX_TOP/F1/current_state_reg[1]/CK[129.3 109](ps)        50(ps)              
UART_TX_TOP/F1/current_state_reg[0]/CK[129.3 109](ps)        50(ps)              
UART_TX_TOP/DATA_reg[7]/CK       [129.2 109.3](ps)      50(ps)              
UART_TX_TOP/DATA_reg[6]/CK       [129.2 109.3](ps)      50(ps)              
UART_TX_TOP/DATA_reg[5]/CK       [129.2 109.2](ps)      50(ps)              
UART_TX_TOP/DATA_reg[4]/CK       [129.3 109.2](ps)      50(ps)              
UART_TX_TOP/DATA_reg[3]/CK       [129.3 109.2](ps)      50(ps)              
UART_TX_TOP/DATA_reg[2]/CK       [129.3 109.1](ps)      50(ps)              
UART_TX_TOP/DATA_reg[1]/CK       [129.2 109.2](ps)      50(ps)              
UART_TX_TOP/DATA_reg[0]/CK       [129.2 109.3](ps)      50(ps)              
FIFO_TOP/sync_w2r/Q1_reg[0]/CK   [129.1 108.8](ps)      50(ps)              
PULSE_GEN/rcv_flop_reg/CK        [129.1 108.8](ps)      50(ps)              
PULSE_GEN/pls_flop_reg/CK        [129.1 108.8](ps)      50(ps)              
FIFO_TOP/sync_w2r/out_reg[3]/CK  [129.1 108.8](ps)      50(ps)              
FIFO_TOP/sync_w2r/out_reg[2]/CK  [129.1 108.8](ps)      50(ps)              
FIFO_TOP/sync_w2r/out_reg[1]/CK  [129.1 108.8](ps)      50(ps)              
FIFO_TOP/sync_w2r/out_reg[0]/CK  [129.1 108.8](ps)      50(ps)              
FIFO_TOP/sync_w2r/Q1_reg[3]/CK   [129.1 108.8](ps)      50(ps)              
FIFO_TOP/sync_w2r/Q1_reg[2]/CK   [129.1 108.8](ps)      50(ps)              
FIFO_TOP/sync_w2r/Q1_reg[1]/CK   [129.1 108.8](ps)      50(ps)              
FIFO_TOP/rptr_empty/rptr_reg[3]/CK[129.1 108.8](ps)      50(ps)              
FIFO_TOP/rptr_empty/rptr_reg[2]/CK[129.1 108.8](ps)      50(ps)              
FIFO_TOP/rptr_empty/rptr_reg[1]/CK[129.1 108.8](ps)      50(ps)              
FIFO_TOP/rptr_empty/rptr_reg[0]/CK[129.1 108.8](ps)      50(ps)              
FIFO_TOP/rptr_empty/rempty_reg/CK[129.1 108.8](ps)      50(ps)              
FIFO_TOP/rptr_empty/rbin_reg[3]/CK[129.1 108.8](ps)      50(ps)              
FIFO_TOP/rptr_empty/rbin_reg[2]/CK[129.1 108.8](ps)      50(ps)              
FIFO_TOP/rptr_empty/rbin_reg[1]/CK[129.1 108.8](ps)      50(ps)              
FIFO_TOP/rptr_empty/rbin_reg[0]/CK[129.1 108.8](ps)      50(ps)              
UART_RX_TOP/D1/current_state_reg[1]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/D2/P_DATA_reg[4]/CK  [84.5 73](ps)          50(ps)              
UART_RX_TOP/S2/stop_error_reg/CK [84.5 73](ps)          50(ps)              
UART_RX_TOP/S1/start_glitch_reg/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/P1/PARITY_ERROR_reg/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/D2/P_DATA_reg[7]/CK  [84.5 73](ps)          50(ps)              
UART_RX_TOP/D2/P_DATA_reg[6]/CK  [84.5 73](ps)          50(ps)              
UART_RX_TOP/D2/P_DATA_reg[5]/CK  [84.5 73](ps)          50(ps)              
UART_RX_TOP/D2/P_DATA_reg[3]/CK  [84.5 73](ps)          50(ps)              
UART_RX_TOP/D2/P_DATA_reg[2]/CK  [84.5 73](ps)          50(ps)              
UART_RX_TOP/D2/P_DATA_reg[1]/CK  [84.5 73](ps)          50(ps)              
UART_RX_TOP/D2/P_DATA_reg[0]/CK  [84.5 73](ps)          50(ps)              
UART_RX_TOP/D1/current_state_reg[2]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/D1/current_state_reg[0]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/E1/BIT_COUNT_reg[0]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/E1/BIT_COUNT_reg[1]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/E1/BIT_COUNT_reg[2]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/E1/BIT_COUNT_reg[3]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/E1/EDGE_COUNT_reg[1]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/E1/EDGE_COUNT_reg[2]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/E1/EDGE_COUNT_reg[3]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/E1/EDGE_COUNT_reg[4]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/F1/current_state_reg[0]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/F1/current_state_reg[1]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/F1/current_state_reg[2]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/F1/current_state_reg[3]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/E1/EDGE_COUNT_reg[0]/CK[84.5 73](ps)          50(ps)              
UART_SCAN_CLK__L6_I0/A           [71.9 59.5](ps)        50(ps)              
U3_mux2X1/U1/A                   [76.1 72.5](ps)        50(ps)              
U2_mux2X1/U1/A                   [103.6 86.9](ps)       50(ps)              
UART_TX_SCAN_CLK__L1_I0/A        [283.3 168.2](ps)      50(ps)              
UART_RX_SCAN_CLK__L1_I0/A        [257.2 157.3](ps)      50(ps)              
TX_CLK_DIV/odd_edge_tog_reg/CK   [51.5 50.4](ps)        50(ps)              
RX_CLK_DIV/odd_edge_tog_reg/CK   [51.5 50.4](ps)        50(ps)              
TX_CLK_DIV/count_reg[6]/CK       [51.5 50.4](ps)        50(ps)              
RX_CLK_DIV/count_reg[6]/CK       [51.5 50.4](ps)        50(ps)              
TX_CLK_DIV/count_reg[5]/CK       [51.5 50.4](ps)        50(ps)              
TX_CLK_DIV/count_reg[0]/CK       [51.5 50.4](ps)        50(ps)              
RX_CLK_DIV/count_reg[1]/CK       [51.5 50.4](ps)        50(ps)              
RX_CLK_DIV/count_reg[4]/CK       [51.5 50.4](ps)        50(ps)              
RST_SYNC_2/sync_reg_reg[1]/CK    [51.5 50.4](ps)        50(ps)              
RX_CLK_DIV/count_reg[3]/CK       [51.5 50.4](ps)        50(ps)              
TX_CLK_DIV/count_reg[1]/CK       [51.5 50.4](ps)        50(ps)              
RX_CLK_DIV/count_reg[2]/CK       [51.5 50.4](ps)        50(ps)              
TX_CLK_DIV/count_reg[3]/CK       [51.5 50.4](ps)        50(ps)              
RST_SYNC_2/sync_reg_reg[0]/CK    [51.5 50.4](ps)        50(ps)              
TX_CLK_DIV/count_reg[2]/CK       [51.5 50.4](ps)        50(ps)              
TX_CLK_DIV/count_reg[4]/CK       [51.5 50.4](ps)        50(ps)              
RX_CLK_DIV/count_reg[0]/CK       [51.5 50.4](ps)        50(ps)              
RX_CLK_DIV/count_reg[5]/CK       [51.5 50.4](ps)        50(ps)              
UART_TX_TOP/F1/current_state_reg[3]/CK[129.3 109](ps)        50(ps)              
UART_TX_TOP/flag_reg/CK          [129.3 109.1](ps)      50(ps)              
UART_TX_TOP/S1/temp_registers_reg[7]/CK[129.3 109.1](ps)      50(ps)              
UART_TX_TOP/S1/temp_registers_reg[6]/CK[129.3 109.2](ps)      50(ps)              
UART_TX_TOP/S1/temp_registers_reg[5]/CK[129.2 109.2](ps)      50(ps)              
UART_TX_TOP/S1/temp_registers_reg[4]/CK[129.3 109.1](ps)      50(ps)              
UART_TX_TOP/S1/temp_registers_reg[3]/CK[129.3 109.1](ps)      50(ps)              
UART_TX_TOP/S1/temp_registers_reg[2]/CK[129.3 109.1](ps)      50(ps)              
UART_TX_TOP/S1/temp_registers_reg[1]/CK[129.3 109.1](ps)      50(ps)              
UART_TX_TOP/S1/temp_registers_reg[0]/CK[129.3 109.1](ps)      50(ps)              
UART_TX_TOP/S1/count_reg[3]/CK   [129.3 109](ps)        50(ps)              
UART_TX_TOP/S1/count_reg[2]/CK   [129.3 109.1](ps)      50(ps)              
UART_TX_TOP/S1/count_reg[1]/CK   [129.3 109.1](ps)      50(ps)              
UART_TX_TOP/S1/count_reg[0]/CK   [129.3 109.1](ps)      50(ps)              
UART_TX_TOP/S1/S_DATA_reg/CK     [129.3 109](ps)        50(ps)              
UART_TX_TOP/S1/DONE_reg/CK       [129.3 109](ps)        50(ps)              
UART_TX_TOP/P1/PARITY_BIT_reg/CK [129.3 109](ps)        50(ps)              
UART_TX_TOP/F1/current_state_reg[4]/CK[129.3 109](ps)        50(ps)              
UART_TX_TOP/F1/current_state_reg[2]/CK[129.3 109](ps)        50(ps)              
UART_TX_TOP/F1/current_state_reg[1]/CK[129.3 109](ps)        50(ps)              
UART_TX_TOP/F1/current_state_reg[0]/CK[129.3 109](ps)        50(ps)              
UART_TX_TOP/DATA_reg[7]/CK       [129.2 109.3](ps)      50(ps)              
UART_TX_TOP/DATA_reg[6]/CK       [129.2 109.3](ps)      50(ps)              
UART_TX_TOP/DATA_reg[5]/CK       [129.2 109.2](ps)      50(ps)              
UART_TX_TOP/DATA_reg[4]/CK       [129.3 109.2](ps)      50(ps)              
UART_TX_TOP/DATA_reg[3]/CK       [129.3 109.2](ps)      50(ps)              
UART_TX_TOP/DATA_reg[2]/CK       [129.3 109.1](ps)      50(ps)              
UART_TX_TOP/DATA_reg[1]/CK       [129.2 109.2](ps)      50(ps)              
UART_TX_TOP/DATA_reg[0]/CK       [129.2 109.3](ps)      50(ps)              
FIFO_TOP/sync_w2r/Q1_reg[0]/CK   [129.1 108.8](ps)      50(ps)              
PULSE_GEN/rcv_flop_reg/CK        [129.1 108.8](ps)      50(ps)              
PULSE_GEN/pls_flop_reg/CK        [129.1 108.8](ps)      50(ps)              
FIFO_TOP/sync_w2r/out_reg[3]/CK  [129.1 108.8](ps)      50(ps)              
FIFO_TOP/sync_w2r/out_reg[2]/CK  [129.1 108.8](ps)      50(ps)              
FIFO_TOP/sync_w2r/out_reg[1]/CK  [129.1 108.8](ps)      50(ps)              
FIFO_TOP/sync_w2r/out_reg[0]/CK  [129.1 108.8](ps)      50(ps)              
FIFO_TOP/sync_w2r/Q1_reg[3]/CK   [129.1 108.8](ps)      50(ps)              
FIFO_TOP/sync_w2r/Q1_reg[2]/CK   [129.1 108.8](ps)      50(ps)              
FIFO_TOP/sync_w2r/Q1_reg[1]/CK   [129.1 108.8](ps)      50(ps)              
FIFO_TOP/rptr_empty/rptr_reg[3]/CK[129.1 108.8](ps)      50(ps)              
FIFO_TOP/rptr_empty/rptr_reg[2]/CK[129.1 108.8](ps)      50(ps)              
FIFO_TOP/rptr_empty/rptr_reg[1]/CK[129.1 108.8](ps)      50(ps)              
FIFO_TOP/rptr_empty/rptr_reg[0]/CK[129.1 108.8](ps)      50(ps)              
FIFO_TOP/rptr_empty/rempty_reg/CK[129.1 108.8](ps)      50(ps)              
FIFO_TOP/rptr_empty/rbin_reg[3]/CK[129.1 108.8](ps)      50(ps)              
FIFO_TOP/rptr_empty/rbin_reg[2]/CK[129.1 108.8](ps)      50(ps)              
FIFO_TOP/rptr_empty/rbin_reg[1]/CK[129.1 108.8](ps)      50(ps)              
FIFO_TOP/rptr_empty/rbin_reg[0]/CK[129.1 108.8](ps)      50(ps)              
UART_RX_TOP/D1/current_state_reg[1]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/D2/P_DATA_reg[4]/CK  [84.5 73](ps)          50(ps)              
UART_RX_TOP/S2/stop_error_reg/CK [84.5 73](ps)          50(ps)              
UART_RX_TOP/S1/start_glitch_reg/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/P1/PARITY_ERROR_reg/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/D2/P_DATA_reg[7]/CK  [84.5 73](ps)          50(ps)              
UART_RX_TOP/D2/P_DATA_reg[6]/CK  [84.5 73](ps)          50(ps)              
UART_RX_TOP/D2/P_DATA_reg[5]/CK  [84.5 73](ps)          50(ps)              
UART_RX_TOP/D2/P_DATA_reg[3]/CK  [84.5 73](ps)          50(ps)              
UART_RX_TOP/D2/P_DATA_reg[2]/CK  [84.5 73](ps)          50(ps)              
UART_RX_TOP/D2/P_DATA_reg[1]/CK  [84.5 73](ps)          50(ps)              
UART_RX_TOP/D2/P_DATA_reg[0]/CK  [84.5 73](ps)          50(ps)              
UART_RX_TOP/D1/current_state_reg[2]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/D1/current_state_reg[0]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/E1/BIT_COUNT_reg[0]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/E1/BIT_COUNT_reg[1]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/E1/BIT_COUNT_reg[2]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/E1/BIT_COUNT_reg[3]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/E1/EDGE_COUNT_reg[1]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/E1/EDGE_COUNT_reg[2]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/E1/EDGE_COUNT_reg[3]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/E1/EDGE_COUNT_reg[4]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/F1/current_state_reg[0]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/F1/current_state_reg[1]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/F1/current_state_reg[2]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/F1/current_state_reg[3]/CK[84.5 73](ps)          50(ps)              
UART_RX_TOP/E1/EDGE_COUNT_reg[0]/CK[84.5 73](ps)          50(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: UART_CLK [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 93
     Rise Delay	   : [1444.1(ps)  1500.6(ps)]
     Rise Skew	   : 56.5(ps)
     Fall Delay	   : [1436.2(ps)  1614.8(ps)]
     Fall Skew	   : 178.6(ps)


  Child Tree 1 from U1_mux2X1/U1/A: 
     nrSink : 93
     Rise Delay [1444.1(ps)  1500.6(ps)] Skew [56.5(ps)]
     Fall Delay[1436.2(ps)  1614.8(ps)] Skew=[178.6(ps)]


  Main Tree from UART_CLK w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U1_mux2X1/U1/A [63.5(ps) 63.7(ps)]
OUTPUT_TERM: U1_mux2X1/U1/Y [370.4(ps) 353.3(ps)]

Main Tree: 
     nrSink         : 93
     Rise Delay	   : [1444.1(ps)  1500.6(ps)]
     Rise Skew	   : 56.5(ps)
     Fall Delay	   : [1436.2(ps)  1614.8(ps)]
     Fall Skew	   : 178.6(ps)


  Child Tree 1 from TX_CLK_DIV/div_clk_reg/CK: 
     nrSink : 48
     Rise Delay [1488.6(ps)  1500.6(ps)] Skew [12(ps)]
     Fall Delay[1602.8(ps)  1614.8(ps)] Skew=[12(ps)]


  Child Tree 2 from RX_CLK_DIV/div_clk_reg/CK: 
     nrSink : 27
     Rise Delay [1477.4(ps)  1480.9(ps)] Skew [3.5(ps)]
     Fall Delay[1596.1(ps)  1599.6(ps)] Skew=[3.5(ps)]


  Child Tree 3 from TX_CLK_DIV/U15/A: 
     nrSink : 48
     Rise Delay [1468.7(ps)  1480.7(ps)] Skew [12(ps)]
     Fall Delay[1454.7(ps)  1466.7(ps)] Skew=[12(ps)]


  Child Tree 4 from RX_CLK_DIV/U16/A: 
     nrSink : 27
     Rise Delay [1444.1(ps)  1447.6(ps)] Skew [3.5(ps)]
     Fall Delay[1436.2(ps)  1439.7(ps)] Skew=[3.5(ps)]


  Main Tree from U1_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 18
     nrGate : 4
     Rise Delay [1478.5(ps)  1479.2(ps)] Skew [0.7(ps)]
     Fall Delay [1442.7(ps)  1443.4(ps)] Skew=[0.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: TX_CLK_DIV/div_clk_reg/CK [371.9(ps) 354.8(ps)]
OUTPUT_TERM: TX_CLK_DIV/div_clk_reg/Q [824.6(ps) 892.3(ps)]

Main Tree: 
     nrSink         : 48
     Rise Delay	   : [1488.6(ps)  1500.6(ps)]
     Rise Skew	   : 12(ps)
     Fall Delay	   : [1602.8(ps)  1614.8(ps)]
     Fall Skew	   : 12(ps)


  Child Tree 1 from TX_CLK_DIV/U15/B: 
     nrSink : 48
     Rise Delay [1488.6(ps)  1500.6(ps)] Skew [12(ps)]
     Fall Delay[1602.8(ps)  1614.8(ps)] Skew=[12(ps)]


  Main Tree from TX_CLK_DIV/div_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: RX_CLK_DIV/div_clk_reg/CK [371.9(ps) 354.8(ps)]
OUTPUT_TERM: RX_CLK_DIV/div_clk_reg/Q [834.2(ps) 900(ps)]

Main Tree: 
     nrSink         : 27
     Rise Delay	   : [1477.4(ps)  1480.9(ps)]
     Rise Skew	   : 3.5(ps)
     Fall Delay	   : [1596.1(ps)  1599.6(ps)]
     Fall Skew	   : 3.5(ps)


  Child Tree 1 from RX_CLK_DIV/U16/B: 
     nrSink : 27
     Rise Delay [1477.4(ps)  1480.9(ps)] Skew [3.5(ps)]
     Fall Delay[1596.1(ps)  1599.6(ps)] Skew=[3.5(ps)]


  Main Tree from RX_CLK_DIV/div_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: TX_CLK_DIV/U15/B [824.8(ps) 892.5(ps)]
OUTPUT_TERM: TX_CLK_DIV/U15/Y [996.2(ps) 1126.1(ps)]

Main Tree: 
     nrSink         : 48
     Rise Delay	   : [1488.6(ps)  1500.6(ps)]
     Rise Skew	   : 12(ps)
     Fall Delay	   : [1602.8(ps)  1614.8(ps)]
     Fall Skew	   : 12(ps)


  Child Tree 1 from U3_mux2X1/U1/A: 
     nrSink : 48
     Rise Delay [1488.6(ps)  1500.6(ps)] Skew [12(ps)]
     Fall Delay[1602.8(ps)  1614.8(ps)] Skew=[12(ps)]


  Main Tree from TX_CLK_DIV/U15/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: RX_CLK_DIV/U16/B [834.4(ps) 900.2(ps)]
OUTPUT_TERM: RX_CLK_DIV/U16/Y [1027.6(ps) 1152.7(ps)]

Main Tree: 
     nrSink         : 27
     Rise Delay	   : [1477.4(ps)  1480.9(ps)]
     Rise Skew	   : 3.5(ps)
     Fall Delay	   : [1596.1(ps)  1599.6(ps)]
     Fall Skew	   : 3.5(ps)


  Child Tree 1 from U2_mux2X1/U1/A: 
     nrSink : 27
     Rise Delay [1477.4(ps)  1480.9(ps)] Skew [3.5(ps)]
     Fall Delay[1596.1(ps)  1599.6(ps)] Skew=[3.5(ps)]


  Main Tree from RX_CLK_DIV/U16/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U3_mux2X1/U1/A [996.3(ps) 1126.2(ps)]
OUTPUT_TERM: U3_mux2X1/U1/Y [1267(ps) 1405(ps)]

Main Tree: 
     nrSink         : 48
     Rise Delay	   : [1488.6(ps)  1500.6(ps)]
     Rise Skew	   : 12(ps)
     Fall Delay	   : [1602.8(ps)  1614.8(ps)]
     Fall Skew	   : 12(ps)


  Main Tree from U3_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 48
     nrGate : 0
     Rise Delay [1488.6(ps)  1500.6(ps)] Skew [12(ps)]
     Fall Delay [1602.8(ps)  1614.8(ps)] Skew=[12(ps)]


**** Sub Tree Report ****
INPUT_TERM: U2_mux2X1/U1/A [1027.9(ps) 1153(ps)]
OUTPUT_TERM: U2_mux2X1/U1/Y [1291(ps) 1428(ps)]

Main Tree: 
     nrSink         : 27
     Rise Delay	   : [1477.4(ps)  1480.9(ps)]
     Rise Skew	   : 3.5(ps)
     Fall Delay	   : [1596.1(ps)  1599.6(ps)]
     Fall Skew	   : 3.5(ps)


  Main Tree from U2_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 27
     nrGate : 0
     Rise Delay [1477.4(ps)  1480.9(ps)] Skew [3.5(ps)]
     Fall Delay [1596.1(ps)  1599.6(ps)] Skew=[3.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: TX_CLK_DIV/U15/A [843.1(ps) 806.1(ps)]
OUTPUT_TERM: TX_CLK_DIV/U15/Y [977.3(ps) 981.7(ps)]

Main Tree: 
     nrSink         : 48
     Rise Delay	   : [1468.7(ps)  1480.7(ps)]
     Rise Skew	   : 12(ps)
     Fall Delay	   : [1454.7(ps)  1466.7(ps)]
     Fall Skew	   : 12(ps)


  Child Tree 1 from U3_mux2X1/U1/A: 
     nrSink : 48
     Rise Delay [1468.7(ps)  1480.7(ps)] Skew [12(ps)]
     Fall Delay[1454.7(ps)  1466.7(ps)] Skew=[12(ps)]


  Main Tree from TX_CLK_DIV/U15/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: RX_CLK_DIV/U16/A [843.2(ps) 806.2(ps)]
OUTPUT_TERM: RX_CLK_DIV/U16/Y [995.2(ps) 996.7(ps)]

Main Tree: 
     nrSink         : 27
     Rise Delay	   : [1444.1(ps)  1447.6(ps)]
     Rise Skew	   : 3.5(ps)
     Fall Delay	   : [1436.2(ps)  1439.7(ps)]
     Fall Skew	   : 3.5(ps)


  Child Tree 1 from U2_mux2X1/U1/A: 
     nrSink : 27
     Rise Delay [1444.1(ps)  1447.6(ps)] Skew [3.5(ps)]
     Fall Delay[1436.2(ps)  1439.7(ps)] Skew=[3.5(ps)]


  Main Tree from RX_CLK_DIV/U16/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U3_mux2X1/U1/A [977.4(ps) 981.8(ps)]
OUTPUT_TERM: U3_mux2X1/U1/Y [1247.1(ps) 1256.9(ps)]

Main Tree: 
     nrSink         : 48
     Rise Delay	   : [1468.7(ps)  1480.7(ps)]
     Rise Skew	   : 12(ps)
     Fall Delay	   : [1454.7(ps)  1466.7(ps)]
     Fall Skew	   : 12(ps)


  Main Tree from U3_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 48
     nrGate : 0
     Rise Delay [1468.7(ps)  1480.7(ps)] Skew [12(ps)]
     Fall Delay [1454.7(ps)  1466.7(ps)] Skew=[12(ps)]


**** Sub Tree Report ****
INPUT_TERM: U2_mux2X1/U1/A [995.5(ps) 997(ps)]
OUTPUT_TERM: U2_mux2X1/U1/Y [1257.7(ps) 1268.1(ps)]

Main Tree: 
     nrSink         : 27
     Rise Delay	   : [1444.1(ps)  1447.6(ps)]
     Rise Skew	   : 3.5(ps)
     Fall Delay	   : [1436.2(ps)  1439.7(ps)]
     Fall Skew	   : 3.5(ps)


  Main Tree from U2_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 27
     nrGate : 0
     Rise Delay [1444.1(ps)  1447.6(ps)] Skew [3.5(ps)]
     Fall Delay [1436.2(ps)  1439.7(ps)] Skew=[3.5(ps)]


UART_CLK (0 0) load=0.0493922(pf) 

UART_CLK__L1_I0/A (0.002 0.002) 
UART_CLK__L1_I0/Y (0.0331 0.0347) load=0.0464034(pf) 

UART_CLK__L2_I0/A (0.0338 0.0354) 
UART_CLK__L2_I0/Y (0.0632 0.0634) load=0.00656061(pf) 

U1_mux2X1/U1/A (0.0635 0.0637) 
U1_mux2X1/U1/Y (0.3704 0.3533) load=0.0361978(pf) 

UART_SCAN_CLK__L1_I0/A (0.3717 0.3546) 
UART_SCAN_CLK__L1_I0/Y (0.5499 0.5058) load=0.0158153(pf) 

UART_SCAN_CLK__L1_I1/A (0.3722 0.3551) 
UART_SCAN_CLK__L1_I1/Y (0.5132 0.5041) load=0.00742929(pf) 

TX_CLK_DIV/div_clk_reg/CK (0.3719 0.3548) 
TX_CLK_DIV/div_clk_reg/Q (0.8246 0.8923) load=0.00634335(pf) 

RX_CLK_DIV/div_clk_reg/CK (0.3719 0.3548) 
RX_CLK_DIV/div_clk_reg/Q (0.8342 0.9) load=0.00794411(pf) 

UART_SCAN_CLK__L2_I0/A (0.5505 0.5064) 
UART_SCAN_CLK__L2_I0/Y (0.6518 0.6104) load=0.0145118(pf) 

UART_SCAN_CLK__L2_I1/A (0.5136 0.5045) 
UART_SCAN_CLK__L2_I1/Y (0.7072 0.6923) load=0.0112317(pf) 

TX_CLK_DIV/U15/B (0.8248 0.8925) 
TX_CLK_DIV/U15/Y (0.9962 1.1261) load=0.00397438(pf) 

RX_CLK_DIV/U16/B (0.8344 0.9002) 
RX_CLK_DIV/U16/Y (1.0276 1.1527) load=0.00706108(pf) 

UART_SCAN_CLK__L3_I0/A (0.652 0.6106) 
UART_SCAN_CLK__L3_I0/Y (0.7649 0.7276) load=0.0504874(pf) 

UART_SCAN_CLK__L3_I1/A (0.7079 0.693) 
UART_SCAN_CLK__L3_I1/Y (0.9229 0.8835) load=0.0117792(pf) 

U3_mux2X1/U1/A (0.9963 1.1262) 
U3_mux2X1/U1/Y (1.267 1.405) load=0.026374(pf) 

U2_mux2X1/U1/A (1.0279 1.153) 
U2_mux2X1/U1/Y (1.291 1.428) load=0.0236365(pf) 

UART_SCAN_CLK__L4_I0/A (0.7681 0.7308) 
UART_SCAN_CLK__L4_I0/Y (0.7736 0.8131) load=0.037996(pf) 

UART_SCAN_CLK__L4_I1/A (0.9237 0.8843) 
UART_SCAN_CLK__L4_I1/Y (1.1824 1.1649) load=0.0170146(pf) 

UART_TX_SCAN_CLK__L1_I0/A (1.2696 1.4076) 
UART_TX_SCAN_CLK__L1_I0/Y (1.4848 1.599) load=0.163374(pf) 

UART_RX_SCAN_CLK__L1_I0/A (1.293 1.43) 
UART_RX_SCAN_CLK__L1_I0/Y (1.4744 1.5931) load=0.0846253(pf) 

UART_SCAN_CLK__L5_I0/A (0.7747 0.8142) 
UART_SCAN_CLK__L5_I0/Y (0.8428 0.8058) load=0.0110824(pf) 

UART_SCAN_CLK__L5_I1/A (1.1831 1.1656) 
UART_SCAN_CLK__L5_I1/Y (1.3816 1.3463) load=0.0486103(pf) 

UART_TX_TOP/F1/current_state_reg[3]/CK (1.5006 1.6148) 

UART_TX_TOP/flag_reg/CK (1.499 1.6132) 

UART_TX_TOP/S1/temp_registers_reg[7]/CK (1.4984 1.6126) 

UART_TX_TOP/S1/temp_registers_reg[6]/CK (1.498 1.6122) 

UART_TX_TOP/S1/temp_registers_reg[5]/CK (1.4977 1.6119) 

UART_TX_TOP/S1/temp_registers_reg[4]/CK (1.4987 1.6128) 

UART_TX_TOP/S1/temp_registers_reg[3]/CK (1.4987 1.6128) 

UART_TX_TOP/S1/temp_registers_reg[2]/CK (1.4989 1.6131) 

UART_TX_TOP/S1/temp_registers_reg[1]/CK (1.4989 1.6131) 

UART_TX_TOP/S1/temp_registers_reg[0]/CK (1.4988 1.613) 

UART_TX_TOP/S1/count_reg[3]/CK (1.5004 1.6146) 

UART_TX_TOP/S1/count_reg[2]/CK (1.4989 1.6131) 

UART_TX_TOP/S1/count_reg[1]/CK (1.4989 1.613) 

UART_TX_TOP/S1/count_reg[0]/CK (1.4996 1.6138) 

UART_TX_TOP/S1/S_DATA_reg/CK (1.4998 1.614) 

UART_TX_TOP/S1/DONE_reg/CK (1.5004 1.6146) 

UART_TX_TOP/P1/PARITY_BIT_reg/CK (1.5003 1.6145) 

UART_TX_TOP/F1/current_state_reg[4]/CK (1.5005 1.6147) 

UART_TX_TOP/F1/current_state_reg[2]/CK (1.5004 1.6146) 

UART_TX_TOP/F1/current_state_reg[1]/CK (1.5001 1.6143) 

UART_TX_TOP/F1/current_state_reg[0]/CK (1.4999 1.6141) 

UART_TX_TOP/DATA_reg[7]/CK (1.4956 1.6098) 

UART_TX_TOP/DATA_reg[6]/CK (1.495 1.6092) 

UART_TX_TOP/DATA_reg[5]/CK (1.4976 1.6118) 

UART_TX_TOP/DATA_reg[4]/CK (1.498 1.6122) 

UART_TX_TOP/DATA_reg[3]/CK (1.4982 1.6124) 

UART_TX_TOP/DATA_reg[2]/CK (1.4984 1.6125) 

UART_TX_TOP/DATA_reg[1]/CK (1.4974 1.6116) 

UART_TX_TOP/DATA_reg[0]/CK (1.4945 1.6087) 

FIFO_TOP/sync_w2r/Q1_reg[0]/CK (1.4895 1.6037) 

PULSE_GEN/rcv_flop_reg/CK (1.4891 1.6033) 

PULSE_GEN/pls_flop_reg/CK (1.4888 1.603) 

FIFO_TOP/sync_w2r/out_reg[3]/CK (1.4894 1.6036) 

FIFO_TOP/sync_w2r/out_reg[2]/CK (1.4895 1.6037) 

FIFO_TOP/sync_w2r/out_reg[1]/CK (1.4895 1.6037) 

FIFO_TOP/sync_w2r/out_reg[0]/CK (1.4894 1.6036) 

FIFO_TOP/sync_w2r/Q1_reg[3]/CK (1.4893 1.6035) 

FIFO_TOP/sync_w2r/Q1_reg[2]/CK (1.4895 1.6037) 

FIFO_TOP/sync_w2r/Q1_reg[1]/CK (1.4895 1.6037) 

FIFO_TOP/rptr_empty/rptr_reg[3]/CK (1.4887 1.6029) 

FIFO_TOP/rptr_empty/rptr_reg[2]/CK (1.4893 1.6035) 

FIFO_TOP/rptr_empty/rptr_reg[1]/CK (1.4886 1.6028) 

FIFO_TOP/rptr_empty/rptr_reg[0]/CK (1.489 1.6032) 

FIFO_TOP/rptr_empty/rempty_reg/CK (1.4893 1.6035) 

FIFO_TOP/rptr_empty/rbin_reg[3]/CK (1.4891 1.6033) 

FIFO_TOP/rptr_empty/rbin_reg[2]/CK (1.4894 1.6036) 

FIFO_TOP/rptr_empty/rbin_reg[1]/CK (1.4895 1.6037) 

FIFO_TOP/rptr_empty/rbin_reg[0]/CK (1.4895 1.6037) 

UART_RX_TOP/D1/current_state_reg[1]/CK (1.4774 1.5961) 

UART_RX_TOP/D2/P_DATA_reg[4]/CK (1.4808 1.5995) 

UART_RX_TOP/S2/stop_error_reg/CK (1.4801 1.5988) 

UART_RX_TOP/S1/start_glitch_reg/CK (1.4796 1.5983) 

UART_RX_TOP/P1/PARITY_ERROR_reg/CK (1.4802 1.5989) 

UART_RX_TOP/D2/P_DATA_reg[7]/CK (1.4792 1.5979) 

UART_RX_TOP/D2/P_DATA_reg[6]/CK (1.4804 1.5991) 

UART_RX_TOP/D2/P_DATA_reg[5]/CK (1.4804 1.5991) 

UART_RX_TOP/D2/P_DATA_reg[3]/CK (1.4808 1.5995) 

UART_RX_TOP/D2/P_DATA_reg[2]/CK (1.4809 1.5996) 

UART_RX_TOP/D2/P_DATA_reg[1]/CK (1.4809 1.5996) 

UART_RX_TOP/D2/P_DATA_reg[0]/CK (1.479 1.5977) 

UART_RX_TOP/D1/current_state_reg[2]/CK (1.4787 1.5974) 

UART_RX_TOP/D1/current_state_reg[0]/CK (1.4778 1.5965) 

UART_RX_TOP/E1/BIT_COUNT_reg[0]/CK (1.4782 1.5969) 

UART_RX_TOP/E1/BIT_COUNT_reg[1]/CK (1.4777 1.5964) 

UART_RX_TOP/E1/BIT_COUNT_reg[2]/CK (1.4782 1.5969) 

UART_RX_TOP/E1/BIT_COUNT_reg[3]/CK (1.4784 1.5972) 

UART_RX_TOP/E1/EDGE_COUNT_reg[1]/CK (1.4786 1.5973) 

UART_RX_TOP/E1/EDGE_COUNT_reg[2]/CK (1.4788 1.5975) 

UART_RX_TOP/E1/EDGE_COUNT_reg[3]/CK (1.4788 1.5975) 

UART_RX_TOP/E1/EDGE_COUNT_reg[4]/CK (1.4785 1.5972) 

UART_RX_TOP/F1/current_state_reg[0]/CK (1.4781 1.5968) 

UART_RX_TOP/F1/current_state_reg[1]/CK (1.4782 1.5969) 

UART_RX_TOP/F1/current_state_reg[2]/CK (1.4783 1.597) 

UART_RX_TOP/F1/current_state_reg[3]/CK (1.4783 1.597) 

UART_RX_TOP/E1/EDGE_COUNT_reg[0]/CK (1.4787 1.5974) 

TX_CLK_DIV/U15/A (0.8431 0.8061) 
TX_CLK_DIV/U15/Y (0.9773 0.9817) load=0.00397438(pf) 

RX_CLK_DIV/U16/A (0.8432 0.8062) 
RX_CLK_DIV/U16/Y (0.9952 0.9967) load=0.00706108(pf) 

UART_SCAN_CLK__L6_I0/A (1.384 1.3487) 
UART_SCAN_CLK__L6_I0/Y (1.3924 1.4311) load=0.038434(pf) 

U3_mux2X1/U1/A (0.9774 0.9818) 
U3_mux2X1/U1/Y (1.2471 1.2569) load=0.026374(pf) 

U2_mux2X1/U1/A (0.9955 0.997) 
U2_mux2X1/U1/Y (1.2577 1.2681) load=0.0236365(pf) 

UART_SCAN_CLK__L7_I0/A (1.3937 1.4324) 
UART_SCAN_CLK__L7_I0/Y (1.4775 1.4417) load=0.0558057(pf) 

UART_TX_SCAN_CLK__L1_I0/A (1.2497 1.2595) 
UART_TX_SCAN_CLK__L1_I0/Y (1.4649 1.4509) load=0.163374(pf) 

UART_RX_SCAN_CLK__L1_I0/A (1.2597 1.2701) 
UART_RX_SCAN_CLK__L1_I0/Y (1.4411 1.4332) load=0.0846253(pf) 

TX_CLK_DIV/odd_edge_tog_reg/CK (1.4792 1.4434) 

RX_CLK_DIV/odd_edge_tog_reg/CK (1.4792 1.4434) 

TX_CLK_DIV/count_reg[6]/CK (1.479 1.4432) 

RX_CLK_DIV/count_reg[6]/CK (1.4792 1.4434) 

TX_CLK_DIV/count_reg[5]/CK (1.4789 1.4431) 

TX_CLK_DIV/count_reg[0]/CK (1.479 1.4432) 

RX_CLK_DIV/count_reg[1]/CK (1.4788 1.443) 

RX_CLK_DIV/count_reg[4]/CK (1.4791 1.4433) 

RST_SYNC_2/sync_reg_reg[1]/CK (1.479 1.4432) 

RX_CLK_DIV/count_reg[3]/CK (1.479 1.4432) 

TX_CLK_DIV/count_reg[1]/CK (1.479 1.4432) 

RX_CLK_DIV/count_reg[2]/CK (1.4789 1.4431) 

TX_CLK_DIV/count_reg[3]/CK (1.4785 1.4427) 

RST_SYNC_2/sync_reg_reg[0]/CK (1.479 1.4432) 

TX_CLK_DIV/count_reg[2]/CK (1.4788 1.443) 

TX_CLK_DIV/count_reg[4]/CK (1.4788 1.443) 

RX_CLK_DIV/count_reg[0]/CK (1.4788 1.443) 

RX_CLK_DIV/count_reg[5]/CK (1.4792 1.4434) 

UART_TX_TOP/F1/current_state_reg[3]/CK (1.4807 1.4667) 

UART_TX_TOP/flag_reg/CK (1.4791 1.4651) 

UART_TX_TOP/S1/temp_registers_reg[7]/CK (1.4785 1.4645) 

UART_TX_TOP/S1/temp_registers_reg[6]/CK (1.4781 1.4641) 

UART_TX_TOP/S1/temp_registers_reg[5]/CK (1.4778 1.4638) 

UART_TX_TOP/S1/temp_registers_reg[4]/CK (1.4788 1.4647) 

UART_TX_TOP/S1/temp_registers_reg[3]/CK (1.4788 1.4647) 

UART_TX_TOP/S1/temp_registers_reg[2]/CK (1.479 1.465) 

UART_TX_TOP/S1/temp_registers_reg[1]/CK (1.479 1.465) 

UART_TX_TOP/S1/temp_registers_reg[0]/CK (1.4789 1.4649) 

UART_TX_TOP/S1/count_reg[3]/CK (1.4805 1.4665) 

UART_TX_TOP/S1/count_reg[2]/CK (1.479 1.465) 

UART_TX_TOP/S1/count_reg[1]/CK (1.479 1.4649) 

UART_TX_TOP/S1/count_reg[0]/CK (1.4797 1.4657) 

UART_TX_TOP/S1/S_DATA_reg/CK (1.4799 1.4659) 

UART_TX_TOP/S1/DONE_reg/CK (1.4805 1.4665) 

UART_TX_TOP/P1/PARITY_BIT_reg/CK (1.4804 1.4664) 

UART_TX_TOP/F1/current_state_reg[4]/CK (1.4806 1.4666) 

UART_TX_TOP/F1/current_state_reg[2]/CK (1.4805 1.4665) 

UART_TX_TOP/F1/current_state_reg[1]/CK (1.4802 1.4662) 

UART_TX_TOP/F1/current_state_reg[0]/CK (1.48 1.466) 

UART_TX_TOP/DATA_reg[7]/CK (1.4757 1.4617) 

UART_TX_TOP/DATA_reg[6]/CK (1.4751 1.4611) 

UART_TX_TOP/DATA_reg[5]/CK (1.4777 1.4637) 

UART_TX_TOP/DATA_reg[4]/CK (1.4781 1.4641) 

UART_TX_TOP/DATA_reg[3]/CK (1.4783 1.4643) 

UART_TX_TOP/DATA_reg[2]/CK (1.4785 1.4644) 

UART_TX_TOP/DATA_reg[1]/CK (1.4775 1.4635) 

UART_TX_TOP/DATA_reg[0]/CK (1.4746 1.4606) 

FIFO_TOP/sync_w2r/Q1_reg[0]/CK (1.4696 1.4556) 

PULSE_GEN/rcv_flop_reg/CK (1.4692 1.4552) 

PULSE_GEN/pls_flop_reg/CK (1.4689 1.4549) 

FIFO_TOP/sync_w2r/out_reg[3]/CK (1.4695 1.4555) 

FIFO_TOP/sync_w2r/out_reg[2]/CK (1.4696 1.4556) 

FIFO_TOP/sync_w2r/out_reg[1]/CK (1.4696 1.4556) 

FIFO_TOP/sync_w2r/out_reg[0]/CK (1.4695 1.4555) 

FIFO_TOP/sync_w2r/Q1_reg[3]/CK (1.4694 1.4554) 

FIFO_TOP/sync_w2r/Q1_reg[2]/CK (1.4696 1.4556) 

FIFO_TOP/sync_w2r/Q1_reg[1]/CK (1.4696 1.4556) 

FIFO_TOP/rptr_empty/rptr_reg[3]/CK (1.4688 1.4548) 

FIFO_TOP/rptr_empty/rptr_reg[2]/CK (1.4694 1.4554) 

FIFO_TOP/rptr_empty/rptr_reg[1]/CK (1.4687 1.4547) 

FIFO_TOP/rptr_empty/rptr_reg[0]/CK (1.4691 1.4551) 

FIFO_TOP/rptr_empty/rempty_reg/CK (1.4694 1.4554) 

FIFO_TOP/rptr_empty/rbin_reg[3]/CK (1.4692 1.4552) 

FIFO_TOP/rptr_empty/rbin_reg[2]/CK (1.4695 1.4555) 

FIFO_TOP/rptr_empty/rbin_reg[1]/CK (1.4696 1.4556) 

FIFO_TOP/rptr_empty/rbin_reg[0]/CK (1.4696 1.4556) 

UART_RX_TOP/D1/current_state_reg[1]/CK (1.4441 1.4362) 

UART_RX_TOP/D2/P_DATA_reg[4]/CK (1.4475 1.4396) 

UART_RX_TOP/S2/stop_error_reg/CK (1.4468 1.4389) 

UART_RX_TOP/S1/start_glitch_reg/CK (1.4463 1.4384) 

UART_RX_TOP/P1/PARITY_ERROR_reg/CK (1.4469 1.439) 

UART_RX_TOP/D2/P_DATA_reg[7]/CK (1.4459 1.438) 

UART_RX_TOP/D2/P_DATA_reg[6]/CK (1.4471 1.4392) 

UART_RX_TOP/D2/P_DATA_reg[5]/CK (1.4471 1.4392) 

UART_RX_TOP/D2/P_DATA_reg[3]/CK (1.4475 1.4396) 

UART_RX_TOP/D2/P_DATA_reg[2]/CK (1.4476 1.4397) 

UART_RX_TOP/D2/P_DATA_reg[1]/CK (1.4476 1.4397) 

UART_RX_TOP/D2/P_DATA_reg[0]/CK (1.4457 1.4378) 

UART_RX_TOP/D1/current_state_reg[2]/CK (1.4454 1.4375) 

UART_RX_TOP/D1/current_state_reg[0]/CK (1.4445 1.4366) 

UART_RX_TOP/E1/BIT_COUNT_reg[0]/CK (1.4449 1.437) 

UART_RX_TOP/E1/BIT_COUNT_reg[1]/CK (1.4444 1.4365) 

UART_RX_TOP/E1/BIT_COUNT_reg[2]/CK (1.4449 1.437) 

UART_RX_TOP/E1/BIT_COUNT_reg[3]/CK (1.4451 1.4373) 

UART_RX_TOP/E1/EDGE_COUNT_reg[1]/CK (1.4453 1.4374) 

UART_RX_TOP/E1/EDGE_COUNT_reg[2]/CK (1.4455 1.4376) 

UART_RX_TOP/E1/EDGE_COUNT_reg[3]/CK (1.4455 1.4376) 

UART_RX_TOP/E1/EDGE_COUNT_reg[4]/CK (1.4452 1.4373) 

UART_RX_TOP/F1/current_state_reg[0]/CK (1.4448 1.4369) 

UART_RX_TOP/F1/current_state_reg[1]/CK (1.4449 1.437) 

UART_RX_TOP/F1/current_state_reg[2]/CK (1.445 1.4371) 

UART_RX_TOP/F1/current_state_reg[3]/CK (1.445 1.4371) 

UART_RX_TOP/E1/EDGE_COUNT_reg[0]/CK (1.4454 1.4375) 

###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: REF_CLK
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 3
Nr. of Sinks                   : 257
Nr. of Buffer                  : 5
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): RegFile/RdData_reg[6]/CK 820(ps)
Min trig. edge delay at sink(R): SYS_CTRL/current_state_reg[0]/CK 730.8(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 730.8~820(ps)          0~20000(ps)         
Fall Phase Delay               : 730.2~824(ps)          0~20000(ps)         
Trig. Edge Skew                : 89.2(ps)               200(ps)             
Rise Skew                      : 89.2(ps)               
Fall Skew                      : 93.8(ps)               
Max. Rise Buffer Tran          : 268.8(ps)              50(ps)              
Max. Fall Buffer Tran          : 181.5(ps)              50(ps)              
Max. Rise Sink Tran            : 399.7(ps)              50(ps)              
Max. Fall Sink Tran            : 374.7(ps)              50(ps)              
Min. Rise Buffer Tran          : 20.2(ps)               0(ps)               
Min. Fall Buffer Tran          : 18(ps)                 0(ps)               
Min. Rise Sink Tran            : 262.7(ps)              0(ps)               
Min. Fall Sink Tran            : 147.5(ps)              0(ps)               

view setup1_analysis_view : skew = 89.2ps (required = 200ps)
view setup2_analysis_view : skew = 89.2ps (required = 200ps)
view setup3_analysis_view : skew = 89.2ps (required = 200ps)
view hold1_analysis_view : skew = 91.3ps (required = 200ps)
view hold2_analysis_view : skew = 91.3ps (required = 200ps)
view hold3_analysis_view : skew = 91.3ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
REF_SCAN_CLK__L1_I0/A            [268.8 181.5](ps)      50(ps)              
REF_SCAN_CLK__L2_I1/A            [87.5 98.7](ps)        50(ps)              
REF_SCAN_CLK__L2_I0/A            [87.5 98.7](ps)        50(ps)              
RST_SYNC_1/sync_reg_reg[0]/CK    [399 372.5](ps)        50(ps)              
RegFile/registers_reg[6][3]/CK   [399 372.5](ps)        50(ps)              
RegFile/registers_reg[5][5]/CK   [399 372.5](ps)        50(ps)              
RegFile/registers_reg[6][5]/CK   [399 372.5](ps)        50(ps)              
RegFile/registers_reg[7][6]/CK   [399 372.5](ps)        50(ps)              
RegFile/registers_reg[8][1]/CK   [399 372.5](ps)        50(ps)              
RegFile/registers_reg[9][2]/CK   [399 372.4](ps)        50(ps)              
RegFile/registers_reg[11][2]/CK  [399.3 372.8](ps)      50(ps)              
RegFile/registers_reg[8][3]/CK   [399.3 372.8](ps)      50(ps)              
RegFile/registers_reg[9][3]/CK   [399.3 372.7](ps)      50(ps)              
RegFile/registers_reg[11][1]/CK  [399 372.4](ps)        50(ps)              
RegFile/registers_reg[5][6]/CK   [399 372.5](ps)        50(ps)              
RegFile/registers_reg[6][4]/CK   [399 372.5](ps)        50(ps)              
RegFile/registers_reg[9][1]/CK   [399 372.5](ps)        50(ps)              
RegFile/registers_reg[11][3]/CK  [399.3 372.7](ps)      50(ps)              
RegFile/registers_reg[6][6]/CK   [399 372.5](ps)        50(ps)              
RegFile/registers_reg[7][4]/CK   [399 372.5](ps)        50(ps)              
RegFile/registers_reg[7][5]/CK   [399 372.5](ps)        50(ps)              
RegFile/registers_reg[11][0]/CK  [399 372.4](ps)        50(ps)              
RegFile/registers_reg[8][2]/CK   [399.3 372.8](ps)      50(ps)              
RST_SYNC_1/sync_reg_reg[1]/CK    [398.9 372.7](ps)      50(ps)              
RegFile/registers_reg[11][4]/CK  [399.2 372.7](ps)      50(ps)              
RegFile/registers_reg[3][2]/CK   [398.9 372.7](ps)      50(ps)              
RegFile/registers_reg[3][1]/CK   [398.9 372.7](ps)      50(ps)              
RegFile/registers_reg[5][4]/CK   [398.9 372.8](ps)      50(ps)              
RegFile/registers_reg[7][7]/CK   [398.9 372.6](ps)      50(ps)              
RegFile/registers_reg[8][0]/CK   [399.2 372.6](ps)      50(ps)              
RegFile/registers_reg[10][1]/CK  [399.2 372.7](ps)      50(ps)              
RegFile/registers_reg[10][3]/CK  [399.2 372.7](ps)      50(ps)              
RegFile/registers_reg[9][4]/CK   [399.2 372.7](ps)      50(ps)              
RegFile/registers_reg[3][3]/CK   [398.9 372.7](ps)      50(ps)              
RegFile/registers_reg[8][4]/CK   [399.2 372.7](ps)      50(ps)              
RegFile/registers_reg[4][7]/CK   [398.9 372.9](ps)      50(ps)              
RegFile/registers_reg[4][6]/CK   [398.9 372.8](ps)      50(ps)              
RegFile/registers_reg[4][5]/CK   [398.9 372.9](ps)      50(ps)              
RegFile/registers_reg[4][4]/CK   [398.9 372.8](ps)      50(ps)              
RegFile/registers_reg[7][3]/CK   [398.9 372.9](ps)      50(ps)              
RegFile/registers_reg[10][7]/CK  [399.2 372.7](ps)      50(ps)              
RegFile/registers_reg[3][4]/CK   [398.9 372.7](ps)      50(ps)              
RegFile/registers_reg[5][3]/CK   [398.9 372.8](ps)      50(ps)              
RegFile/registers_reg[10][4]/CK  [399.2 372.7](ps)      50(ps)              
RegFile/registers_reg[9][0]/CK   [399.1 372.6](ps)      50(ps)              
RegFile/registers_reg[10][0]/CK  [399.1 372.6](ps)      50(ps)              
RegFile/registers_reg[10][6]/CK  [399.2 372.7](ps)      50(ps)              
RegFile/registers_reg[10][2]/CK  [399.2 372.7](ps)      50(ps)              
RegFile/registers_reg[10][5]/CK  [399.2 372.7](ps)      50(ps)              
RegFile/registers_reg[3][0]/CK   [399 374.5](ps)        50(ps)              
RegFile/registers_reg[5][7]/CK   [398.9 372.9](ps)      50(ps)              
RegFile/registers_reg[9][5]/CK   [399.3 372.7](ps)      50(ps)              
RegFile/registers_reg[3][7]/CK   [399 374.5](ps)        50(ps)              
RegFile/registers_reg[5][0]/CK   [398.6 373.5](ps)      50(ps)              
RegFile/registers_reg[6][0]/CK   [398.8 373.1](ps)      50(ps)              
RegFile/registers_reg[3][5]/CK   [399 374.5](ps)        50(ps)              
RegFile/registers_reg[9][7]/CK   [399.2 372.7](ps)      50(ps)              
RegFile/registers_reg[9][6]/CK   [399.3 372.7](ps)      50(ps)              
RegFile/registers_reg[4][3]/CK   [399.1 374.6](ps)      50(ps)              
RegFile/registers_reg[4][2]/CK   [399.1 374.6](ps)      50(ps)              
RegFile/registers_reg[5][2]/CK   [399.1 374.6](ps)      50(ps)              
RegFile/registers_reg[6][2]/CK   [398.6 374.3](ps)      50(ps)              
RegFile/registers_reg[6][1]/CK   [398.4 374.2](ps)      50(ps)              
RegFile/registers_reg[11][5]/CK  [399.3 372.7](ps)      50(ps)              
RegFile/registers_reg[3][6]/CK   [399 374.5](ps)        50(ps)              
RegFile/registers_reg[2][5]/CK   [399 374.5](ps)        50(ps)              
RegFile/registers_reg[6][7]/CK   [399.1 372.6](ps)      50(ps)              
RegFile/registers_reg[5][1]/CK   [399 374.5](ps)        50(ps)              
RegFile/registers_reg[8][7]/CK   [399.1 372.6](ps)      50(ps)              
RegFile/registers_reg[8][5]/CK   [399.3 372.7](ps)      50(ps)              
RegFile/registers_reg[7][2]/CK   [398.3 374.1](ps)      50(ps)              
RegFile/registers_reg[11][7]/CK  [399.2 372.7](ps)      50(ps)              
RegFile/registers_reg[8][6]/CK   [399.3 372.7](ps)      50(ps)              
RegFile/registers_reg[14][1]/CK  [399.3 372.8](ps)      50(ps)              
RegFile/registers_reg[7][0]/CK   [398.9 372.8](ps)      50(ps)              
RegFile/registers_reg[2][7]/CK   [399 374.5](ps)        50(ps)              
RegFile/registers_reg[4][1]/CK   [399.5 374.7](ps)      50(ps)              
RegFile/registers_reg[2][3]/CK   [399 374.5](ps)        50(ps)              
RegFile/registers_reg[2][6]/CK   [397.8 371.6](ps)      50(ps)              
RegFile/registers_reg[2][4]/CK   [399.6 374.6](ps)      50(ps)              
RegFile/registers_reg[2][2]/CK   [399.6 374.6](ps)      50(ps)              
RegFile/registers_reg[4][0]/CK   [399.5 374.7](ps)      50(ps)              
RegFile/registers_reg[11][6]/CK  [399.3 372.8](ps)      50(ps)              
RegFile/registers_reg[12][0]/CK  [399.1 372.6](ps)      50(ps)              
RegFile/registers_reg[7][1]/CK   [398.3 374.1](ps)      50(ps)              
RegFile/registers_reg[1][5]/CK   [399.6 374.6](ps)      50(ps)              
RegFile/registers_reg[12][2]/CK  [399.3 372.8](ps)      50(ps)              
RegFile/registers_reg[14][3]/CK  [399.3 372.8](ps)      50(ps)              
RegFile/registers_reg[12][1]/CK  [399.3 372.8](ps)      50(ps)              
RegFile/registers_reg[12][3]/CK  [399.3 372.8](ps)      50(ps)              
RegFile/registers_reg[1][4]/CK   [397.8 371.6](ps)      50(ps)              
RegFile/registers_reg[14][2]/CK  [399.3 372.8](ps)      50(ps)              
RegFile/registers_reg[1][2]/CK   [399.6 374.6](ps)      50(ps)              
RegFile/registers_reg[15][3]/CK  [399.3 372.8](ps)      50(ps)              
RegFile/registers_reg[2][1]/CK   [399.7 374.6](ps)      50(ps)              
RegFile/registers_reg[1][7]/CK   [399.6 374.6](ps)      50(ps)              
RegFile/registers_reg[1][6]/CK   [397.8 371.6](ps)      50(ps)              
RegFile/registers_reg[2][0]/CK   [399.6 374.4](ps)      50(ps)              
RegFile/registers_reg[15][1]/CK  [399.4 372.9](ps)      50(ps)              
RegFile/registers_reg[13][2]/CK  [399.3 372.8](ps)      50(ps)              
RegFile/RdData_Valid_reg/CK      [399.3 373.8](ps)      50(ps)              
RegFile/registers_reg[13][1]/CK  [399.4 372.9](ps)      50(ps)              
RegFile/registers_reg[12][4]/CK  [399.3 372.8](ps)      50(ps)              
RegFile/registers_reg[1][3]/CK   [397.8 371.6](ps)      50(ps)              
RegFile/RdData_reg[1]/CK         [399.2 373.7](ps)      50(ps)              
RegFile/RdData_reg[7]/CK         [399.4 372.9](ps)      50(ps)              
RegFile/registers_reg[1][0]/CK   [397.6 371.2](ps)      50(ps)              
RegFile/RdData_reg[4]/CK         [399.4 372.9](ps)      50(ps)              
RegFile/registers_reg[15][2]/CK  [390.1 362.9](ps)      50(ps)              
RegFile/registers_reg[0][4]/CK   [397.8 371.6](ps)      50(ps)              
RegFile/registers_reg[14][4]/CK  [390.1 362.9](ps)      50(ps)              
RegFile/registers_reg[12][7]/CK  [399.4 372.9](ps)      50(ps)              
RegFile/registers_reg[13][3]/CK  [390.1 362.9](ps)      50(ps)              
RegFile/registers_reg[0][7]/CK   [397.8 371.6](ps)      50(ps)              
RegFile/registers_reg[0][5]/CK   [397.8 371.6](ps)      50(ps)              
RegFile/registers_reg[0][0]/CK   [398.7 372.8](ps)      50(ps)              
RegFile/registers_reg[14][7]/CK  [399.4 372.9](ps)      50(ps)              
RegFile/registers_reg[0][3]/CK   [397.8 371.6](ps)      50(ps)              
RegFile/registers_reg[14][0]/CK  [399.4 372.9](ps)      50(ps)              
RegFile/registers_reg[1][1]/CK   [398.4 372.4](ps)      50(ps)              
RegFile/RdData_reg[2]/CK         [399 373.3](ps)        50(ps)              
RegFile/registers_reg[0][6]/CK   [397.8 371.6](ps)      50(ps)              
RegFile/registers_reg[0][2]/CK   [397.8 371.6](ps)      50(ps)              
RegFile/registers_reg[15][0]/CK  [399.4 372.9](ps)      50(ps)              
RegFile/registers_reg[13][0]/CK  [399.4 372.9](ps)      50(ps)              
RegFile/registers_reg[13][4]/CK  [390.1 362.9](ps)      50(ps)              
RegFile/registers_reg[0][1]/CK   [397.3 370.9](ps)      50(ps)              
RegFile/registers_reg[12][6]/CK  [390.1 362.9](ps)      50(ps)              
RegFile/registers_reg[12][5]/CK  [390.1 362.9](ps)      50(ps)              
RegFile/RdData_reg[0]/CK         [399 373.3](ps)        50(ps)              
RegFile/RdData_reg[6]/CK         [399.4 372.9](ps)      50(ps)              
RegFile/registers_reg[15][4]/CK  [390.1 362.9](ps)      50(ps)              
RegFile/RdData_reg[3]/CK         [399 373.3](ps)        50(ps)              
RegFile/RdData_reg[5]/CK         [399.4 372.9](ps)      50(ps)              
DATA_SYNC/sync_bus_reg[2]/CK     [396.7 370.1](ps)      50(ps)              
DATA_SYNC/sync_bus_reg[7]/CK     [397.8 371.6](ps)      50(ps)              
RegFile/registers_reg[15][7]/CK  [399.4 372.9](ps)      50(ps)              
DATA_SYNC/sync_bus_reg[3]/CK     [397.8 371.6](ps)      50(ps)              
RegFile/registers_reg[13][6]/CK  [390.1 362.9](ps)      50(ps)              
RegFile/registers_reg[15][5]/CK  [390.1 362.9](ps)      50(ps)              
DATA_SYNC/sync_reg_reg[0]/CK     [396.7 370.1](ps)      50(ps)              
RegFile/registers_reg[13][5]/CK  [390.1 362.9](ps)      50(ps)              
SYS_CTRL/Address_reg[2]/CK       [390.1 362.9](ps)      50(ps)              
SYS_CTRL/Address_reg[1]/CK       [390.1 362.9](ps)      50(ps)              
SYS_CTRL/Address_reg[0]/CK       [390.1 362.9](ps)      50(ps)              
RegFile/registers_reg[13][7]/CK  [390.1 362.9](ps)      50(ps)              
RegFile/registers_reg[14][6]/CK  [390.1 362.9](ps)      50(ps)              
RegFile/registers_reg[15][6]/CK  [390.1 362.9](ps)      50(ps)              
DATA_SYNC/sync_bus_reg[0]/CK     [396.1 369.4](ps)      50(ps)              
DATA_SYNC/sync_bus_reg[1]/CK     [395.6 368.8](ps)      50(ps)              
SYS_CTRL/Address_reg[3]/CK       [390.1 362.9](ps)      50(ps)              
DATA_SYNC/sync_reg_reg[1]/CK     [394.2 367.3](ps)      50(ps)              
DATA_SYNC/sync_bus_reg[4]/CK     [393 366](ps)          50(ps)              
RegFile/registers_reg[14][5]/CK  [390.1 363](ps)        50(ps)              
FIFO_TOP/sync_r2w/Q1_reg[3]/CK   [390.1 363](ps)        50(ps)              
DATA_SYNC/sync_bus_reg[6]/CK     [393 366](ps)          50(ps)              
FIFO_TOP/sync_r2w/Q1_reg[1]/CK   [390.1 363](ps)        50(ps)              
FIFO_TOP/sync_r2w/out_reg[2]/CK  [390.1 363](ps)        50(ps)              
SYS_CTRL/current_state_reg[0]/CK [390.1 362.9](ps)      50(ps)              
DATA_SYNC/enable_flop_reg/CK     [393.8 366.8](ps)      50(ps)              
FIFO_TOP/sync_r2w/out_reg[0]/CK  [390.1 363](ps)        50(ps)              
DATA_SYNC/enable_pulse_d_reg/CK  [393 366](ps)          50(ps)              
SYS_CTRL/current_state_reg[2]/CK [390.1 362.9](ps)      50(ps)              
DATA_SYNC/sync_bus_reg[5]/CK     [393 366](ps)          50(ps)              
FIFO_TOP/sync_r2w/Q1_reg[0]/CK   [390.1 363](ps)        50(ps)              
FIFO_TOP/sync_r2w/Q1_reg[2]/CK   [390.1 363](ps)        50(ps)              
FIFO_TOP/sync_r2w/out_reg[1]/CK  [390.1 363](ps)        50(ps)              
FIFO_TOP/sync_r2w/out_reg[3]/CK  [390.1 363](ps)        50(ps)              
SYS_CTRL/current_state_reg[1]/CK [390.1 362.9](ps)      50(ps)              
SYS_CTRL/current_state_reg[3]/CK [390.1 362.9](ps)      50(ps)              
FIFO_TOP/wptr_full/wptr_reg[1]/CK[390.1 363](ps)        50(ps)              
FIFO_TOP/wptr_full/wptr_reg[0]/CK[390.1 363](ps)        50(ps)              
FIFO_TOP/wptr_full/wptr_reg[2]/CK[390.1 363](ps)        50(ps)              
FIFO_TOP/wptr_full/wptr_reg[3]/CK[390.1 363](ps)        50(ps)              
FIFO_TOP/wptr_full/wfull_reg/CK  [390.1 363](ps)        50(ps)              
FIFO_TOP/wptr_full/wbin_reg[0]/CK[390.1 363](ps)        50(ps)              
FIFO_TOP/wptr_full/wbin_reg[2]/CK[390.1 363](ps)        50(ps)              
FIFO_TOP/wptr_full/wbin_reg[1]/CK[390.1 363](ps)        50(ps)              
FIFO_TOP/fifomem/mem_reg[7][3]/CK[390.1 363](ps)        50(ps)              
FIFO_TOP/wptr_full/wbin_reg[3]/CK[390.1 363](ps)        50(ps)              
FIFO_TOP/fifomem/mem_reg[7][0]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[1][7]/CK[390.1 363](ps)        50(ps)              
FIFO_TOP/fifomem/mem_reg[7][7]/CK[390.1 363](ps)        50(ps)              
FIFO_TOP/fifomem/mem_reg[2][7]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[2][0]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[6][7]/CK[390.1 363](ps)        50(ps)              
FIFO_TOP/fifomem/mem_reg[6][0]/CK[390.1 363](ps)        50(ps)              
FIFO_TOP/fifomem/mem_reg[0][0]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[3][0]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[3][7]/CK[390.1 363](ps)        50(ps)              
FIFO_TOP/fifomem/mem_reg[5][7]/CK[390.1 363](ps)        50(ps)              
FIFO_TOP/fifomem/mem_reg[0][7]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[4][7]/CK[390.1 363](ps)        50(ps)              
FIFO_TOP/fifomem/mem_reg[6][6]/CK[390.1 363](ps)        50(ps)              
FIFO_TOP/fifomem/mem_reg[4][0]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[5][0]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[2][6]/CK[390.1 363](ps)        50(ps)              
FIFO_TOP/fifomem/mem_reg[7][6]/CK[390.1 363](ps)        50(ps)              
FIFO_TOP/fifomem/mem_reg[1][0]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[0][1]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[4][6]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[0][6]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[3][6]/CK[390.1 363](ps)        50(ps)              
FIFO_TOP/fifomem/mem_reg[5][6]/CK[390.1 363](ps)        50(ps)              
FIFO_TOP/fifomem/mem_reg[3][1]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[1][6]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[7][5]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[1][1]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[7][1]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[6][1]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[6][5]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[2][1]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[0][5]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[4][1]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[3][5]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[7][4]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[5][5]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[2][5]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[1][5]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[7][2]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[5][1]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[4][5]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[2][2]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[3][2]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[5][4]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[4][2]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[6][2]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[5][3]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[6][3]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[6][4]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[5][2]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[0][2]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[4][4]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[4][3]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[0][4]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[0][3]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[2][3]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[3][4]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[1][2]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[1][4]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[1][3]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[3][3]/CK[388.7 361.5](ps)      50(ps)              
FIFO_TOP/fifomem/mem_reg[2][4]/CK[388.7 361.5](ps)      50(ps)              
ALU/OUT_VALID_reg/CK             [262.7 147.5](ps)      50(ps)              
ALU/ALU_OUT_reg[7]/CK            [262.7 147.5](ps)      50(ps)              
ALU/ALU_OUT_reg[6]/CK            [262.7 147.5](ps)      50(ps)              
ALU/ALU_OUT_reg[5]/CK            [262.7 147.5](ps)      50(ps)              
ALU/ALU_OUT_reg[4]/CK            [262.7 147.5](ps)      50(ps)              
ALU/ALU_OUT_reg[3]/CK            [262.7 147.5](ps)      50(ps)              
ALU/ALU_OUT_reg[2]/CK            [262.7 147.5](ps)      50(ps)              
ALU/ALU_OUT_reg[1]/CK            [262.7 147.5](ps)      50(ps)              
ALU/ALU_OUT_reg[0]/CK            [262.7 147.5](ps)      50(ps)              
ALU/ALU_OUT_reg[14]/CK           [262.7 147.5](ps)      50(ps)              
ALU/ALU_OUT_reg[10]/CK           [262.7 147.5](ps)      50(ps)              
ALU/ALU_OUT_reg[12]/CK           [262.7 147.5](ps)      50(ps)              
ALU/ALU_OUT_reg[15]/CK           [262.7 147.5](ps)      50(ps)              
ALU/ALU_OUT_reg[11]/CK           [262.7 147.5](ps)      50(ps)              
ALU/ALU_OUT_reg[13]/CK           [262.7 147.5](ps)      50(ps)              
ALU/ALU_OUT_reg[9]/CK            [262.7 147.5](ps)      50(ps)              
ALU/ALU_OUT_reg[8]/CK            [262.7 147.5](ps)      50(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: REF_CLK [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 257
     Rise Delay	   : [730.8(ps)  820(ps)]
     Rise Skew	   : 89.2(ps)
     Fall Delay	   : [730.2(ps)  824(ps)]
     Fall Skew	   : 93.8(ps)


  Child Tree 1 from U0_mux2X1/U1/A: 
     nrSink : 257
     Rise Delay [730.8(ps)  820(ps)] Skew [89.2(ps)]
     Fall Delay[730.2(ps)  824(ps)] Skew=[93.8(ps)]


  Main Tree from REF_CLK w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U0_mux2X1/U1/A [71.4(ps) 71.6(ps)]
OUTPUT_TERM: U0_mux2X1/U1/Y [350.6(ps) 375(ps)]

Main Tree: 
     nrSink         : 257
     Rise Delay	   : [730.8(ps)  820(ps)]
     Rise Skew	   : 89.2(ps)
     Fall Delay	   : [730.2(ps)  824(ps)]
     Fall Skew	   : 93.8(ps)


  Child Tree 1 from CLK_GATE/U0_TLATNCAX12M/CK: 
     nrSink : 17
     Rise Delay [758(ps)  760.8(ps)] Skew [2.8(ps)]
     Fall Delay[730.2(ps)  733(ps)] Skew=[2.8(ps)]


  Main Tree from U0_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 240
     nrGate : 1
     Rise Delay [730.8(ps)  820(ps)] Skew [89.2(ps)]
     Fall Delay [735.5(ps)  824(ps)] Skew=[88.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: CLK_GATE/U0_TLATNCAX12M/CK [516.1(ps) 524.6(ps)]
OUTPUT_TERM: CLK_GATE/U0_TLATNCAX12M/ECK [756.3(ps) 728.5(ps)]

Main Tree: 
     nrSink         : 17
     Rise Delay	   : [758(ps)  760.8(ps)]
     Rise Skew	   : 2.8(ps)
     Fall Delay	   : [730.2(ps)  733(ps)]
     Fall Skew	   : 2.8(ps)


  Main Tree from CLK_GATE/U0_TLATNCAX12M/ECK w/o tracing through gates: 
     nrSink : 17
     nrGate : 0
     Rise Delay [758(ps)  760.8(ps)] Skew [2.8(ps)]
     Fall Delay [730.2(ps)  733(ps)] Skew=[2.8(ps)]


REF_CLK (0 0) load=0.0546914(pf) 

REF_CLK__L1_I0/A (0.0042 0.0042) 
REF_CLK__L1_I0/Y (0.0375 0.039) load=0.0521194(pf) 

REF_CLK__L2_I0/A (0.0414 0.043) 
REF_CLK__L2_I0/Y (0.0713 0.0715) load=0.00523239(pf) 

U0_mux2X1/U1/A (0.0714 0.0716) 
U0_mux2X1/U1/Y (0.3506 0.375) load=0.0706712(pf) 

REF_SCAN_CLK__L1_I0/A (0.364 0.3883) 
REF_SCAN_CLK__L1_I0/Y (0.4809 0.4704) load=0.0962807(pf) 

REF_SCAN_CLK__L2_I1/A (0.4825 0.472) 
REF_SCAN_CLK__L2_I1/Y (0.5157 0.5242) load=0.00952759(pf) 

REF_SCAN_CLK__L2_I0/A (0.4829 0.4724) 
REF_SCAN_CLK__L2_I0/Y (0.7209 0.7256) load=0.72365(pf) 

CLK_GATE/U0_TLATNCAX12M/CK (0.5161 0.5246) 
CLK_GATE/U0_TLATNCAX12M/ECK (0.7563 0.7285) load=0.0488897(pf) 

RST_SYNC_1/sync_reg_reg[0]/CK (0.8139 0.818) 

RegFile/registers_reg[6][3]/CK (0.8139 0.818) 

RegFile/registers_reg[5][5]/CK (0.8137 0.8177) 

RegFile/registers_reg[6][5]/CK (0.8133 0.8174) 

RegFile/registers_reg[7][6]/CK (0.8132 0.8173) 

RegFile/registers_reg[8][1]/CK (0.8134 0.8174) 

RegFile/registers_reg[9][2]/CK (0.8135 0.8175) 

RegFile/registers_reg[11][2]/CK (0.8177 0.8217) 

RegFile/registers_reg[8][3]/CK (0.8177 0.8217) 

RegFile/registers_reg[9][3]/CK (0.8175 0.8216) 

RegFile/registers_reg[11][1]/CK (0.8134 0.8175) 

RegFile/registers_reg[5][6]/CK (0.8136 0.8176) 

RegFile/registers_reg[6][4]/CK (0.8138 0.8179) 

RegFile/registers_reg[9][1]/CK (0.8133 0.8173) 

RegFile/registers_reg[11][3]/CK (0.8176 0.8216) 

RegFile/registers_reg[6][6]/CK (0.8131 0.8172) 

RegFile/registers_reg[7][4]/CK (0.8139 0.8179) 

RegFile/registers_reg[7][5]/CK (0.8137 0.8177) 

RegFile/registers_reg[11][0]/CK (0.8135 0.8175) 

RegFile/registers_reg[8][2]/CK (0.8178 0.8218) 

RST_SYNC_1/sync_reg_reg[1]/CK (0.812 0.8161) 

RegFile/registers_reg[11][4]/CK (0.8173 0.8213) 

RegFile/registers_reg[3][2]/CK (0.8121 0.8162) 

RegFile/registers_reg[3][1]/CK (0.8119 0.816) 

RegFile/registers_reg[5][4]/CK (0.8117 0.8158) 

RegFile/registers_reg[7][7]/CK (0.8125 0.8165) 

RegFile/registers_reg[8][0]/CK (0.8158 0.8198) 

RegFile/registers_reg[10][1]/CK (0.8163 0.8203) 

RegFile/registers_reg[10][3]/CK (0.8168 0.8209) 

RegFile/registers_reg[9][4]/CK (0.8172 0.8212) 

RegFile/registers_reg[3][3]/CK (0.8122 0.8163) 

RegFile/registers_reg[8][4]/CK (0.8168 0.8208) 

RegFile/registers_reg[4][7]/CK (0.8112 0.8153) 

RegFile/registers_reg[4][6]/CK (0.8114 0.8154) 

RegFile/registers_reg[4][5]/CK (0.8111 0.8152) 

RegFile/registers_reg[4][4]/CK (0.8118 0.8159) 

RegFile/registers_reg[7][3]/CK (0.8112 0.8153) 

RegFile/registers_reg[10][7]/CK (0.8164 0.8205) 

RegFile/registers_reg[3][4]/CK (0.8122 0.8163) 

RegFile/registers_reg[5][3]/CK (0.8115 0.8156) 

RegFile/registers_reg[10][4]/CK (0.8171 0.8212) 

RegFile/registers_reg[9][0]/CK (0.8148 0.8188) 

RegFile/registers_reg[10][0]/CK (0.8148 0.8189) 

RegFile/registers_reg[10][6]/CK (0.8171 0.8211) 

RegFile/registers_reg[10][2]/CK (0.8172 0.8212) 

RegFile/registers_reg[10][5]/CK (0.8174 0.8214) 

RegFile/registers_reg[3][0]/CK (0.7958 0.8) 

RegFile/registers_reg[5][7]/CK (0.8111 0.8152) 

RegFile/registers_reg[9][5]/CK (0.8175 0.8215) 

RegFile/registers_reg[3][7]/CK (0.796 0.8002) 

RegFile/registers_reg[5][0]/CK (0.8073 0.8114) 

RegFile/registers_reg[6][0]/CK (0.8097 0.8138) 

RegFile/registers_reg[3][5]/CK (0.7963 0.8004) 

RegFile/registers_reg[9][7]/CK (0.8163 0.8203) 

RegFile/registers_reg[9][6]/CK (0.8175 0.8215) 

RegFile/registers_reg[4][3]/CK (0.7955 0.7997) 

RegFile/registers_reg[4][2]/CK (0.7954 0.7996) 

RegFile/registers_reg[5][2]/CK (0.796 0.8001) 

RegFile/registers_reg[6][2]/CK (0.8002 0.8044) 

RegFile/registers_reg[6][1]/CK (0.8011 0.8053) 

RegFile/registers_reg[11][5]/CK (0.8175 0.8215) 

RegFile/registers_reg[3][6]/CK (0.7962 0.8004) 

RegFile/registers_reg[2][5]/CK (0.7963 0.8005) 

RegFile/registers_reg[6][7]/CK (0.8146 0.8187) 

RegFile/registers_reg[5][1]/CK (0.7968 0.801) 

RegFile/registers_reg[8][7]/CK (0.8154 0.8194) 

RegFile/registers_reg[8][5]/CK (0.8176 0.8216) 

RegFile/registers_reg[7][2]/CK (0.8025 0.8066) 

RegFile/registers_reg[11][7]/CK (0.8166 0.8206) 

RegFile/registers_reg[8][6]/CK (0.8174 0.8214) 

RegFile/registers_reg[14][1]/CK (0.8185 0.8225) 

RegFile/registers_reg[7][0]/CK (0.8117 0.8157) 

RegFile/registers_reg[2][7]/CK (0.7961 0.8003) 

RegFile/registers_reg[4][1]/CK (0.7903 0.7946) 

RegFile/registers_reg[2][3]/CK (0.7964 0.8006) 

RegFile/registers_reg[2][6]/CK (0.7621 0.7666) 

RegFile/registers_reg[2][4]/CK (0.7843 0.7886) 

RegFile/registers_reg[2][2]/CK (0.7843 0.7886) 

RegFile/registers_reg[4][0]/CK (0.7898 0.794) 

RegFile/registers_reg[11][6]/CK (0.8183 0.8223) 

RegFile/registers_reg[12][0]/CK (0.8154 0.8195) 

RegFile/registers_reg[7][1]/CK (0.8025 0.8067) 

RegFile/registers_reg[1][5]/CK (0.7844 0.7886) 

RegFile/registers_reg[12][2]/CK (0.8183 0.8223) 

RegFile/registers_reg[14][3]/CK (0.8186 0.8226) 

RegFile/registers_reg[12][1]/CK (0.8186 0.8226) 

RegFile/registers_reg[12][3]/CK (0.8186 0.8226) 

RegFile/registers_reg[1][4]/CK (0.7621 0.7665) 

RegFile/registers_reg[14][2]/CK (0.8186 0.8226) 

RegFile/registers_reg[1][2]/CK (0.7842 0.7884) 

RegFile/registers_reg[15][3]/CK (0.8186 0.8226) 

RegFile/registers_reg[2][1]/CK (0.7839 0.7882) 

RegFile/registers_reg[1][7]/CK (0.784 0.7883) 

RegFile/registers_reg[1][6]/CK (0.762 0.7664) 

RegFile/registers_reg[2][0]/CK (0.7794 0.7837) 

RegFile/registers_reg[15][1]/CK (0.8192 0.8232) 

RegFile/registers_reg[13][2]/CK (0.8189 0.8229) 

RegFile/RdData_Valid_reg/CK (0.7731 0.7775) 

RegFile/registers_reg[13][1]/CK (0.8192 0.8232) 

RegFile/registers_reg[12][4]/CK (0.8186 0.8226) 

RegFile/registers_reg[1][3]/CK (0.7618 0.7663) 

RegFile/RdData_reg[1]/CK (0.772 0.7764) 

RegFile/RdData_reg[7]/CK (0.8193 0.8233) 

RegFile/registers_reg[1][0]/CK (0.7584 0.7628) 

RegFile/RdData_reg[4]/CK (0.8194 0.8234) 

RegFile/registers_reg[15][2]/CK (0.7346 0.7393) 

RegFile/registers_reg[0][4]/CK (0.7615 0.766) 

RegFile/registers_reg[14][4]/CK (0.7347 0.7394) 

RegFile/registers_reg[12][7]/CK (0.8192 0.8232) 

RegFile/registers_reg[13][3]/CK (0.7346 0.7393) 

RegFile/registers_reg[0][7]/CK (0.7605 0.765) 

RegFile/registers_reg[0][5]/CK (0.7616 0.766) 

RegFile/registers_reg[0][0]/CK (0.7667 0.7711) 

RegFile/registers_reg[14][7]/CK (0.8195 0.8235) 

RegFile/registers_reg[0][3]/CK (0.7615 0.7659) 

RegFile/registers_reg[14][0]/CK (0.8199 0.8239) 

RegFile/registers_reg[1][1]/CK (0.7641 0.7685) 

RegFile/RdData_reg[2]/CK (0.7693 0.7737) 

RegFile/registers_reg[0][6]/CK (0.7612 0.7657) 

RegFile/registers_reg[0][2]/CK (0.7609 0.7654) 

RegFile/registers_reg[15][0]/CK (0.8198 0.8238) 

RegFile/registers_reg[13][0]/CK (0.8196 0.8236) 

RegFile/registers_reg[13][4]/CK (0.7348 0.7395) 

RegFile/registers_reg[0][1]/CK (0.7567 0.7611) 

RegFile/registers_reg[12][6]/CK (0.7344 0.739) 

RegFile/registers_reg[12][5]/CK (0.7348 0.7395) 

RegFile/RdData_reg[0]/CK (0.7694 0.7738) 

RegFile/RdData_reg[6]/CK (0.82 0.824) 

RegFile/registers_reg[15][4]/CK (0.7348 0.7395) 

RegFile/RdData_reg[3]/CK (0.7694 0.7738) 

RegFile/RdData_reg[5]/CK (0.82 0.824) 

DATA_SYNC/sync_bus_reg[2]/CK (0.7533 0.7578) 

DATA_SYNC/sync_bus_reg[7]/CK (0.761 0.7655) 

RegFile/registers_reg[15][7]/CK (0.82 0.824) 

DATA_SYNC/sync_bus_reg[3]/CK (0.761 0.7654) 

RegFile/registers_reg[13][6]/CK (0.7341 0.7388) 

RegFile/registers_reg[15][5]/CK (0.734 0.7387) 

DATA_SYNC/sync_reg_reg[0]/CK (0.7534 0.7579) 

RegFile/registers_reg[13][5]/CK (0.734 0.7387) 

SYS_CTRL/Address_reg[2]/CK (0.7315 0.7361) 

SYS_CTRL/Address_reg[1]/CK (0.7323 0.737) 

SYS_CTRL/Address_reg[0]/CK (0.7325 0.7372) 

RegFile/registers_reg[13][7]/CK (0.7331 0.7378) 

RegFile/registers_reg[14][6]/CK (0.7337 0.7383) 

RegFile/registers_reg[15][6]/CK (0.7334 0.7381) 

DATA_SYNC/sync_bus_reg[0]/CK (0.7499 0.7544) 

DATA_SYNC/sync_bus_reg[1]/CK (0.7475 0.752) 

SYS_CTRL/Address_reg[3]/CK (0.7317 0.7364) 

DATA_SYNC/sync_reg_reg[1]/CK (0.7418 0.7464) 

DATA_SYNC/sync_bus_reg[4]/CK (0.7374 0.742) 

RegFile/registers_reg[14][5]/CK (0.7365 0.7411) 

FIFO_TOP/sync_r2w/Q1_reg[3]/CK (0.7365 0.7411) 

DATA_SYNC/sync_bus_reg[6]/CK (0.7374 0.742) 

FIFO_TOP/sync_r2w/Q1_reg[1]/CK (0.7353 0.74) 

FIFO_TOP/sync_r2w/out_reg[2]/CK (0.7364 0.741) 

SYS_CTRL/current_state_reg[0]/CK (0.7308 0.7355) 

DATA_SYNC/enable_flop_reg/CK (0.74 0.7446) 

FIFO_TOP/sync_r2w/out_reg[0]/CK (0.7362 0.7409) 

DATA_SYNC/enable_pulse_d_reg/CK (0.7372 0.7419) 

SYS_CTRL/current_state_reg[2]/CK (0.7326 0.7373) 

DATA_SYNC/sync_bus_reg[5]/CK (0.7373 0.7419) 

FIFO_TOP/sync_r2w/Q1_reg[0]/CK (0.7346 0.7392) 

FIFO_TOP/sync_r2w/Q1_reg[2]/CK (0.7358 0.7405) 

FIFO_TOP/sync_r2w/out_reg[1]/CK (0.7368 0.7415) 

FIFO_TOP/sync_r2w/out_reg[3]/CK (0.7365 0.7412) 

SYS_CTRL/current_state_reg[1]/CK (0.7324 0.7371) 

SYS_CTRL/current_state_reg[3]/CK (0.7324 0.7371) 

FIFO_TOP/wptr_full/wptr_reg[1]/CK (0.7378 0.7425) 

FIFO_TOP/wptr_full/wptr_reg[0]/CK (0.7394 0.744) 

FIFO_TOP/wptr_full/wptr_reg[2]/CK (0.7386 0.7433) 

FIFO_TOP/wptr_full/wptr_reg[3]/CK (0.7394 0.744) 

FIFO_TOP/wptr_full/wfull_reg/CK (0.7393 0.744) 

FIFO_TOP/wptr_full/wbin_reg[0]/CK (0.74 0.7447) 

FIFO_TOP/wptr_full/wbin_reg[2]/CK (0.7394 0.7441) 

FIFO_TOP/wptr_full/wbin_reg[1]/CK (0.7394 0.7441) 

FIFO_TOP/fifomem/mem_reg[7][3]/CK (0.7406 0.7453) 

FIFO_TOP/wptr_full/wbin_reg[3]/CK (0.7395 0.7441) 

FIFO_TOP/fifomem/mem_reg[7][0]/CK (0.7318 0.7365) 

FIFO_TOP/fifomem/mem_reg[1][7]/CK (0.7411 0.7458) 

FIFO_TOP/fifomem/mem_reg[7][7]/CK (0.7415 0.7462) 

FIFO_TOP/fifomem/mem_reg[2][7]/CK (0.7359 0.7406) 

FIFO_TOP/fifomem/mem_reg[2][0]/CK (0.7387 0.7434) 

FIFO_TOP/fifomem/mem_reg[6][7]/CK (0.7417 0.7464) 

FIFO_TOP/fifomem/mem_reg[6][0]/CK (0.7412 0.7458) 

FIFO_TOP/fifomem/mem_reg[0][0]/CK (0.7387 0.7433) 

FIFO_TOP/fifomem/mem_reg[3][0]/CK (0.7386 0.7433) 

FIFO_TOP/fifomem/mem_reg[3][7]/CK (0.742 0.7466) 

FIFO_TOP/fifomem/mem_reg[5][7]/CK (0.7418 0.7465) 

FIFO_TOP/fifomem/mem_reg[0][7]/CK (0.737 0.7417) 

FIFO_TOP/fifomem/mem_reg[4][7]/CK (0.7419 0.7466) 

FIFO_TOP/fifomem/mem_reg[6][6]/CK (0.7419 0.7466) 

FIFO_TOP/fifomem/mem_reg[4][0]/CK (0.741 0.7457) 

FIFO_TOP/fifomem/mem_reg[5][0]/CK (0.7425 0.7472) 

FIFO_TOP/fifomem/mem_reg[2][6]/CK (0.742 0.7467) 

FIFO_TOP/fifomem/mem_reg[7][6]/CK (0.7419 0.7466) 

FIFO_TOP/fifomem/mem_reg[1][0]/CK (0.7423 0.7469) 

FIFO_TOP/fifomem/mem_reg[0][1]/CK (0.7431 0.7478) 

FIFO_TOP/fifomem/mem_reg[4][6]/CK (0.7467 0.7514) 

FIFO_TOP/fifomem/mem_reg[0][6]/CK (0.7429 0.7476) 

FIFO_TOP/fifomem/mem_reg[3][6]/CK (0.742 0.7467) 

FIFO_TOP/fifomem/mem_reg[5][6]/CK (0.742 0.7467) 

FIFO_TOP/fifomem/mem_reg[3][1]/CK (0.7428 0.7474) 

FIFO_TOP/fifomem/mem_reg[1][6]/CK (0.7429 0.7476) 

FIFO_TOP/fifomem/mem_reg[7][5]/CK (0.7467 0.7514) 

FIFO_TOP/fifomem/mem_reg[1][1]/CK (0.7438 0.7485) 

FIFO_TOP/fifomem/mem_reg[7][1]/CK (0.7441 0.7488) 

FIFO_TOP/fifomem/mem_reg[6][1]/CK (0.7434 0.7481) 

FIFO_TOP/fifomem/mem_reg[6][5]/CK (0.7467 0.7514) 

FIFO_TOP/fifomem/mem_reg[2][1]/CK (0.7445 0.7492) 

FIFO_TOP/fifomem/mem_reg[0][5]/CK (0.7437 0.7484) 

FIFO_TOP/fifomem/mem_reg[4][1]/CK (0.744 0.7487) 

FIFO_TOP/fifomem/mem_reg[3][5]/CK (0.7458 0.7505) 

FIFO_TOP/fifomem/mem_reg[7][4]/CK (0.746 0.7507) 

FIFO_TOP/fifomem/mem_reg[5][5]/CK (0.7465 0.7512) 

FIFO_TOP/fifomem/mem_reg[2][5]/CK (0.7452 0.7499) 

FIFO_TOP/fifomem/mem_reg[1][5]/CK (0.7447 0.7494) 

FIFO_TOP/fifomem/mem_reg[7][2]/CK (0.744 0.7487) 

FIFO_TOP/fifomem/mem_reg[5][1]/CK (0.744 0.7487) 

FIFO_TOP/fifomem/mem_reg[4][5]/CK (0.7466 0.7513) 

FIFO_TOP/fifomem/mem_reg[2][2]/CK (0.7452 0.7499) 

FIFO_TOP/fifomem/mem_reg[3][2]/CK (0.7454 0.7501) 

FIFO_TOP/fifomem/mem_reg[5][4]/CK (0.7465 0.7512) 

FIFO_TOP/fifomem/mem_reg[4][2]/CK (0.7455 0.7502) 

FIFO_TOP/fifomem/mem_reg[6][2]/CK (0.7456 0.7503) 

FIFO_TOP/fifomem/mem_reg[5][3]/CK (0.7458 0.7505) 

FIFO_TOP/fifomem/mem_reg[6][3]/CK (0.7458 0.7505) 

FIFO_TOP/fifomem/mem_reg[6][4]/CK (0.7467 0.7514) 

FIFO_TOP/fifomem/mem_reg[5][2]/CK (0.7456 0.7503) 

FIFO_TOP/fifomem/mem_reg[0][2]/CK (0.7455 0.7502) 

FIFO_TOP/fifomem/mem_reg[4][4]/CK (0.7468 0.7515) 

FIFO_TOP/fifomem/mem_reg[4][3]/CK (0.7468 0.7515) 

FIFO_TOP/fifomem/mem_reg[0][4]/CK (0.7464 0.7511) 

FIFO_TOP/fifomem/mem_reg[0][3]/CK (0.7461 0.7508) 

FIFO_TOP/fifomem/mem_reg[2][3]/CK (0.7463 0.751) 

FIFO_TOP/fifomem/mem_reg[3][4]/CK (0.7466 0.7513) 

FIFO_TOP/fifomem/mem_reg[1][2]/CK (0.746 0.7507) 

FIFO_TOP/fifomem/mem_reg[1][4]/CK (0.7465 0.7512) 

FIFO_TOP/fifomem/mem_reg[1][3]/CK (0.7462 0.7509) 

FIFO_TOP/fifomem/mem_reg[3][3]/CK (0.7463 0.751) 

FIFO_TOP/fifomem/mem_reg[2][4]/CK (0.7465 0.7512) 

ALU/OUT_VALID_reg/CK (0.7587 0.7309) 

ALU/ALU_OUT_reg[7]/CK (0.76 0.7322) 

ALU/ALU_OUT_reg[6]/CK (0.76 0.7322) 

ALU/ALU_OUT_reg[5]/CK (0.7601 0.7323) 

ALU/ALU_OUT_reg[4]/CK (0.7598 0.732) 

ALU/ALU_OUT_reg[3]/CK (0.7592 0.7314) 

ALU/ALU_OUT_reg[2]/CK (0.7595 0.7317) 

ALU/ALU_OUT_reg[1]/CK (0.759 0.7312) 

ALU/ALU_OUT_reg[0]/CK (0.758 0.7302) 

ALU/ALU_OUT_reg[14]/CK (0.7607 0.7329) 

ALU/ALU_OUT_reg[10]/CK (0.7606 0.7328) 

ALU/ALU_OUT_reg[12]/CK (0.7608 0.733) 

ALU/ALU_OUT_reg[15]/CK (0.7605 0.7327) 

ALU/ALU_OUT_reg[11]/CK (0.7608 0.733) 

ALU/ALU_OUT_reg[13]/CK (0.7608 0.733) 

ALU/ALU_OUT_reg[9]/CK (0.7603 0.7325) 

ALU/ALU_OUT_reg[8]/CK (0.76 0.7322) 

