<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Slow 1200mV 85C Model Setup: &apos;vga_pll|altpll_component|auto_generated|pll1|clk[0]&apos;</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Slack</TH>
<TH>From Node</TH>
<TH>To Node</TH>
<TH>Launch Clock</TH>
<TH>Latch Clock</TH>
<TH>Relationship</TH>
<TH>Clock Skew</TH>
<TH>Data Delay</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >15.199</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_8_[5]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.472</TD>
<TD >4.187</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.486</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_12_[2]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.471</TD>
<TD >3.901</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.537</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_12_[2]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_sync</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.468</TD>
<TD >3.853</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.572</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_12_[2]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|PulseCCByToggle:pulseCCByToggle_1_|inArea_target</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.468</TD>
<TD >3.818</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.575</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_12_[7]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.471</TD>
<TD >3.812</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.585</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_14_[3]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_colorEn</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.465</TD>
<TD >3.808</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.592</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[4]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.797</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.592</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[4]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.797</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.592</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[4]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.797</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.592</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[4]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.797</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.592</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[4]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.797</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.592</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[4]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.797</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.592</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[4]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.797</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.592</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[4]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.797</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.592</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[4]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.797</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.592</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[4]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.797</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.592</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[4]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.797</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.592</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[4]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.797</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.626</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_13_[2]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_sync</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.468</TD>
<TD >3.764</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.644</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_12_[7]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_sync</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.468</TD>
<TD >3.746</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.647</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_8_[8]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.481</TD>
<TD >3.730</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.648</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[3]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.475</TD>
<TD >3.735</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.650</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[7]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.739</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.650</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[7]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.739</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.650</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[7]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.739</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.650</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[7]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.739</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.650</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[7]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.739</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.650</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[7]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.739</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.650</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[7]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.739</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.650</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[7]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.739</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.650</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[7]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.739</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.650</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[7]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.739</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.650</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[7]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.739</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.650</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[7]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.739</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.660</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_8_[2]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.481</TD>
<TD >3.717</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.661</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_12_[7]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|PulseCCByToggle:pulseCCByToggle_1_|inArea_target</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.468</TD>
<TD >3.729</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.670</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_8_[4]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.481</TD>
<TD >3.707</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.681</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_8_[3]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.481</TD>
<TD >3.696</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.707</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_12_[0]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.471</TD>
<TD >3.680</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.762</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_8_[0]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.481</TD>
<TD >3.615</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.776</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_12_[0]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_sync</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.468</TD>
<TD >3.614</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.785</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_8_[1]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.481</TD>
<TD >3.592</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.791</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_12_[4]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.471</TD>
<TD >3.596</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.793</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_12_[0]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|PulseCCByToggle:pulseCCByToggle_1_|inArea_target</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.468</TD>
<TD >3.597</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.795</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[4]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_sync</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.594</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.804</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_12_[4]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_sync</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.468</TD>
<TD >3.586</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.815</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_12_[5]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.471</TD>
<TD >3.572</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.824</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_12_[3]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.471</TD>
<TD >3.563</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.828</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_12_[5]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_sync</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.468</TD>
<TD >3.562</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.837</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_12_[3]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_sync</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.468</TD>
<TD >3.553</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.851</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[7]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_sync</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.538</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.852</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[9]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.537</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.852</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[9]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.537</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.852</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[9]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.537</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.852</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[9]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.537</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.852</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[9]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.537</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.852</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[9]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.537</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.852</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[9]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.537</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.852</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[9]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.537</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.852</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[9]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.537</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.852</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[9]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.537</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.852</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[9]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.537</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.852</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[9]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.537</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.853</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_14_[5]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_colorEn</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.465</TD>
<TD >3.540</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.856</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_13_[2]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.468</TD>
<TD >3.534</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.860</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_13_[2]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.468</TD>
<TD >3.530</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.863</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_13_[2]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.468</TD>
<TD >3.527</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.866</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_13_[2]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.468</TD>
<TD >3.524</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.867</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_13_[2]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.468</TD>
<TD >3.523</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.868</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_13_[2]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.468</TD>
<TD >3.522</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.869</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_12_[4]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|PulseCCByToggle:pulseCCByToggle_1_|inArea_target</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.468</TD>
<TD >3.521</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.889</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_8_[7]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.481</TD>
<TD >3.488</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.893</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_12_[5]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|PulseCCByToggle:pulseCCByToggle_1_|inArea_target</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.468</TD>
<TD >3.497</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.902</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_12_[3]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|PulseCCByToggle:pulseCCByToggle_1_|inArea_target</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.468</TD>
<TD >3.488</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.930</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_12_[6]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.471</TD>
<TD >3.457</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.935</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[0]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.475</TD>
<TD >3.448</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.943</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_12_[6]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_sync</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.468</TD>
<TD >3.447</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.948</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_8_[6]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.481</TD>
<TD >3.429</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.949</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_14_[2]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_colorEn</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.465</TD>
<TD >3.444</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.953</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_14_[7]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_colorEn</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.465</TD>
<TD >3.440</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.964</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[5]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.425</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.964</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[5]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.425</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.964</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[5]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.425</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.964</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[5]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.425</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.964</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[5]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.425</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.964</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[5]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.425</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.964</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[5]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.425</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.964</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[5]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.425</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.964</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[5]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.425</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.964</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[5]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.425</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.964</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[5]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.425</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.964</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[5]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.425</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.976</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[6]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.413</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.976</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[6]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.413</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.976</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[6]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.413</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.976</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[6]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.413</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.976</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[6]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.413</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.976</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[6]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.413</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.976</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[6]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.413</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.976</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[6]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >vga_pll|altpll_component|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.469</TD>
<TD >3.413</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
