
Debug/flipflop_irq_vectored:     file format elf32-littlearm


Disassembly of section .text:

20000000 <startup>:


__attribute__((naked)) __attribute__((section (".start_section")) )
void startup ( void )
{
__asm__ volatile(" LDR R0,=0x2001C000\n");		/* set stack */
20000000:	4802      	ldr	r0, [pc, #8]	; (2000000c <startup+0xc>)
__asm__ volatile(" MOV SP,R0\n");
20000002:	4685      	mov	sp, r0
__asm__ volatile(" BL main\n");					/* call main */
20000004:	f000 f8f8 	bl	200001f8 <main>
__asm__ volatile(".L1: B .L1\n");				/* never return */
20000008:	e7fe      	b.n	20000008 <startup+0x8>
}
2000000a:	46c0      	nop			; (mov r8, r8)
2000000c:	2001c000 	andcs	ip, r1, r0

20000010 <init_app>:


int count;

void init_app(void) {
20000010:	b580      	push	{r7, lr}
20000012:	af00      	add	r7, sp, #0

    /* starta klockor port D och E */
    * ( (unsigned long *) 0x40023830) = 0x18;
20000014:	4b28      	ldr	r3, [pc, #160]	; (200000b8 <init_app+0xa8>)
20000016:	2218      	movs	r2, #24
20000018:	601a      	str	r2, [r3, #0]
    /* starta klockor för SYSCFG */
    * ((unsigned long *)0x40023844) |= 0x4000;  
2000001a:	4b28      	ldr	r3, [pc, #160]	; (200000bc <init_app+0xac>)
2000001c:	681a      	ldr	r2, [r3, #0]
2000001e:	4b27      	ldr	r3, [pc, #156]	; (200000bc <init_app+0xac>)
20000020:	2180      	movs	r1, #128	; 0x80
20000022:	01c9      	lsls	r1, r1, #7
20000024:	430a      	orrs	r2, r1
20000026:	601a      	str	r2, [r3, #0]
    /* Relokera vektortabellen */
    * ((unsigned long *)0xE000ED08) = 0x2001C000;
20000028:	4b25      	ldr	r3, [pc, #148]	; (200000c0 <init_app+0xb0>)
2000002a:	4a26      	ldr	r2, [pc, #152]	; (200000c4 <init_app+0xb4>)
2000002c:	601a      	str	r2, [r3, #0]

    // port e ouput bit 4-7
    *GPIO_E_MODER = 0x00005500;
2000002e:	4b26      	ldr	r3, [pc, #152]	; (200000c8 <init_app+0xb8>)
20000030:	22aa      	movs	r2, #170	; 0xaa
20000032:	01d2      	lsls	r2, r2, #7
20000034:	601a      	str	r2, [r3, #0]
    
    // port d output bit 0-7
    *GPIO_MODER = 0x00005555;
20000036:	4b25      	ldr	r3, [pc, #148]	; (200000cc <init_app+0xbc>)
20000038:	4a25      	ldr	r2, [pc, #148]	; (200000d0 <init_app+0xc0>)
2000003a:	601a      	str	r2, [r3, #0]
    
    count = 0;
2000003c:	4b25      	ldr	r3, [pc, #148]	; (200000d4 <init_app+0xc4>)
2000003e:	2200      	movs	r2, #0
20000040:	601a      	str	r2, [r3, #0]
    // aktivera IRQ 0-2
    *SYSCFG_EXTICR1 |= 0x0444;
20000042:	4b25      	ldr	r3, [pc, #148]	; (200000d8 <init_app+0xc8>)
20000044:	681a      	ldr	r2, [r3, #0]
20000046:	4b24      	ldr	r3, [pc, #144]	; (200000d8 <init_app+0xc8>)
20000048:	4924      	ldr	r1, [pc, #144]	; (200000dc <init_app+0xcc>)
2000004a:	430a      	orrs	r2, r1
2000004c:	601a      	str	r2, [r3, #0]
    
    *EXTI_IMR |= (EXTI0_IRQ_BPOS |  EXTI1_IRQ_BPOS | EXTI2_IRQ_BPOS); 
2000004e:	4b24      	ldr	r3, [pc, #144]	; (200000e0 <init_app+0xd0>)
20000050:	681a      	ldr	r2, [r3, #0]
20000052:	4b23      	ldr	r3, [pc, #140]	; (200000e0 <init_app+0xd0>)
20000054:	2107      	movs	r1, #7
20000056:	430a      	orrs	r2, r1
20000058:	601a      	str	r2, [r3, #0]

    // Aktivera rising edge för alla IRQ
    *EXTI_RTSR |= (EXTI2_IRQ_BPOS |  EXTI1_IRQ_BPOS | EXTI0_IRQ_BPOS);
2000005a:	4b22      	ldr	r3, [pc, #136]	; (200000e4 <init_app+0xd4>)
2000005c:	681a      	ldr	r2, [r3, #0]
2000005e:	4b21      	ldr	r3, [pc, #132]	; (200000e4 <init_app+0xd4>)
20000060:	2107      	movs	r1, #7
20000062:	430a      	orrs	r2, r1
20000064:	601a      	str	r2, [r3, #0]
    // deaktivera falling edge för alla IRQ
	*EXTI_FTSR &= ~(EXTI2_IRQ_BPOS |  EXTI1_IRQ_BPOS | EXTI0_IRQ_BPOS);
20000066:	4b20      	ldr	r3, [pc, #128]	; (200000e8 <init_app+0xd8>)
20000068:	681a      	ldr	r2, [r3, #0]
2000006a:	4b1f      	ldr	r3, [pc, #124]	; (200000e8 <init_app+0xd8>)
2000006c:	2107      	movs	r1, #7
2000006e:	438a      	bics	r2, r1
20000070:	601a      	str	r2, [r3, #0]


    *((void (**)(void) )EXTI0_IRQVEC) = irq_handler_exti0;
20000072:	4b1e      	ldr	r3, [pc, #120]	; (200000ec <init_app+0xdc>)
20000074:	4a1e      	ldr	r2, [pc, #120]	; (200000f0 <init_app+0xe0>)
20000076:	601a      	str	r2, [r3, #0]
	*((void (**)(void) )EXTI1_IRQVEC) = irq_handler_exti1;
20000078:	4b1e      	ldr	r3, [pc, #120]	; (200000f4 <init_app+0xe4>)
2000007a:	4a1f      	ldr	r2, [pc, #124]	; (200000f8 <init_app+0xe8>)
2000007c:	601a      	str	r2, [r3, #0]
	*((void (**)(void) )EXTI2_IRQVEC) = irq_handler_exti2;
2000007e:	4b1f      	ldr	r3, [pc, #124]	; (200000fc <init_app+0xec>)
20000080:	4a1f      	ldr	r2, [pc, #124]	; (20000100 <init_app+0xf0>)
20000082:	601a      	str	r2, [r3, #0]

    // enable in nvic
    *((unsigned int *) NVIC_ISER0) |= (NVIC_EXTI2_IRQ_BPOS | NVIC_EXTI1_IRQ_BPOS | NVIC_EXTI0_IRQ_BPOS);
20000084:	4b1f      	ldr	r3, [pc, #124]	; (20000104 <init_app+0xf4>)
20000086:	681a      	ldr	r2, [r3, #0]
20000088:	4b1e      	ldr	r3, [pc, #120]	; (20000104 <init_app+0xf4>)
2000008a:	21e0      	movs	r1, #224	; 0xe0
2000008c:	0049      	lsls	r1, r1, #1
2000008e:	430a      	orrs	r2, r1
20000090:	601a      	str	r2, [r3, #0]
    
    *GPIO_E_ODR_LOW |= 0x70; 
20000092:	4b1d      	ldr	r3, [pc, #116]	; (20000108 <init_app+0xf8>)
20000094:	781b      	ldrb	r3, [r3, #0]
20000096:	b2db      	uxtb	r3, r3
20000098:	4a1b      	ldr	r2, [pc, #108]	; (20000108 <init_app+0xf8>)
2000009a:	2170      	movs	r1, #112	; 0x70
2000009c:	430b      	orrs	r3, r1
2000009e:	b2db      	uxtb	r3, r3
200000a0:	7013      	strb	r3, [r2, #0]
    *GPIO_E_ODR_LOW &= ~0x70;
200000a2:	4b19      	ldr	r3, [pc, #100]	; (20000108 <init_app+0xf8>)
200000a4:	781b      	ldrb	r3, [r3, #0]
200000a6:	b2db      	uxtb	r3, r3
200000a8:	4a17      	ldr	r2, [pc, #92]	; (20000108 <init_app+0xf8>)
200000aa:	2170      	movs	r1, #112	; 0x70
200000ac:	438b      	bics	r3, r1
200000ae:	b2db      	uxtb	r3, r3
200000b0:	7013      	strb	r3, [r2, #0]
 

}
200000b2:	46c0      	nop			; (mov r8, r8)
200000b4:	46bd      	mov	sp, r7
200000b6:	bd80      	pop	{r7, pc}
200000b8:	40023830 	andmi	r3, r2, r0, lsr r8
200000bc:	40023844 	andmi	r3, r2, r4, asr #16
200000c0:	e000ed08 	and	lr, r0, r8, lsl #26
200000c4:	2001c000 	andcs	ip, r1, r0
200000c8:	40021000 	andmi	r1, r2, r0
200000cc:	40020c00 	andmi	r0, r2, r0, lsl #24
200000d0:	00005555 	andeq	r5, r0, r5, asr r5
200000d4:	20000214 	andcs	r0, r0, r4, lsl r2
200000d8:	40013808 	andmi	r3, r1, r8, lsl #16
200000dc:	00000444 	andeq	r0, r0, r4, asr #8
200000e0:	40013c00 	andmi	r3, r1, r0, lsl #24
200000e4:	40013c08 	andmi	r3, r1, r8, lsl #24
200000e8:	40013c0c 	andmi	r3, r1, ip, lsl #24
200000ec:	2001c058 	andcs	ip, r1, r8, asr r0
200000f0:	2000010d 	andcs	r0, r0, sp, lsl #2
200000f4:	2001c05c 	andcs	ip, r1, ip, asr r0
200000f8:	20000159 	andcs	r0, r0, r9, asr r1
200000fc:	2001c060 	andcs	ip, r1, r0, rrx
20000100:	200001a1 	andcs	r0, r0, r1, lsr #3
20000104:	e000e100 	and	lr, r0, r0, lsl #2
20000108:	40021014 	andmi	r1, r2, r4, lsl r0

2000010c <irq_handler_exti0>:

void irq_handler_exti0(void) {
2000010c:	b580      	push	{r7, lr}
2000010e:	af00      	add	r7, sp, #0
    *EXTI_PR |= EXTI0_IRQ_BPOS; // Trigg har uppträtt, återställer flaggan 
20000110:	4b0e      	ldr	r3, [pc, #56]	; (2000014c <irq_handler_exti0+0x40>)
20000112:	681a      	ldr	r2, [r3, #0]
20000114:	4b0d      	ldr	r3, [pc, #52]	; (2000014c <irq_handler_exti0+0x40>)
20000116:	2101      	movs	r1, #1
20000118:	430a      	orrs	r2, r1
2000011a:	601a      	str	r2, [r3, #0]
    
    count++;
2000011c:	4b0c      	ldr	r3, [pc, #48]	; (20000150 <irq_handler_exti0+0x44>)
2000011e:	681b      	ldr	r3, [r3, #0]
20000120:	1c5a      	adds	r2, r3, #1
20000122:	4b0b      	ldr	r3, [pc, #44]	; (20000150 <irq_handler_exti0+0x44>)
20000124:	601a      	str	r2, [r3, #0]
    *GPIO_E_ODR_LOW |= 0x10;
20000126:	4b0b      	ldr	r3, [pc, #44]	; (20000154 <irq_handler_exti0+0x48>)
20000128:	781b      	ldrb	r3, [r3, #0]
2000012a:	b2db      	uxtb	r3, r3
2000012c:	4a09      	ldr	r2, [pc, #36]	; (20000154 <irq_handler_exti0+0x48>)
2000012e:	2110      	movs	r1, #16
20000130:	430b      	orrs	r3, r1
20000132:	b2db      	uxtb	r3, r3
20000134:	7013      	strb	r3, [r2, #0]
    *GPIO_E_ODR_LOW &= ~0x10;
20000136:	4b07      	ldr	r3, [pc, #28]	; (20000154 <irq_handler_exti0+0x48>)
20000138:	781b      	ldrb	r3, [r3, #0]
2000013a:	b2db      	uxtb	r3, r3
2000013c:	4a05      	ldr	r2, [pc, #20]	; (20000154 <irq_handler_exti0+0x48>)
2000013e:	2110      	movs	r1, #16
20000140:	438b      	bics	r3, r1
20000142:	b2db      	uxtb	r3, r3
20000144:	7013      	strb	r3, [r2, #0]
}
20000146:	46c0      	nop			; (mov r8, r8)
20000148:	46bd      	mov	sp, r7
2000014a:	bd80      	pop	{r7, pc}
2000014c:	40013c14 	andmi	r3, r1, r4, lsl ip
20000150:	20000214 	andcs	r0, r0, r4, lsl r2
20000154:	40021014 	andmi	r1, r2, r4, lsl r0

20000158 <irq_handler_exti1>:

void irq_handler_exti1(void) {
20000158:	b580      	push	{r7, lr}
2000015a:	af00      	add	r7, sp, #0
    *EXTI_PR |= EXTI1_IRQ_BPOS; // Trigg har uppträtt, återställer flaggan 
2000015c:	4b0d      	ldr	r3, [pc, #52]	; (20000194 <irq_handler_exti1+0x3c>)
2000015e:	681a      	ldr	r2, [r3, #0]
20000160:	4b0c      	ldr	r3, [pc, #48]	; (20000194 <irq_handler_exti1+0x3c>)
20000162:	2102      	movs	r1, #2
20000164:	430a      	orrs	r2, r1
20000166:	601a      	str	r2, [r3, #0]
    count = 0;
20000168:	4b0b      	ldr	r3, [pc, #44]	; (20000198 <irq_handler_exti1+0x40>)
2000016a:	2200      	movs	r2, #0
2000016c:	601a      	str	r2, [r3, #0]
    *GPIO_E_ODR_LOW |= 0x20;
2000016e:	4b0b      	ldr	r3, [pc, #44]	; (2000019c <irq_handler_exti1+0x44>)
20000170:	781b      	ldrb	r3, [r3, #0]
20000172:	b2db      	uxtb	r3, r3
20000174:	4a09      	ldr	r2, [pc, #36]	; (2000019c <irq_handler_exti1+0x44>)
20000176:	2120      	movs	r1, #32
20000178:	430b      	orrs	r3, r1
2000017a:	b2db      	uxtb	r3, r3
2000017c:	7013      	strb	r3, [r2, #0]
    *GPIO_E_ODR_LOW &= ~0x20;
2000017e:	4b07      	ldr	r3, [pc, #28]	; (2000019c <irq_handler_exti1+0x44>)
20000180:	781b      	ldrb	r3, [r3, #0]
20000182:	b2db      	uxtb	r3, r3
20000184:	4a05      	ldr	r2, [pc, #20]	; (2000019c <irq_handler_exti1+0x44>)
20000186:	2120      	movs	r1, #32
20000188:	438b      	bics	r3, r1
2000018a:	b2db      	uxtb	r3, r3
2000018c:	7013      	strb	r3, [r2, #0]
}
2000018e:	46c0      	nop			; (mov r8, r8)
20000190:	46bd      	mov	sp, r7
20000192:	bd80      	pop	{r7, pc}
20000194:	40013c14 	andmi	r3, r1, r4, lsl ip
20000198:	20000214 	andcs	r0, r0, r4, lsl r2
2000019c:	40021014 	andmi	r1, r2, r4, lsl r0

200001a0 <irq_handler_exti2>:

void irq_handler_exti2(void) {
200001a0:	b580      	push	{r7, lr}
200001a2:	af00      	add	r7, sp, #0
    *EXTI_PR |= EXTI2_IRQ_BPOS; // Trigg har uppträtt, återställer flaggan 
200001a4:	4b11      	ldr	r3, [pc, #68]	; (200001ec <irq_handler_exti2+0x4c>)
200001a6:	681a      	ldr	r2, [r3, #0]
200001a8:	4b10      	ldr	r3, [pc, #64]	; (200001ec <irq_handler_exti2+0x4c>)
200001aa:	2104      	movs	r1, #4
200001ac:	430a      	orrs	r2, r1
200001ae:	601a      	str	r2, [r3, #0]
    *GPIO_E_ODR_LOW |= 0x40;
200001b0:	4b0f      	ldr	r3, [pc, #60]	; (200001f0 <irq_handler_exti2+0x50>)
200001b2:	781b      	ldrb	r3, [r3, #0]
200001b4:	b2db      	uxtb	r3, r3
200001b6:	4a0e      	ldr	r2, [pc, #56]	; (200001f0 <irq_handler_exti2+0x50>)
200001b8:	2140      	movs	r1, #64	; 0x40
200001ba:	430b      	orrs	r3, r1
200001bc:	b2db      	uxtb	r3, r3
200001be:	7013      	strb	r3, [r2, #0]
    *GPIO_E_ODR_LOW &= ~0x40;
200001c0:	4b0b      	ldr	r3, [pc, #44]	; (200001f0 <irq_handler_exti2+0x50>)
200001c2:	781b      	ldrb	r3, [r3, #0]
200001c4:	b2db      	uxtb	r3, r3
200001c6:	4a0a      	ldr	r2, [pc, #40]	; (200001f0 <irq_handler_exti2+0x50>)
200001c8:	2140      	movs	r1, #64	; 0x40
200001ca:	438b      	bics	r3, r1
200001cc:	b2db      	uxtb	r3, r3
200001ce:	7013      	strb	r3, [r2, #0]
    if( count ) count = 0;
200001d0:	4b08      	ldr	r3, [pc, #32]	; (200001f4 <irq_handler_exti2+0x54>)
200001d2:	681b      	ldr	r3, [r3, #0]
200001d4:	2b00      	cmp	r3, #0
200001d6:	d003      	beq.n	200001e0 <irq_handler_exti2+0x40>
200001d8:	4b06      	ldr	r3, [pc, #24]	; (200001f4 <irq_handler_exti2+0x54>)
200001da:	2200      	movs	r2, #0
200001dc:	601a      	str	r2, [r3, #0]
    else count = 0xFF;

    
}
200001de:	e002      	b.n	200001e6 <irq_handler_exti2+0x46>
    else count = 0xFF;
200001e0:	4b04      	ldr	r3, [pc, #16]	; (200001f4 <irq_handler_exti2+0x54>)
200001e2:	22ff      	movs	r2, #255	; 0xff
200001e4:	601a      	str	r2, [r3, #0]
}
200001e6:	46c0      	nop			; (mov r8, r8)
200001e8:	46bd      	mov	sp, r7
200001ea:	bd80      	pop	{r7, pc}
200001ec:	40013c14 	andmi	r3, r1, r4, lsl ip
200001f0:	40021014 	andmi	r1, r2, r4, lsl r0
200001f4:	20000214 	andcs	r0, r0, r4, lsl r2

200001f8 <main>:


void main(void)
{
200001f8:	b580      	push	{r7, lr}
200001fa:	af00      	add	r7, sp, #0
    init_app();
200001fc:	f7ff ff08 	bl	20000010 <init_app>
    while(1) {
        *GPIO_ODR_LOW = count;
20000200:	4b02      	ldr	r3, [pc, #8]	; (2000020c <main+0x14>)
20000202:	681a      	ldr	r2, [r3, #0]
20000204:	4b02      	ldr	r3, [pc, #8]	; (20000210 <main+0x18>)
20000206:	b2d2      	uxtb	r2, r2
20000208:	701a      	strb	r2, [r3, #0]
2000020a:	e7f9      	b.n	20000200 <main+0x8>
2000020c:	20000214 	andcs	r0, r0, r4, lsl r2
20000210:	40020c14 	andmi	r0, r2, r4, lsl ip

20000214 <count>:
20000214:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000a7 	andeq	r0, r0, r7, lsr #1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	0000eb0c 	andeq	lr, r0, ip, lsl #22
  14:	00008d00 	andeq	r8, r0, r0, lsl #26
	...
  24:	00e00200 	rsceq	r0, r0, r0, lsl #4
  28:	43010000 	movwmi	r0, #4096	; 0x1000
  2c:	00003705 	andeq	r3, r0, r5, lsl #14
  30:	14030500 	strne	r0, [r3], #-1280	; 0xfffffb00
  34:	03200002 			; <UNDEFINED> instruction: 0x03200002
  38:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
  3c:	e6040074 			; <UNDEFINED> instruction: 0xe6040074
  40:	01000000 	mrseq	r0, (UNDEF: 0)
  44:	01f80687 	mvnseq	r0, r7, lsl #13
  48:	001c2000 	andseq	r2, ip, r0
  4c:	9c010000 	stcls	0, cr0, [r1], {-0}
  50:	00016c05 	andeq	r6, r1, r5, lsl #24
  54:	067c0100 	ldrbteq	r0, [ip], -r0, lsl #2
  58:	200001a0 	andcs	r0, r0, r0, lsr #3
  5c:	00000058 	andeq	r0, r0, r8, asr r0
  60:	5a059c01 	bpl	16706c <startup-0x1fe98f94>
  64:	01000001 	tsteq	r0, r1
  68:	01580675 	cmpeq	r8, r5, ror r6
  6c:	00482000 	subeq	r2, r8, r0
  70:	9c010000 	stcls	0, cr0, [r1], {-0}
  74:	00014805 	andeq	r4, r1, r5, lsl #16
  78:	066d0100 	strbteq	r0, [sp], -r0, lsl #2
  7c:	2000010c 	andcs	r0, r0, ip, lsl #2
  80:	0000004c 	andeq	r0, r0, ip, asr #32
  84:	7c059c01 	stcvc	12, cr9, [r5], {1}
  88:	01000000 	mrseq	r0, (UNDEF: 0)
  8c:	00100645 	andseq	r0, r0, r5, asr #12
  90:	00fc2000 	rscseq	r2, ip, r0
  94:	9c010000 	stcls	0, cr0, [r1], {-0}
  98:	00008505 	andeq	r8, r0, r5, lsl #10
  9c:	063a0100 	ldrteq	r0, [sl], -r0, lsl #2
  a0:	20000000 	andcs	r0, r0, r0
  a4:	0000000c 	andeq	r0, r0, ip
  a8:	Address 0x00000000000000a8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  18:	0b3b0b3a 	bleq	ec2d08 <startup-0x1f13d2f8>
  1c:	13490b39 	movtne	r0, #39737	; 0x9b39
  20:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  24:	24030000 	strcs	r0, [r3], #-0
  28:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  2c:	0008030b 	andeq	r0, r8, fp, lsl #6
  30:	002e0400 	eoreq	r0, lr, r0, lsl #8
  34:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  38:	0b3b0b3a 	bleq	ec2d28 <startup-0x1f13d2d8>
  3c:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  40:	06120111 			; <UNDEFINED> instruction: 0x06120111
  44:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
  48:	05000019 	streq	r0, [r0, #-25]	; 0xffffffe7
  4c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  50:	0b3a0e03 	bleq	e83864 <startup-0x1f17c79c>
  54:	0b390b3b 	bleq	e42d48 <startup-0x1f1bd2b8>
  58:	01111927 	tsteq	r1, r7, lsr #18
  5c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  60:	00194297 	mulseq	r9, r7, r2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000024 	andeq	r0, r0, r4, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	20000010 	andcs	r0, r0, r0, lsl r0
  14:	00000204 	andeq	r0, r0, r4, lsl #4
  18:	20000000 	andcs	r0, r0, r0
  1c:	0000000c 	andeq	r0, r0, ip
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	20000010 	andcs	r0, r0, r0, lsl r0
   4:	20000214 	andcs	r0, r0, r4, lsl r2
   8:	20000000 	andcs	r0, r0, r0
   c:	2000000c 	andcs	r0, r0, ip
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000144 	andeq	r0, r0, r4, asr #2
   4:	00730003 	rsbseq	r0, r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  20:	616a2f73 	smcvs	41715	; 0xa2f3
  24:	62626f63 	rsbvs	r6, r2, #396	; 0x18c
  28:	66677265 	strbtvs	r7, [r7], -r5, ror #4
  2c:	2f6b6c61 	svccs	0x006b6c61
  30:	6b736544 	blvs	1cd9548 <startup-0x1e326ab8>
  34:	2f706f74 	svccs	0x00706f74
  38:	72702d43 	rsbsvc	r2, r0, #4288	; 0x10c0
  3c:	6172676f 	cmnvs	r2, pc, ror #14
  40:	72656d6d 	rsbvc	r6, r5, #6976	; 0x1b40
  44:	2f676e69 	svccs	0x00676e69
  48:	6c706f6d 	ldclvs	15, cr6, [r0], #-436	; 0xfffffe4c
  4c:	726f6261 	rsbvc	r6, pc, #268435462	; 0x10000006
  50:	6f697461 	svcvs	0x00697461
  54:	2f72656e 	svccs	0x0072656e
  58:	70696c66 	rsbvc	r6, r9, r6, ror #24
  5c:	706f6c66 	rsbvc	r6, pc, r6, ror #24
  60:	7172695f 	cmnvc	r2, pc, asr r9
  64:	6365765f 	cmnvs	r5, #99614720	; 0x5f00000
  68:	65726f74 	ldrbvs	r6, [r2, #-3956]!	; 0xfffff08c
  6c:	73000064 	movwvc	r0, #100	; 0x64
  70:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  74:	632e7075 			; <UNDEFINED> instruction: 0x632e7075
  78:	00000100 	andeq	r0, r0, r0, lsl #2
  7c:	00010500 	andeq	r0, r1, r0, lsl #10
  80:	00000205 	andeq	r0, r0, r5, lsl #4
  84:	3a032000 	bcc	c808c <startup-0x1ff37f74>
  88:	21211301 			; <UNDEFINED> instruction: 0x21211301
  8c:	0302212f 	movweq	r2, #8495	; 0x212f
  90:	05010100 	streq	r0, [r1, #-256]	; 0xffffff00
  94:	02050015 	andeq	r0, r5, #21, 0
  98:	20000010 	andcs	r0, r0, r0, lsl r0
  9c:	0100c403 	tsteq	r0, r3, lsl #8
  a0:	05310505 	ldreq	r0, [r1, #-1285]!	; 0xfffffafb
  a4:	25052027 	strcs	r2, [r5, #-39]	; 0xffffffd9
  a8:	76050530 			; <UNDEFINED> instruction: 0x76050530
  ac:	05202505 	streq	r2, [r0, #-1285]!	; 0xfffffafb
  b0:	13053105 	movwne	r3, #20741	; 0x5105
  b4:	3f050520 	svccc	0x00050520
  b8:	05201105 	streq	r1, [r0, #-261]!	; 0xfffffefb
  bc:	1505300b 	strne	r3, [r5, #-11]
  c0:	680f053e 	stmdavs	pc, {r1, r2, r3, r4, r5, r8, sl}	; <UNPREDICTABLE>
  c4:	05691005 	strbeq	r1, [r9, #-5]!
  c8:	0505680d 	streq	r6, [r5, #-2061]	; 0xfffff7f3
  cc:	20270569 	eorcs	r0, r7, r9, ror #10
  d0:	052f0205 	streq	r0, [pc, #-517]!	; fffffed3 <count+0xdffffcbf>
  d4:	02052024 	andeq	r2, r5, #36, 0	; 0x24
  d8:	2024052f 	eorcs	r0, r4, pc, lsr #10
  dc:	76150531 			; <UNDEFINED> instruction: 0x76150531
  e0:	85010583 	strhi	r0, [r1, #-1411]	; 0xfffffa7d
  e4:	2d021e05 	stccs	14, cr1, [r2, #-20]	; 0xffffffec
  e8:	2f0e0514 	svccs	0x000e0514
  ec:	05680a05 	strbeq	r0, [r8, #-2565]!	; 0xfffff5fb
  f0:	05835915 	streq	r5, [r3, #2325]	; 0x915
  f4:	1e058301 	cdpne	3, 0, cr8, cr5, cr1, {0}
  f8:	2f0e0592 	svccs	0x000e0592
  fc:	05670b05 	strbeq	r0, [r7, #-2821]!	; 0xfffff4fb
 100:	05833d15 	streq	r3, [r3, #3349]	; 0xd15
 104:	1e058301 	cdpne	3, 0, cr8, cr5, cr1, {0}
 108:	2f0e0592 	svccs	0x000e0592
 10c:	83671505 	cmnhi	r7, #20971520	; 0x1400000
 110:	05830905 	streq	r0, [r3, #2309]	; 0x905
 114:	17052e07 	strne	r2, [r5, -r7, lsl #28]
 118:	01040200 	mrseq	r0, R12_usr
 11c:	0001052e 	andeq	r0, r1, lr, lsr #10
 120:	40010402 	andmi	r0, r1, r2, lsl #8
 124:	051d1005 	ldreq	r1, [sp, #-5]
 128:	05943f01 	ldreq	r3, [r4, #3841]	; 0xf01
 12c:	17052f05 	strne	r2, [r5, -r5, lsl #30]
 130:	01040200 	mrseq	r0, R12_usr
 134:	00090530 	andeq	r0, r9, r0, lsr r5
 138:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 13c:	02001705 	andeq	r1, r0, #1310720	; 0x140000
 140:	02200104 	eoreq	r0, r0, #1
 144:	01010007 	tsteq	r1, r7

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	20554e47 	subscs	r4, r5, r7, asr #28
   4:	20393943 	eorscs	r3, r9, r3, asr #18
   8:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
   c:	30322031 	eorscc	r2, r2, r1, lsr r0
  10:	30313931 	eorscc	r3, r1, r1, lsr r9
  14:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  18:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  1c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  20:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  24:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  28:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  2c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  30:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  34:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  38:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  3c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  40:	205d3939 	subscs	r3, sp, r9, lsr r9
  44:	68746d2d 	ldmdavs	r4!, {r0, r2, r3, r5, r8, sl, fp, sp, lr}^
  48:	20626d75 	rsbcs	r6, r2, r5, ror sp
  4c:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  50:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  54:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  58:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
  5c:	616d2d20 	cmnvs	sp, r0, lsr #26
  60:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  64:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  68:	206d2d36 	rsbcs	r2, sp, r6, lsr sp
  6c:	2d20672d 	stccs	7, cr6, [r0, #-180]!	; 0xffffff4c
  70:	2d20304f 	stccs	0, cr3, [r0, #-316]!	; 0xfffffec4
  74:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
  78:	00393963 	eorseq	r3, r9, r3, ror #18
  7c:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
  80:	7070615f 	rsbsvc	r6, r0, pc, asr r1
  84:	61747300 	cmnvs	r4, r0, lsl #6
  88:	70757472 	rsbsvc	r7, r5, r2, ror r4
  8c:	73552f00 	cmpvc	r5, #0, 30
  90:	2f737265 	svccs	0x00737265
  94:	6f63616a 	svcvs	0x0063616a
  98:	72656262 	rsbvc	r6, r5, #536870918	; 0x20000006
  9c:	6c616667 	stclvs	6, cr6, [r1], #-412	; 0xfffffe64
  a0:	65442f6b 	strbvs	r2, [r4, #-3947]	; 0xfffff095
  a4:	6f746b73 	svcvs	0x00746b73
  a8:	2d432f70 	stclcs	15, cr2, [r3, #-448]	; 0xfffffe40
  ac:	676f7270 			; <UNDEFINED> instruction: 0x676f7270
  b0:	6d6d6172 	stfvse	f6, [sp, #-456]!	; 0xfffffe38
  b4:	6e697265 	cdpvs	2, 6, cr7, cr9, cr5, {3}
  b8:	6f6d2f67 	svcvs	0x006d2f67
  bc:	62616c70 	rsbvs	r6, r1, #112, 24	; 0x7000
  c0:	7461726f 	strbtvc	r7, [r1], #-623	; 0xfffffd91
  c4:	656e6f69 	strbvs	r6, [lr, #-3945]!	; 0xfffff097
  c8:	6c662f72 	stclvs	15, cr2, [r6], #-456	; 0xfffffe38
  cc:	6c667069 	stclvs	0, cr7, [r6], #-420	; 0xfffffe5c
  d0:	695f706f 	ldmdbvs	pc, {r0, r1, r2, r3, r5, r6, ip, sp, lr}^	; <UNPREDICTABLE>
  d4:	765f7172 			; <UNDEFINED> instruction: 0x765f7172
  d8:	6f746365 	svcvs	0x00746365
  dc:	00646572 	rsbeq	r6, r4, r2, ror r5
  e0:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
  e4:	616d0074 	smcvs	53252	; 0xd004
  e8:	2f006e69 	svccs	0x00006e69
  ec:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  f0:	616a2f73 	smcvs	41715	; 0xa2f3
  f4:	62626f63 	rsbvs	r6, r2, #396	; 0x18c
  f8:	66677265 	strbtvs	r7, [r7], -r5, ror #4
  fc:	2f6b6c61 	svccs	0x006b6c61
 100:	6b736544 	blvs	1cd9618 <startup-0x1e3269e8>
 104:	2f706f74 	svccs	0x00706f74
 108:	72702d43 	rsbsvc	r2, r0, #4288	; 0x10c0
 10c:	6172676f 	cmnvs	r2, pc, ror #14
 110:	72656d6d 	rsbvc	r6, r5, #6976	; 0x1b40
 114:	2f676e69 	svccs	0x00676e69
 118:	6c706f6d 	ldclvs	15, cr6, [r0], #-436	; 0xfffffe4c
 11c:	726f6261 	rsbvc	r6, pc, #268435462	; 0x10000006
 120:	6f697461 	svcvs	0x00697461
 124:	2f72656e 	svccs	0x0072656e
 128:	70696c66 	rsbvc	r6, r9, r6, ror #24
 12c:	706f6c66 	rsbvc	r6, pc, r6, ror #24
 130:	7172695f 	cmnvc	r2, pc, asr r9
 134:	6365765f 	cmnvs	r5, #99614720	; 0x5f00000
 138:	65726f74 	ldrbvs	r6, [r2, #-3956]!	; 0xfffff08c
 13c:	74732f64 	ldrbtvc	r2, [r3], #-3940	; 0xfffff09c
 140:	75747261 	ldrbvc	r7, [r4, #-609]!	; 0xfffffd9f
 144:	00632e70 	rsbeq	r2, r3, r0, ror lr
 148:	5f717269 	svcpl	0x00717269
 14c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
 150:	5f72656c 	svcpl	0x0072656c
 154:	69747865 	ldmdbvs	r4!, {r0, r2, r5, r6, fp, ip, sp, lr}^
 158:	72690030 	rsbvc	r0, r9, #48, 0	; 0x30
 15c:	61685f71 	smcvs	34289	; 0x85f1
 160:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 164:	78655f72 	stmdavc	r5!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 168:	00316974 	eorseq	r6, r1, r4, ror r9
 16c:	5f717269 	svcpl	0x00717269
 170:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
 174:	5f72656c 	svcpl	0x0072656c
 178:	69747865 	ldmdbvs	r4!, {r0, r2, r5, r6, fp, ip, sp, lr}^
 17c:	Address 0x000000000000017c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <startup-0x1ef2f2dc>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	206d7241 	rsbcs	r7, sp, r1, asr #4
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xfffff2bb
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0xfffffb9c
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2073726f 	rsbscs	r7, r3, pc, ror #4
  2c:	30322d39 	eorscc	r2, r2, r9, lsr sp
  30:	712d3931 			; <UNDEFINED> instruction: 0x712d3931
  34:	616d2d34 	cmnvs	sp, r4, lsr sp
  38:	29726f6a 	ldmdbcs	r2!, {r1, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
  3c:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  40:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  44:	31393130 	teqcc	r9, r0, lsr r1
  48:	20353230 	eorscs	r3, r5, r0, lsr r2
  4c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  50:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  54:	415b2029 	cmpmi	fp, r9, lsr #32
  58:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  5c:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  60:	6172622d 	cmnvs	r2, sp, lsr #4
  64:	2068636e 	rsbcs	r6, r8, lr, ror #6
  68:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  6c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  70:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  74:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002a41 	andeq	r2, r0, r1, asr #20
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000020 	andeq	r0, r0, r0, lsr #32
  10:	4d2d3605 	stcmi	6, cr3, [sp, #-20]!	; 0xffffffec
  14:	070b0600 	streq	r0, [fp, -r0, lsl #12]
  18:	1201094d 	andne	r0, r1, #1261568	; 0x134000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <startup-0x1ffb9bd0>
  28:	Address 0x0000000000000028 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
  14:	00000000 	andeq	r0, r0, r0
  18:	20000000 	andcs	r0, r0, r0
  1c:	0000000c 	andeq	r0, r0, ip
  20:	00000018 	andeq	r0, r0, r8, lsl r0
  24:	00000000 	andeq	r0, r0, r0
  28:	20000010 	andcs	r0, r0, r0, lsl r0
  2c:	000000fc 	strdeq	r0, [r0], -ip
  30:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  34:	41018e02 	tstmi	r1, r2, lsl #28
  38:	0000070d 	andeq	r0, r0, sp, lsl #14
  3c:	00000018 	andeq	r0, r0, r8, lsl r0
  40:	00000000 	andeq	r0, r0, r0
  44:	2000010c 	andcs	r0, r0, ip, lsl #2
  48:	0000004c 	andeq	r0, r0, ip, asr #32
  4c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  50:	41018e02 	tstmi	r1, r2, lsl #28
  54:	0000070d 	andeq	r0, r0, sp, lsl #14
  58:	00000018 	andeq	r0, r0, r8, lsl r0
  5c:	00000000 	andeq	r0, r0, r0
  60:	20000158 	andcs	r0, r0, r8, asr r1
  64:	00000048 	andeq	r0, r0, r8, asr #32
  68:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  6c:	41018e02 	tstmi	r1, r2, lsl #28
  70:	0000070d 	andeq	r0, r0, sp, lsl #14
  74:	00000018 	andeq	r0, r0, r8, lsl r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	200001a0 	andcs	r0, r0, r0, lsr #3
  80:	00000058 	andeq	r0, r0, r8, asr r0
  84:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  88:	41018e02 	tstmi	r1, r2, lsl #28
  8c:	0000070d 	andeq	r0, r0, sp, lsl #14
  90:	00000018 	andeq	r0, r0, r8, lsl r0
  94:	00000000 	andeq	r0, r0, r0
  98:	200001f8 	strdcs	r0, [r0], -r8
  9c:	0000001c 	andeq	r0, r0, ip, lsl r0
  a0:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  a4:	41018e02 	tstmi	r1, r2, lsl #28
  a8:	0000070d 	andeq	r0, r0, sp, lsl #14
