<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/athieka/tang/nano/impl/synthesize/rev_1/nano.vm</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/athieka/tang/nano/src/nano.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/athieka/tang/nano/src/nano.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.2Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C5/I4</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Sep 22 22:26:29 2019
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2019 Gowin Semiconductor Corporation.                      All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>728</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>738</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>1</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>SYS_CLK</td>
<td>Base</td>
<td>41.666</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td></td>
<td></td>
<td>SYS_CLK </td>
</tr>
<tr>
<td>PSRAM_CLK</td>
<td>Base</td>
<td>13.888</td>
<td>72.005
<td>0.000</td>
<td>6.944</td>
<td></td>
<td></td>
<td>PSRAM_CLK </td>
</tr>
<tr>
<td>SYS_CLK_100M</td>
<td>Base</td>
<td>13.888</td>
<td>72.005
<td>0.000</td>
<td>6.944</td>
<td></td>
<td></td>
<td>SYS_CLK_100M </td>
</tr>
<tr>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>55.555</td>
<td>18.000
<td>0.000</td>
<td>27.777</td>
<td></td>
<td>SYS_CLK</td>
<td></td>
</tr>
<tr>
<td>pll0/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>13.889</td>
<td>72.001
<td>0.000</td>
<td>6.944</td>
<td></td>
<td>SYS_CLK</td>
<td></td>
</tr>
<tr>
<td>pll0/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>41.666</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td></td>
<td>SYS_CLK</td>
<td></td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Fmax</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>PSRAM_CLK</td>
<td>85.470(MHz)</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>SYS_CLK_100M</td>
<td>74.244(MHz)</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk</td>
<td>82.784(MHz)</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of SYS_CLK!</h4>
<h4>No timing paths to get frequency of pll0/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll0/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>SYS_CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SYS_CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PSRAM_CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PSRAM_CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SYS_CLK_100M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SYS_CLK_100M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.419</td>
<td>psram64/task_state_Z[0]/Q</td>
<td>psram64/task_x_Z[4]/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>13.888</td>
<td>0.000</td>
<td>12.789</td>
</tr>
<tr>
<td>2</td>
<td>0.433</td>
<td>psram64/task_state_Z[0]/Q</td>
<td>psram64/task_x_Z[2]/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>13.888</td>
<td>0.000</td>
<td>12.775</td>
</tr>
<tr>
<td>3</td>
<td>0.439</td>
<td>psram64/rdfifo/fifo_inst/Wnum_Z[1]/Q</td>
<td>psram64/state_Z[1]/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>13.888</td>
<td>0.000</td>
<td>12.769</td>
</tr>
<tr>
<td>4</td>
<td>0.454</td>
<td>PSRAM_SIO_iobuf[0]/IO</td>
<td>psram64/rdfifo_data_Z[0]/D</td>
<td>PSRAM_CLK:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>13.888</td>
<td>0.000</td>
<td>12.554</td>
</tr>
<tr>
<td>5</td>
<td>0.509</td>
<td>PSRAM_SIO_iobuf[2]/IO</td>
<td>psram64/rdfifo_data_Z[2]/D</td>
<td>PSRAM_CLK:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>13.888</td>
<td>0.000</td>
<td>12.499</td>
</tr>
<tr>
<td>6</td>
<td>0.526</td>
<td>psram64/rdfifo/fifo_inst/Wnum_Z[1]/Q</td>
<td>psram64/MCU_ACK/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>13.888</td>
<td>0.000</td>
<td>12.682</td>
</tr>
<tr>
<td>7</td>
<td>0.587</td>
<td>PSRAM_SIO_iobuf[1]/IO</td>
<td>psram64/rdfifo_data_Z[1]/D</td>
<td>PSRAM_CLK:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>13.888</td>
<td>0.000</td>
<td>12.421</td>
</tr>
<tr>
<td>8</td>
<td>0.703</td>
<td>psram64/state_Z[5]/Q</td>
<td>psram64/psram_sio_out_ret_9/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>13.888</td>
<td>0.000</td>
<td>12.505</td>
</tr>
<tr>
<td>9</td>
<td>0.765</td>
<td>psram64/cur_line_Z[2]/Q</td>
<td>psram64/un1_cur_line_10_0_dreg_Z[9]/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>13.888</td>
<td>0.000</td>
<td>12.443</td>
</tr>
<tr>
<td>10</td>
<td>0.843</td>
<td>psram64/task_state_Z[0]/Q</td>
<td>psram64/task_x_Z[1]/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>13.888</td>
<td>0.000</td>
<td>12.365</td>
</tr>
<tr>
<td>11</td>
<td>0.857</td>
<td>psram64/task_state_Z[3]/Q</td>
<td>psram64/en_clk_out_Z/CE</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>13.888</td>
<td>0.000</td>
<td>12.779</td>
</tr>
<tr>
<td>12</td>
<td>1.009</td>
<td>psram64/task_state_Z[12]/Q</td>
<td>psram64/task_x_Z[3]/CE</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>13.888</td>
<td>0.000</td>
<td>12.627</td>
</tr>
<tr>
<td>13</td>
<td>1.009</td>
<td>psram64/task_state_Z[12]/Q</td>
<td>psram64/task_x_Z[2]/CE</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>13.888</td>
<td>0.000</td>
<td>12.627</td>
</tr>
<tr>
<td>14</td>
<td>1.009</td>
<td>psram64/task_state_Z[12]/Q</td>
<td>psram64/task_x_Z[5]/CE</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>13.888</td>
<td>0.000</td>
<td>12.627</td>
</tr>
<tr>
<td>15</td>
<td>1.009</td>
<td>psram64/task_state_Z[12]/Q</td>
<td>psram64/task_x_Z[6]/CE</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>13.888</td>
<td>0.000</td>
<td>12.627</td>
</tr>
<tr>
<td>16</td>
<td>1.020</td>
<td>PSRAM_SIO_iobuf[3]/IO</td>
<td>psram64/rdfifo_data_Z[3]/D</td>
<td>PSRAM_CLK:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>13.888</td>
<td>0.000</td>
<td>11.988</td>
</tr>
<tr>
<td>17</td>
<td>1.047</td>
<td>psram64/task_state_Z[0]/Q</td>
<td>psram64/task_x_Z[3]/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>13.888</td>
<td>0.000</td>
<td>12.161</td>
</tr>
<tr>
<td>18</td>
<td>1.062</td>
<td>psram64/task_state_Z[12]/Q</td>
<td>psram64/task_x_Z[4]/CE</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>13.888</td>
<td>0.000</td>
<td>12.574</td>
</tr>
<tr>
<td>19</td>
<td>1.072</td>
<td>psram64/task_state_Z[0]/Q</td>
<td>psram64/task_x_Z[5]/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>13.888</td>
<td>0.000</td>
<td>12.136</td>
</tr>
<tr>
<td>20</td>
<td>1.072</td>
<td>psram64/task_state_Z[0]/Q</td>
<td>psram64/task_x_Z[6]/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>13.888</td>
<td>0.000</td>
<td>12.136</td>
</tr>
<tr>
<td>21</td>
<td>1.119</td>
<td>psram64/task_state_Z[12]/Q</td>
<td>psram64/task_x_Z[1]/CE</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>13.888</td>
<td>0.000</td>
<td>12.517</td>
</tr>
<tr>
<td>22</td>
<td>1.183</td>
<td>psram64/rdfifo/fifo_inst/Wnum_Z[1]/Q</td>
<td>psram64/state_Z[3]/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>13.888</td>
<td>0.000</td>
<td>12.025</td>
</tr>
<tr>
<td>23</td>
<td>1.246</td>
<td>psram64/task_state_Z[0]/Q</td>
<td>psram64/task_x_Z[0]/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>13.888</td>
<td>0.000</td>
<td>11.962</td>
</tr>
<tr>
<td>24</td>
<td>1.250</td>
<td>psram64/rdfifo_wrreq_Z/Q</td>
<td>psram64/rdfifo/fifo_inst/Full_Z/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>13.888</td>
<td>0.000</td>
<td>11.958</td>
</tr>
<tr>
<td>25</td>
<td>1.289</td>
<td>psram64/task_state_Z[12]/Q</td>
<td>psram64/psram_sio_out_ret/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>13.888</td>
<td>0.000</td>
<td>11.919</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.170</td>
<td>psram64/psram_cs_n/Q</td>
<td>PSRAM_CEn_obuf/O</td>
<td>SYS_CLK_100M:[R]</td>
<td>PSRAM_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.070</td>
</tr>
<tr>
<td>2</td>
<td>0.517</td>
<td>psram64/rdfifo/fifo_inst/rbin_num_Z[5]/Q</td>
<td>psram64/rdfifo/fifo_inst/mem_mem_0_1/ADB9</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.686</td>
</tr>
<tr>
<td>3</td>
<td>0.550</td>
<td>psram64/rdfifo/fifo_inst/rbin_num_Z[2]/Q</td>
<td>psram64/rdfifo/fifo_inst/mem_mem_0_1/ADB6</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.719</td>
</tr>
<tr>
<td>4</td>
<td>0.612</td>
<td>psram64/rdfifo/fifo_inst/Equal.wbin_Z[5]_Z/Q</td>
<td>psram64/rdfifo/fifo_inst/mem_mem_0_0/ADA9</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.689</td>
</tr>
<tr>
<td>5</td>
<td>0.684</td>
<td>psram64/rdfifo/fifo_inst/Equal.wq1_rptr_Z[1]_Z/Q</td>
<td>psram64/rdfifo/fifo_inst/Equal.wq2_rptr_Z[1]_Z/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.684</td>
</tr>
<tr>
<td>6</td>
<td>0.684</td>
<td>psram64/rdfifo/fifo_inst/Equal.wq1_rptr_Z[10]_Z/Q</td>
<td>psram64/rdfifo/fifo_inst/Equal.wq2_rptr_Z[10]_Z/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.684</td>
</tr>
<tr>
<td>7</td>
<td>0.684</td>
<td>psram64/rdfifo/fifo_inst/Equal.wq1_rptr_Z[9]_Z/Q</td>
<td>psram64/rdfifo/fifo_inst/Equal.wq2_rptr_Z[9]_Z/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.684</td>
</tr>
<tr>
<td>8</td>
<td>0.684</td>
<td>psram64/rdfifo/fifo_inst/Equal.rq1_wptr_Z[10]_Z/Q</td>
<td>psram64/rdfifo/fifo_inst/Equal.rq2_wptr_Z[10]_Z/D</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.684</td>
</tr>
<tr>
<td>9</td>
<td>0.685</td>
<td>psram64/rdfifo/fifo_inst/Equal.wq1_rptr_Z[7]_Z/Q</td>
<td>psram64/rdfifo/fifo_inst/Equal.wq2_rptr_fast_Z[7]_Z/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.685</td>
</tr>
<tr>
<td>10</td>
<td>0.833</td>
<td>psram64/rdfifo/fifo_inst/rbin_num_Z[8]/Q</td>
<td>psram64/rdfifo/fifo_inst/mem_mem_0_1/ADB12</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.002</td>
</tr>
<tr>
<td>11</td>
<td>0.834</td>
<td>psram64/rdfifo/fifo_inst/rbin_num_Z[9]/Q</td>
<td>psram64/rdfifo/fifo_inst/mem_mem_0_1/ADB13</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.003</td>
</tr>
<tr>
<td>12</td>
<td>0.849</td>
<td>psram64/rdfifo_data_Z[4]/Q</td>
<td>psram64/rdfifo_data_Z[4]/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.849</td>
</tr>
<tr>
<td>13</td>
<td>0.849</td>
<td>psram64/rdfifo_data_Z[6]/Q</td>
<td>psram64/rdfifo_data_Z[6]/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.849</td>
</tr>
<tr>
<td>14</td>
<td>0.849</td>
<td>psram64/rdfifo_data_Z[10]/Q</td>
<td>psram64/rdfifo_data_Z[10]/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.849</td>
</tr>
<tr>
<td>15</td>
<td>0.849</td>
<td>psram64/rdfifo_data_Z[12]/Q</td>
<td>psram64/rdfifo_data_Z[12]/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.849</td>
</tr>
<tr>
<td>16</td>
<td>0.851</td>
<td>psram64/cur_pos_Z[0]/Q</td>
<td>psram64/cur_pos_Z[0]/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.851</td>
</tr>
<tr>
<td>17</td>
<td>0.851</td>
<td>psram64/task_state_Z[12]/Q</td>
<td>psram64/task_state_Z[12]/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.851</td>
</tr>
<tr>
<td>18</td>
<td>0.852</td>
<td>psram64/cur_pos_Z[3]/Q</td>
<td>psram64/cur_pos_Z[3]/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>19</td>
<td>0.852</td>
<td>psram64/cur_pos_Z[4]/Q</td>
<td>psram64/cur_pos_Z[4]/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>20</td>
<td>0.852</td>
<td>psram64/cur_pos_Z[1]/Q</td>
<td>psram64/cur_pos_Z[1]/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>21</td>
<td>0.853</td>
<td>psram64/cur_pos_Z[7]/Q</td>
<td>psram64/cur_pos_Z[7]/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>22</td>
<td>0.853</td>
<td>psram64/task_state_Z[17]/Q</td>
<td>psram64/task_state_Z[17]/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>23</td>
<td>0.853</td>
<td>psram64/task_state_Z[5]/Q</td>
<td>psram64/task_state_Z[5]/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>24</td>
<td>0.853</td>
<td>psram64/task_state_Z[14]/Q</td>
<td>psram64/task_state_Z[14]/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>25</td>
<td>0.853</td>
<td>psram64/task_state_Z[7]/Q</td>
<td>psram64/task_state_Z[7]/D</td>
<td>SYS_CLK_100M:[R]</td>
<td>SYS_CLK_100M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>5.444</td>
<td>6.944</td>
<td>1.500</td>
<td>High Pulse Width</td>
<td>SYS_CLK_100M</td>
<td>psram64/rdfifo_wrreq_fast_Z</td>
</tr>
<tr>
<td>2</td>
<td>5.444</td>
<td>6.944</td>
<td>1.500</td>
<td>High Pulse Width</td>
<td>SYS_CLK_100M</td>
<td>psram64/PSRAM_CMD_DIR_i</td>
</tr>
<tr>
<td>3</td>
<td>5.444</td>
<td>6.944</td>
<td>1.500</td>
<td>High Pulse Width</td>
<td>SYS_CLK_100M</td>
<td>psram64/cnt_Z[13]</td>
</tr>
<tr>
<td>4</td>
<td>5.444</td>
<td>6.944</td>
<td>1.500</td>
<td>High Pulse Width</td>
<td>SYS_CLK_100M</td>
<td>psram64/cnt_Z[9]</td>
</tr>
<tr>
<td>5</td>
<td>5.444</td>
<td>6.944</td>
<td>1.500</td>
<td>High Pulse Width</td>
<td>SYS_CLK_100M</td>
<td>psram64/cnt_Z[1]</td>
</tr>
<tr>
<td>6</td>
<td>5.444</td>
<td>6.944</td>
<td>1.500</td>
<td>High Pulse Width</td>
<td>SYS_CLK_100M</td>
<td>psram64/psram_sio_out_ret_7</td>
</tr>
<tr>
<td>7</td>
<td>5.444</td>
<td>6.944</td>
<td>1.500</td>
<td>High Pulse Width</td>
<td>SYS_CLK_100M</td>
<td>psram64/task_state_Z[15]</td>
</tr>
<tr>
<td>8</td>
<td>5.444</td>
<td>6.944</td>
<td>1.500</td>
<td>High Pulse Width</td>
<td>SYS_CLK_100M</td>
<td>psram64/rdfifo/fifo_inst/Equal.wbin_Z[10]_Z</td>
</tr>
<tr>
<td>9</td>
<td>5.444</td>
<td>6.944</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>SYS_CLK_100M</td>
<td>psram64/rdfifo/fifo_inst/Equal.wbin_Z[9]_Z</td>
</tr>
<tr>
<td>10</td>
<td>5.444</td>
<td>6.944</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>SYS_CLK_100M</td>
<td>psram64/task_state_Z[16]</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/task_state_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/task_x_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][B]</td>
<td>psram64/task_state_Z[0]/CLK</td>
</tr>
<tr>
<td>0.550</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R5C18[0][B]</td>
<td style=" font-weight:bold;">psram64/task_state_Z[0]/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>3.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>psram64/task_x_0_sqmuxa_cZ/I1</td>
</tr>
<tr>
<td>4.968</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">psram64/task_x_0_sqmuxa_cZ/F</td>
</tr>
<tr>
<td>4.974</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td>psram64/un1_state_11_5_1_cZ/I2</td>
</tr>
<tr>
<td>6.206</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">psram64/un1_state_11_5_1_cZ/F</td>
</tr>
<tr>
<td>6.708</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>psram64/un1_state_11_5_3_cZ/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R4C13[2][A]</td>
<td style=" background: #97FFFF;">psram64/un1_state_11_5_3_cZ/F</td>
</tr>
<tr>
<td>8.998</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][B]</td>
<td>psram64/g0_0/I2</td>
</tr>
<tr>
<td>9.984</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C14[2][B]</td>
<td style=" background: #97FFFF;">psram64/g0_0/F</td>
</tr>
<tr>
<td>11.551</td>
<td>1.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>psram64/task_x_lm_0[4]/I2</td>
</tr>
<tr>
<td>12.789</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">psram64/task_x_lm_0[4]/F</td>
</tr>
<tr>
<td>12.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" font-weight:bold;">psram64/task_x_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.888</td>
<td>13.888</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>psram64/task_x_Z[4]/CLK</td>
</tr>
<tr>
<td>13.688</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/task_x_Z[4]</td>
</tr>
<tr>
<td>13.208</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>psram64/task_x_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.888</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.013, 47.018%; route: 6.226, 48.681%; tC2Q: 0.550, 4.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/task_state_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/task_x_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][B]</td>
<td>psram64/task_state_Z[0]/CLK</td>
</tr>
<tr>
<td>0.550</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R5C18[0][B]</td>
<td style=" font-weight:bold;">psram64/task_state_Z[0]/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>3.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>psram64/task_x_0_sqmuxa_cZ/I1</td>
</tr>
<tr>
<td>4.968</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">psram64/task_x_0_sqmuxa_cZ/F</td>
</tr>
<tr>
<td>4.974</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td>psram64/un1_state_11_5_1_cZ/I2</td>
</tr>
<tr>
<td>6.206</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">psram64/un1_state_11_5_1_cZ/F</td>
</tr>
<tr>
<td>6.708</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>psram64/un1_state_11_5_3_cZ/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R4C13[2][A]</td>
<td style=" background: #97FFFF;">psram64/un1_state_11_5_3_cZ/F</td>
</tr>
<tr>
<td>8.998</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][B]</td>
<td>psram64/g0_0/I2</td>
</tr>
<tr>
<td>9.984</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C14[2][B]</td>
<td style=" background: #97FFFF;">psram64/g0_0/F</td>
</tr>
<tr>
<td>11.537</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[2][A]</td>
<td>psram64/task_x_lm_0[2]/I2</td>
</tr>
<tr>
<td>12.775</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C19[2][A]</td>
<td style=" background: #97FFFF;">psram64/task_x_lm_0[2]/F</td>
</tr>
<tr>
<td>12.775</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[2][A]</td>
<td style=" font-weight:bold;">psram64/task_x_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.888</td>
<td>13.888</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[2][A]</td>
<td>psram64/task_x_Z[2]/CLK</td>
</tr>
<tr>
<td>13.688</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/task_x_Z[2]</td>
</tr>
<tr>
<td>13.208</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C19[2][A]</td>
<td>psram64/task_x_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.888</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.013, 47.068%; route: 6.212, 48.627%; tC2Q: 0.550, 4.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/rdfifo/fifo_inst/Wnum_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/state_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td>psram64/rdfifo/fifo_inst/Wnum_Z[1]/CLK</td>
</tr>
<tr>
<td>0.550</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td style=" font-weight:bold;">psram64/rdfifo/fifo_inst/Wnum_Z[1]/Q</td>
</tr>
<tr>
<td>2.497</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C4[1][B]</td>
<td>psram64/un1_rdfifo_wrusedw_1_cry_1_0/I1</td>
</tr>
<tr>
<td>3.157</td>
<td>0.660</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C4[1][B]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_1_cry_1_0/COUT</td>
</tr>
<tr>
<td>3.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C4[2][A]</td>
<td>psram64/un1_rdfifo_wrusedw_1_cry_2_0/CIN</td>
</tr>
<tr>
<td>3.225</td>
<td>0.068</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C4[2][A]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_1_cry_2_0/COUT</td>
</tr>
<tr>
<td>3.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C4[2][B]</td>
<td>psram64/un1_rdfifo_wrusedw_1_cry_3_0/CIN</td>
</tr>
<tr>
<td>3.294</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C4[2][B]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_1_cry_3_0/COUT</td>
</tr>
<tr>
<td>3.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C5[0][A]</td>
<td>psram64/un1_rdfifo_wrusedw_1_cry_4_0/CIN</td>
</tr>
<tr>
<td>3.362</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C5[0][A]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_1_cry_4_0/COUT</td>
</tr>
<tr>
<td>3.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C5[0][B]</td>
<td>psram64/un1_rdfifo_wrusedw_1_cry_5_0/CIN</td>
</tr>
<tr>
<td>3.430</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C5[0][B]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_1_cry_5_0/COUT</td>
</tr>
<tr>
<td>3.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C5[1][A]</td>
<td>psram64/un1_rdfifo_wrusedw_1_cry_6_0/CIN</td>
</tr>
<tr>
<td>3.499</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C5[1][A]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_1_cry_6_0/COUT</td>
</tr>
<tr>
<td>3.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C5[1][B]</td>
<td>psram64/un1_rdfifo_wrusedw_1_cry_7_0/CIN</td>
</tr>
<tr>
<td>3.567</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C5[1][B]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_1_cry_7_0/COUT</td>
</tr>
<tr>
<td>3.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C5[2][A]</td>
<td>psram64/un1_rdfifo_wrusedw_1_cry_8_0/CIN</td>
</tr>
<tr>
<td>3.636</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C5[2][A]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_1_cry_8_0/COUT</td>
</tr>
<tr>
<td>3.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C5[2][B]</td>
<td>psram64/un1_rdfifo_wrusedw_1_cry_9_0/CIN</td>
</tr>
<tr>
<td>4.311</td>
<td>0.676</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C5[2][B]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_1_cry_9_0/SUM</td>
</tr>
<tr>
<td>4.318</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C5[3][B]</td>
<td>psram64/un1_rdfifo_wrusedw_2lto10_4_cZ/I3</td>
</tr>
<tr>
<td>5.556</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C5[3][B]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_2lto10_4_cZ/F</td>
</tr>
<tr>
<td>5.563</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C5[3][A]</td>
<td>psram64/un1_rdfifo_wrusedw_2lto10_cZ/I3</td>
</tr>
<tr>
<td>6.801</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C5[3][A]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_2lto10_cZ/F</td>
</tr>
<tr>
<td>8.353</td>
<td>1.552</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[3][A]</td>
<td>psram64/state8_cZ/I0</td>
</tr>
<tr>
<td>9.105</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[3][A]</td>
<td style=" background: #97FFFF;">psram64/state8_cZ/F</td>
</tr>
<tr>
<td>11.450</td>
<td>2.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>psram64/state_ns_0[1]/I1</td>
</tr>
<tr>
<td>12.769</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td style=" background: #97FFFF;">psram64/state_ns_0[1]/F</td>
</tr>
<tr>
<td>12.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td style=" font-weight:bold;">psram64/state_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.888</td>
<td>13.888</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>psram64/state_Z[1]/CLK</td>
</tr>
<tr>
<td>13.688</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/state_Z[1]</td>
</tr>
<tr>
<td>13.208</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>psram64/state_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.888</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.361, 49.817%; route: 5.858, 45.876%; tC2Q: 0.550, 4.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_SIO_iobuf[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/rdfifo_data_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_CLK(clock)</td>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">PSRAM_SIO_iobuf[0]/IO</td>
</tr>
<tr>
<td>8.445</td>
<td>0.945</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOB14[B]</td>
<td style=" background: #97FFFF;">PSRAM_SIO_iobuf[0]/O</td>
</tr>
<tr>
<td>9.990</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>psram64/PSRAM_RDFIFO_FILL_0.rdfifo_data_196_i_m2[0]/I0</td>
</tr>
<tr>
<td>11.309</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">psram64/PSRAM_RDFIFO_FILL_0.rdfifo_data_196_i_m2[0]/F</td>
</tr>
<tr>
<td>11.315</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>psram64/N_137_i_cZ/I0</td>
</tr>
<tr>
<td>12.554</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">psram64/N_137_i_cZ/F</td>
</tr>
<tr>
<td>12.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">psram64/rdfifo_data_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.888</td>
<td>13.888</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>psram64/rdfifo_data_Z[0]/CLK</td>
</tr>
<tr>
<td>13.488</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/rdfifo_data_Z[0]</td>
</tr>
<tr>
<td>13.008</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>psram64/rdfifo_data_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.888</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.502, 27.898%; route: 1.552, 12.360%; tC2Q: 7.500, 59.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_SIO_iobuf[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/rdfifo_data_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_CLK(clock)</td>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOB16[B]</td>
<td style=" font-weight:bold;">PSRAM_SIO_iobuf[2]/IO</td>
</tr>
<tr>
<td>8.445</td>
<td>0.945</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOB16[B]</td>
<td style=" background: #97FFFF;">PSRAM_SIO_iobuf[2]/O</td>
</tr>
<tr>
<td>10.187</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>psram64/PSRAM_RDFIFO_FILL_0.rdfifo_data_196_i_1_m2[2]/I0</td>
</tr>
<tr>
<td>11.506</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td style=" background: #97FFFF;">psram64/PSRAM_RDFIFO_FILL_0.rdfifo_data_196_i_1_m2[2]/F</td>
</tr>
<tr>
<td>11.513</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>psram64/rdfifo_data_199_iv_i_0[2]/I0</td>
</tr>
<tr>
<td>12.499</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">psram64/rdfifo_data_199_iv_i_0[2]/F</td>
</tr>
<tr>
<td>12.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">psram64/rdfifo_data_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.888</td>
<td>13.888</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>psram64/rdfifo_data_Z[2]/CLK</td>
</tr>
<tr>
<td>13.488</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/rdfifo_data_Z[2]</td>
</tr>
<tr>
<td>13.008</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>psram64/rdfifo_data_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.888</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.250, 26.003%; route: 1.749, 13.993%; tC2Q: 7.500, 60.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/rdfifo/fifo_inst/Wnum_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/MCU_ACK</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td>psram64/rdfifo/fifo_inst/Wnum_Z[1]/CLK</td>
</tr>
<tr>
<td>0.550</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td style=" font-weight:bold;">psram64/rdfifo/fifo_inst/Wnum_Z[1]/Q</td>
</tr>
<tr>
<td>2.497</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C4[1][B]</td>
<td>psram64/un1_rdfifo_wrusedw_1_cry_1_0/I1</td>
</tr>
<tr>
<td>3.157</td>
<td>0.660</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C4[1][B]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_1_cry_1_0/COUT</td>
</tr>
<tr>
<td>3.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C4[2][A]</td>
<td>psram64/un1_rdfifo_wrusedw_1_cry_2_0/CIN</td>
</tr>
<tr>
<td>3.225</td>
<td>0.068</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C4[2][A]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_1_cry_2_0/COUT</td>
</tr>
<tr>
<td>3.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C4[2][B]</td>
<td>psram64/un1_rdfifo_wrusedw_1_cry_3_0/CIN</td>
</tr>
<tr>
<td>3.294</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C4[2][B]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_1_cry_3_0/COUT</td>
</tr>
<tr>
<td>3.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C5[0][A]</td>
<td>psram64/un1_rdfifo_wrusedw_1_cry_4_0/CIN</td>
</tr>
<tr>
<td>3.362</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C5[0][A]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_1_cry_4_0/COUT</td>
</tr>
<tr>
<td>3.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C5[0][B]</td>
<td>psram64/un1_rdfifo_wrusedw_1_cry_5_0/CIN</td>
</tr>
<tr>
<td>3.430</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C5[0][B]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_1_cry_5_0/COUT</td>
</tr>
<tr>
<td>3.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C5[1][A]</td>
<td>psram64/un1_rdfifo_wrusedw_1_cry_6_0/CIN</td>
</tr>
<tr>
<td>3.499</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C5[1][A]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_1_cry_6_0/COUT</td>
</tr>
<tr>
<td>3.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C5[1][B]</td>
<td>psram64/un1_rdfifo_wrusedw_1_cry_7_0/CIN</td>
</tr>
<tr>
<td>3.567</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C5[1][B]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_1_cry_7_0/COUT</td>
</tr>
<tr>
<td>3.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C5[2][A]</td>
<td>psram64/un1_rdfifo_wrusedw_1_cry_8_0/CIN</td>
</tr>
<tr>
<td>3.636</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C5[2][A]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_1_cry_8_0/COUT</td>
</tr>
<tr>
<td>3.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C5[2][B]</td>
<td>psram64/un1_rdfifo_wrusedw_1_cry_9_0/CIN</td>
</tr>
<tr>
<td>4.311</td>
<td>0.676</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C5[2][B]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_1_cry_9_0/SUM</td>
</tr>
<tr>
<td>4.318</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C5[3][B]</td>
<td>psram64/un1_rdfifo_wrusedw_2lto10_4_cZ/I3</td>
</tr>
<tr>
<td>5.556</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C5[3][B]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_2lto10_4_cZ/F</td>
</tr>
<tr>
<td>5.563</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C5[3][A]</td>
<td>psram64/un1_rdfifo_wrusedw_2lto10_cZ/I3</td>
</tr>
<tr>
<td>6.801</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C5[3][A]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_2lto10_cZ/F</td>
</tr>
<tr>
<td>8.353</td>
<td>1.552</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[3][A]</td>
<td>psram64/state8_cZ/I0</td>
</tr>
<tr>
<td>9.105</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C6[3][A]</td>
<td style=" background: #97FFFF;">psram64/state8_cZ/F</td>
</tr>
<tr>
<td>10.076</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[3][A]</td>
<td>psram64/MCU_ACK_1_sqmuxa_i_cZ/I0</td>
</tr>
<tr>
<td>11.315</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C4[3][A]</td>
<td style=" background: #97FFFF;">psram64/MCU_ACK_1_sqmuxa_i_cZ/F</td>
</tr>
<tr>
<td>12.682</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB3[A]</td>
<td style=" font-weight:bold;">psram64/MCU_ACK/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.888</td>
<td>13.888</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB3[A]</td>
<td>psram64/MCU_ACK/CLK</td>
</tr>
<tr>
<td>13.688</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/MCU_ACK</td>
</tr>
<tr>
<td>13.208</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB3[A]</td>
<td>psram64/MCU_ACK</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.888</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.281, 49.527%; route: 5.851, 46.137%; tC2Q: 0.550, 4.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_SIO_iobuf[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/rdfifo_data_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_CLK(clock)</td>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOB16[A]</td>
<td style=" font-weight:bold;">PSRAM_SIO_iobuf[1]/IO</td>
</tr>
<tr>
<td>8.445</td>
<td>0.945</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOB16[A]</td>
<td style=" background: #97FFFF;">PSRAM_SIO_iobuf[1]/O</td>
</tr>
<tr>
<td>10.189</td>
<td>1.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>psram64/PSRAM_RDFIFO_FILL_0.rdfifo_data_196_i_1_m2[1]/I0</td>
</tr>
<tr>
<td>11.428</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">psram64/PSRAM_RDFIFO_FILL_0.rdfifo_data_196_i_1_m2[1]/F</td>
</tr>
<tr>
<td>11.434</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>psram64/rdfifo_data_199_iv_i_0[1]/I0</td>
</tr>
<tr>
<td>12.421</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">psram64/rdfifo_data_199_iv_i_0[1]/F</td>
</tr>
<tr>
<td>12.421</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" font-weight:bold;">psram64/rdfifo_data_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.888</td>
<td>13.888</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>psram64/rdfifo_data_Z[1]/CLK</td>
</tr>
<tr>
<td>13.488</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/rdfifo_data_Z[1]</td>
</tr>
<tr>
<td>13.008</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>psram64/rdfifo_data_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.888</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.170, 25.521%; route: 1.751, 14.095%; tC2Q: 7.500, 60.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/state_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/psram_sio_out_ret_9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>psram64/state_Z[5]/CLK</td>
</tr>
<tr>
<td>0.550</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R4C11[1][B]</td>
<td style=" font-weight:bold;">psram64/state_Z[5]/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>1.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>psram64/psram_sio_out_25_0_cZ[1]/I1</td>
</tr>
<tr>
<td>3.677</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">psram64/psram_sio_out_25_0_cZ[1]/F</td>
</tr>
<tr>
<td>3.684</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][A]</td>
<td>psram64/psram_sio_out_25[1]/I1</td>
</tr>
<tr>
<td>5.003</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C16[3][A]</td>
<td style=" background: #97FFFF;">psram64/psram_sio_out_25[1]/F</td>
</tr>
<tr>
<td>5.981</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>psram64/un1_psram_sio_out_3_sqmuxa_cZ/I3</td>
</tr>
<tr>
<td>6.967</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C15[2][B]</td>
<td style=" background: #97FFFF;">psram64/un1_psram_sio_out_3_sqmuxa_cZ/F</td>
</tr>
<tr>
<td>7.946</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>psram64/psram_sio_out_cnst_m_1_cZ[2]/I3</td>
</tr>
<tr>
<td>8.908</td>
<td>0.962</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td style=" background: #97FFFF;">psram64/psram_sio_out_cnst_m_1_cZ[2]/F</td>
</tr>
<tr>
<td>9.411</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td>psram64/psram_sio_out_25_0_iv_1_1_cZ[2]/I2</td>
</tr>
<tr>
<td>10.684</td>
<td>1.273</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td style=" background: #97FFFF;">psram64/psram_sio_out_25_0_iv_1_1_cZ[2]/F</td>
</tr>
<tr>
<td>11.187</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>psram64/psram_sio_out_25_0_iv_1_cZ[2]/I1</td>
</tr>
<tr>
<td>12.505</td>
<td>1.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">psram64/psram_sio_out_25_0_iv_1_cZ[2]/F</td>
</tr>
<tr>
<td>12.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">psram64/psram_sio_out_ret_9/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.888</td>
<td>13.888</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>psram64/psram_sio_out_ret_9/CLK</td>
</tr>
<tr>
<td>13.688</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/psram_sio_out_ret_9</td>
</tr>
<tr>
<td>13.208</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>psram64/psram_sio_out_ret_9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.888</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.178, 57.402%; route: 4.777, 38.200%; tC2Q: 0.550, 4.398%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/cur_line_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/un1_cur_line_10_0_dreg_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][B]</td>
<td>psram64/cur_line_Z[2]/CLK</td>
</tr>
<tr>
<td>0.550</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R5C8[2][B]</td>
<td style=" font-weight:bold;">psram64/cur_line_Z[2]/Q</td>
</tr>
<tr>
<td>2.377</td>
<td>1.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>psram64/un1_cur_line_10_0_10_0_.m70/I0</td>
</tr>
<tr>
<td>3.616</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">psram64/un1_cur_line_10_0_10_0_.m70/F</td>
</tr>
<tr>
<td>4.606</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>psram64/un1_cur_line_10_0_10_0_.m96/I2</td>
</tr>
<tr>
<td>5.837</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C9[1][A]</td>
<td style=" background: #97FFFF;">psram64/un1_cur_line_10_0_10_0_.m96/F</td>
</tr>
<tr>
<td>6.342</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>psram64/un1_cur_line_10_0_10_0_.m97/I2</td>
</tr>
<tr>
<td>7.615</td>
<td>1.273</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">psram64/un1_cur_line_10_0_10_0_.m97/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>psram64/un1_cur_line_10_0_10_0_.m99/I0</td>
</tr>
<tr>
<td>7.749</td>
<td>0.133</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">psram64/un1_cur_line_10_0_10_0_.m99/O</td>
</tr>
<tr>
<td>8.260</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[3][B]</td>
<td>psram64/un1_cur_line_10_0_10_0_.m100/I2</td>
</tr>
<tr>
<td>9.578</td>
<td>1.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[3][B]</td>
<td style=" background: #97FFFF;">psram64/un1_cur_line_10_0_10_0_.m100/F</td>
</tr>
<tr>
<td>9.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[3][A]</td>
<td>psram64/un1_cur_line_10_0_10_0_.m101/I1</td>
</tr>
<tr>
<td>9.701</td>
<td>0.122</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[3][A]</td>
<td style=" background: #97FFFF;">psram64/un1_cur_line_10_0_10_0_.m101/O</td>
</tr>
<tr>
<td>11.457</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>psram64/un1_cur_line_10_0_10_0_.m106/I2</td>
</tr>
<tr>
<td>12.443</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">psram64/un1_cur_line_10_0_10_0_.m106/F</td>
</tr>
<tr>
<td>12.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">psram64/un1_cur_line_10_0_dreg_Z[9]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.888</td>
<td>13.888</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>psram64/un1_cur_line_10_0_dreg_Z[9]/CLK</td>
</tr>
<tr>
<td>13.688</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/un1_cur_line_10_0_dreg_Z[9]</td>
</tr>
<tr>
<td>13.208</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>psram64/un1_cur_line_10_0_dreg_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.888</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.304, 50.660%; route: 5.589, 44.920%; tC2Q: 0.550, 4.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/task_state_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/task_x_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][B]</td>
<td>psram64/task_state_Z[0]/CLK</td>
</tr>
<tr>
<td>0.550</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R5C18[0][B]</td>
<td style=" font-weight:bold;">psram64/task_state_Z[0]/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>3.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>psram64/task_x_0_sqmuxa_cZ/I1</td>
</tr>
<tr>
<td>4.968</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">psram64/task_x_0_sqmuxa_cZ/F</td>
</tr>
<tr>
<td>4.974</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td>psram64/un1_state_11_5_1_cZ/I2</td>
</tr>
<tr>
<td>6.206</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">psram64/un1_state_11_5_1_cZ/F</td>
</tr>
<tr>
<td>6.708</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>psram64/un1_state_11_5_3_cZ/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R4C13[2][A]</td>
<td style=" background: #97FFFF;">psram64/un1_state_11_5_3_cZ/F</td>
</tr>
<tr>
<td>8.998</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][B]</td>
<td>psram64/g0_0/I2</td>
</tr>
<tr>
<td>9.984</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C14[2][B]</td>
<td style=" background: #97FFFF;">psram64/g0_0/F</td>
</tr>
<tr>
<td>11.379</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[2][B]</td>
<td>psram64/task_x_lm_0[1]/I2</td>
</tr>
<tr>
<td>12.365</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C18[2][B]</td>
<td style=" background: #97FFFF;">psram64/task_x_lm_0[1]/F</td>
</tr>
<tr>
<td>12.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[2][B]</td>
<td style=" font-weight:bold;">psram64/task_x_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.888</td>
<td>13.888</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[2][B]</td>
<td>psram64/task_x_Z[1]/CLK</td>
</tr>
<tr>
<td>13.688</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/task_x_Z[1]</td>
</tr>
<tr>
<td>13.208</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C18[2][B]</td>
<td>psram64/task_x_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.888</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.761, 46.592%; route: 6.054, 48.960%; tC2Q: 0.550, 4.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.636</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/task_state_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/en_clk_out_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][B]</td>
<td>psram64/task_state_Z[3]/CLK</td>
</tr>
<tr>
<td>0.550</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R3C18[0][B]</td>
<td style=" font-weight:bold;">psram64/task_state_Z[3]/Q</td>
</tr>
<tr>
<td>2.744</td>
<td>2.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>psram64/psram_cs_n_1_sqmuxa_3_i_a2_0_cZ/I2</td>
</tr>
<tr>
<td>3.730</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">psram64/psram_cs_n_1_sqmuxa_3_i_a2_0_cZ/F</td>
</tr>
<tr>
<td>3.743</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>psram64/g1_0_cZ/I0</td>
</tr>
<tr>
<td>4.494</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C15[1][B]</td>
<td style=" background: #97FFFF;">psram64/g1_0_cZ/F</td>
</tr>
<tr>
<td>5.088</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>psram64/g0_2/I2</td>
</tr>
<tr>
<td>6.407</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">psram64/g0_2/F</td>
</tr>
<tr>
<td>7.769</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][B]</td>
<td>psram64/psram_cs_n_0_sqmuxa_3_i/I2</td>
</tr>
<tr>
<td>8.731</td>
<td>0.962</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C14[3][B]</td>
<td style=" background: #97FFFF;">psram64/psram_cs_n_0_sqmuxa_3_i/F</td>
</tr>
<tr>
<td>9.236</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>psram64/en_clk_out_1_sqmuxa_3_cZ/I0</td>
</tr>
<tr>
<td>10.223</td>
<td>0.986</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" background: #97FFFF;">psram64/en_clk_out_1_sqmuxa_3_cZ/F</td>
</tr>
<tr>
<td>10.229</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>psram64/un1_state_13_i_cZ/I0</td>
</tr>
<tr>
<td>10.979</td>
<td>0.750</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">psram64/un1_state_13_i_cZ/F</td>
</tr>
<tr>
<td>12.779</td>
<td>1.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td style=" font-weight:bold;">psram64/en_clk_out_Z/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.888</td>
<td>13.888</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>psram64/en_clk_out_Z/CLK</td>
</tr>
<tr>
<td>13.688</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/en_clk_out_Z</td>
</tr>
<tr>
<td>13.636</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>psram64/en_clk_out_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.888</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.755, 45.036%; route: 6.474, 50.660%; tC2Q: 0.550, 4.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.636</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/task_state_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/task_x_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>psram64/task_state_Z[12]/CLK</td>
</tr>
<tr>
<td>0.550</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C12[0][A]</td>
<td style=" font-weight:bold;">psram64/task_state_Z[12]/Q</td>
</tr>
<tr>
<td>2.105</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>psram64/un12_0_a2_0[3]/I0</td>
</tr>
<tr>
<td>3.378</td>
<td>1.273</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">psram64/un12_0_a2_0[3]/F</td>
</tr>
<tr>
<td>3.883</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td>psram64/task_x_4_sqmuxa_1_i_a2/I0</td>
</tr>
<tr>
<td>5.121</td>
<td>1.238</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R4C15[2][A]</td>
<td style=" background: #97FFFF;">psram64/task_x_4_sqmuxa_1_i_a2/F</td>
</tr>
<tr>
<td>5.723</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>psram64/task_x_0_sqmuxa_2/I0</td>
</tr>
<tr>
<td>6.685</td>
<td>0.962</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">psram64/task_x_0_sqmuxa_2/F</td>
</tr>
<tr>
<td>7.192</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>psram64/task_xlde_0_cZ/I0</td>
</tr>
<tr>
<td>8.511</td>
<td>1.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">psram64/task_xlde_0_cZ/F</td>
</tr>
<tr>
<td>9.496</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[1][B]</td>
<td>psram64/g0/I2</td>
</tr>
<tr>
<td>10.769</td>
<td>1.273</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C14[1][B]</td>
<td style=" background: #97FFFF;">psram64/g0/F</td>
</tr>
<tr>
<td>12.627</td>
<td>1.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td style=" font-weight:bold;">psram64/task_x_Z[3]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.888</td>
<td>13.888</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>psram64/task_x_Z[3]/CLK</td>
</tr>
<tr>
<td>13.688</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/task_x_Z[3]</td>
</tr>
<tr>
<td>13.636</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>psram64/task_x_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.888</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.066, 48.040%; route: 6.011, 47.605%; tC2Q: 0.550, 4.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.636</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/task_state_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/task_x_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>psram64/task_state_Z[12]/CLK</td>
</tr>
<tr>
<td>0.550</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C12[0][A]</td>
<td style=" font-weight:bold;">psram64/task_state_Z[12]/Q</td>
</tr>
<tr>
<td>2.105</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>psram64/un12_0_a2_0[3]/I0</td>
</tr>
<tr>
<td>3.378</td>
<td>1.273</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">psram64/un12_0_a2_0[3]/F</td>
</tr>
<tr>
<td>3.883</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td>psram64/task_x_4_sqmuxa_1_i_a2/I0</td>
</tr>
<tr>
<td>5.121</td>
<td>1.238</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R4C15[2][A]</td>
<td style=" background: #97FFFF;">psram64/task_x_4_sqmuxa_1_i_a2/F</td>
</tr>
<tr>
<td>5.723</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>psram64/task_x_0_sqmuxa_2/I0</td>
</tr>
<tr>
<td>6.685</td>
<td>0.962</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">psram64/task_x_0_sqmuxa_2/F</td>
</tr>
<tr>
<td>7.192</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>psram64/task_xlde_0_cZ/I0</td>
</tr>
<tr>
<td>8.511</td>
<td>1.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">psram64/task_xlde_0_cZ/F</td>
</tr>
<tr>
<td>9.496</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[1][B]</td>
<td>psram64/g0/I2</td>
</tr>
<tr>
<td>10.769</td>
<td>1.273</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C14[1][B]</td>
<td style=" background: #97FFFF;">psram64/g0/F</td>
</tr>
<tr>
<td>12.627</td>
<td>1.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[2][A]</td>
<td style=" font-weight:bold;">psram64/task_x_Z[2]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.888</td>
<td>13.888</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[2][A]</td>
<td>psram64/task_x_Z[2]/CLK</td>
</tr>
<tr>
<td>13.688</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/task_x_Z[2]</td>
</tr>
<tr>
<td>13.636</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C19[2][A]</td>
<td>psram64/task_x_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.888</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.066, 48.040%; route: 6.011, 47.605%; tC2Q: 0.550, 4.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.636</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/task_state_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/task_x_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>psram64/task_state_Z[12]/CLK</td>
</tr>
<tr>
<td>0.550</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C12[0][A]</td>
<td style=" font-weight:bold;">psram64/task_state_Z[12]/Q</td>
</tr>
<tr>
<td>2.105</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>psram64/un12_0_a2_0[3]/I0</td>
</tr>
<tr>
<td>3.378</td>
<td>1.273</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">psram64/un12_0_a2_0[3]/F</td>
</tr>
<tr>
<td>3.883</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td>psram64/task_x_4_sqmuxa_1_i_a2/I0</td>
</tr>
<tr>
<td>5.121</td>
<td>1.238</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R4C15[2][A]</td>
<td style=" background: #97FFFF;">psram64/task_x_4_sqmuxa_1_i_a2/F</td>
</tr>
<tr>
<td>5.723</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>psram64/task_x_0_sqmuxa_2/I0</td>
</tr>
<tr>
<td>6.685</td>
<td>0.962</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">psram64/task_x_0_sqmuxa_2/F</td>
</tr>
<tr>
<td>7.192</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>psram64/task_xlde_0_cZ/I0</td>
</tr>
<tr>
<td>8.511</td>
<td>1.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">psram64/task_xlde_0_cZ/F</td>
</tr>
<tr>
<td>9.496</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[1][B]</td>
<td>psram64/g0/I2</td>
</tr>
<tr>
<td>10.769</td>
<td>1.273</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C14[1][B]</td>
<td style=" background: #97FFFF;">psram64/g0/F</td>
</tr>
<tr>
<td>12.627</td>
<td>1.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" font-weight:bold;">psram64/task_x_Z[5]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.888</td>
<td>13.888</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>psram64/task_x_Z[5]/CLK</td>
</tr>
<tr>
<td>13.688</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/task_x_Z[5]</td>
</tr>
<tr>
<td>13.636</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>psram64/task_x_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.888</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.066, 48.040%; route: 6.011, 47.605%; tC2Q: 0.550, 4.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.636</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/task_state_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/task_x_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>psram64/task_state_Z[12]/CLK</td>
</tr>
<tr>
<td>0.550</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C12[0][A]</td>
<td style=" font-weight:bold;">psram64/task_state_Z[12]/Q</td>
</tr>
<tr>
<td>2.105</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>psram64/un12_0_a2_0[3]/I0</td>
</tr>
<tr>
<td>3.378</td>
<td>1.273</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">psram64/un12_0_a2_0[3]/F</td>
</tr>
<tr>
<td>3.883</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td>psram64/task_x_4_sqmuxa_1_i_a2/I0</td>
</tr>
<tr>
<td>5.121</td>
<td>1.238</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R4C15[2][A]</td>
<td style=" background: #97FFFF;">psram64/task_x_4_sqmuxa_1_i_a2/F</td>
</tr>
<tr>
<td>5.723</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>psram64/task_x_0_sqmuxa_2/I0</td>
</tr>
<tr>
<td>6.685</td>
<td>0.962</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">psram64/task_x_0_sqmuxa_2/F</td>
</tr>
<tr>
<td>7.192</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>psram64/task_xlde_0_cZ/I0</td>
</tr>
<tr>
<td>8.511</td>
<td>1.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">psram64/task_xlde_0_cZ/F</td>
</tr>
<tr>
<td>9.496</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[1][B]</td>
<td>psram64/g0/I2</td>
</tr>
<tr>
<td>10.769</td>
<td>1.273</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C14[1][B]</td>
<td style=" background: #97FFFF;">psram64/g0/F</td>
</tr>
<tr>
<td>12.627</td>
<td>1.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" font-weight:bold;">psram64/task_x_Z[6]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.888</td>
<td>13.888</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>psram64/task_x_Z[6]/CLK</td>
</tr>
<tr>
<td>13.688</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/task_x_Z[6]</td>
</tr>
<tr>
<td>13.636</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>psram64/task_x_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.888</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.066, 48.040%; route: 6.011, 47.605%; tC2Q: 0.550, 4.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_SIO_iobuf[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/rdfifo_data_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_CLK(clock)</td>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">PSRAM_SIO_iobuf[3]/IO</td>
</tr>
<tr>
<td>8.445</td>
<td>0.945</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOB14[A]</td>
<td style=" background: #97FFFF;">PSRAM_SIO_iobuf[3]/O</td>
</tr>
<tr>
<td>9.992</td>
<td>1.547</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>psram64/PSRAM_RDFIFO_FILL_0.rdfifo_data_196_i_1_m2[3]/I0</td>
</tr>
<tr>
<td>10.743</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td style=" background: #97FFFF;">psram64/PSRAM_RDFIFO_FILL_0.rdfifo_data_196_i_1_m2[3]/F</td>
</tr>
<tr>
<td>10.749</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>psram64/rdfifo_data_199_iv_i_0[3]/I0</td>
</tr>
<tr>
<td>11.988</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">psram64/rdfifo_data_199_iv_i_0[3]/F</td>
</tr>
<tr>
<td>11.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">psram64/rdfifo_data_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.888</td>
<td>13.888</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>psram64/rdfifo_data_Z[3]/CLK</td>
</tr>
<tr>
<td>13.488</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/rdfifo_data_Z[3]</td>
</tr>
<tr>
<td>13.008</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>psram64/rdfifo_data_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.888</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.935, 24.480%; route: 1.553, 12.957%; tC2Q: 7.500, 62.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/task_state_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/task_x_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][B]</td>
<td>psram64/task_state_Z[0]/CLK</td>
</tr>
<tr>
<td>0.550</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R5C18[0][B]</td>
<td style=" font-weight:bold;">psram64/task_state_Z[0]/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>3.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>psram64/task_x_0_sqmuxa_cZ/I1</td>
</tr>
<tr>
<td>4.968</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">psram64/task_x_0_sqmuxa_cZ/F</td>
</tr>
<tr>
<td>4.974</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td>psram64/un1_state_11_5_1_cZ/I2</td>
</tr>
<tr>
<td>6.206</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">psram64/un1_state_11_5_1_cZ/F</td>
</tr>
<tr>
<td>6.708</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>psram64/un1_state_11_5_3_cZ/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R4C13[2][A]</td>
<td style=" background: #97FFFF;">psram64/un1_state_11_5_3_cZ/F</td>
</tr>
<tr>
<td>8.998</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][B]</td>
<td>psram64/g0_0/I2</td>
</tr>
<tr>
<td>9.984</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C14[2][B]</td>
<td style=" background: #97FFFF;">psram64/g0_0/F</td>
</tr>
<tr>
<td>11.175</td>
<td>1.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>psram64/task_x_lm_0[3]/I2</td>
</tr>
<tr>
<td>12.161</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">psram64/task_x_lm_0[3]/F</td>
</tr>
<tr>
<td>12.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td style=" font-weight:bold;">psram64/task_x_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.888</td>
<td>13.888</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>psram64/task_x_Z[3]/CLK</td>
</tr>
<tr>
<td>13.688</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/task_x_Z[3]</td>
</tr>
<tr>
<td>13.208</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>psram64/task_x_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.888</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.761, 47.374%; route: 5.850, 48.103%; tC2Q: 0.550, 4.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.636</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/task_state_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/task_x_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>psram64/task_state_Z[12]/CLK</td>
</tr>
<tr>
<td>0.550</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C12[0][A]</td>
<td style=" font-weight:bold;">psram64/task_state_Z[12]/Q</td>
</tr>
<tr>
<td>2.105</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>psram64/un12_0_a2_0[3]/I0</td>
</tr>
<tr>
<td>3.378</td>
<td>1.273</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">psram64/un12_0_a2_0[3]/F</td>
</tr>
<tr>
<td>3.883</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td>psram64/task_x_4_sqmuxa_1_i_a2/I0</td>
</tr>
<tr>
<td>5.121</td>
<td>1.238</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R4C15[2][A]</td>
<td style=" background: #97FFFF;">psram64/task_x_4_sqmuxa_1_i_a2/F</td>
</tr>
<tr>
<td>5.723</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>psram64/task_x_0_sqmuxa_2/I0</td>
</tr>
<tr>
<td>6.685</td>
<td>0.962</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">psram64/task_x_0_sqmuxa_2/F</td>
</tr>
<tr>
<td>7.192</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>psram64/task_xlde_0_cZ/I0</td>
</tr>
<tr>
<td>8.511</td>
<td>1.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">psram64/task_xlde_0_cZ/F</td>
</tr>
<tr>
<td>9.496</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[1][B]</td>
<td>psram64/g0/I2</td>
</tr>
<tr>
<td>10.769</td>
<td>1.273</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C14[1][B]</td>
<td style=" background: #97FFFF;">psram64/g0/F</td>
</tr>
<tr>
<td>12.574</td>
<td>1.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" font-weight:bold;">psram64/task_x_Z[4]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.888</td>
<td>13.888</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>psram64/task_x_Z[4]/CLK</td>
</tr>
<tr>
<td>13.688</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/task_x_Z[4]</td>
</tr>
<tr>
<td>13.636</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>psram64/task_x_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.888</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.066, 48.241%; route: 5.958, 47.385%; tC2Q: 0.550, 4.374%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/task_state_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/task_x_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][B]</td>
<td>psram64/task_state_Z[0]/CLK</td>
</tr>
<tr>
<td>0.550</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R5C18[0][B]</td>
<td style=" font-weight:bold;">psram64/task_state_Z[0]/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>3.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>psram64/task_x_0_sqmuxa_cZ/I1</td>
</tr>
<tr>
<td>4.968</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">psram64/task_x_0_sqmuxa_cZ/F</td>
</tr>
<tr>
<td>4.974</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td>psram64/un1_state_11_5_1_cZ/I2</td>
</tr>
<tr>
<td>6.206</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">psram64/un1_state_11_5_1_cZ/F</td>
</tr>
<tr>
<td>6.708</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>psram64/un1_state_11_5_3_cZ/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R4C13[2][A]</td>
<td style=" background: #97FFFF;">psram64/un1_state_11_5_3_cZ/F</td>
</tr>
<tr>
<td>8.998</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][B]</td>
<td>psram64/g0_0/I2</td>
</tr>
<tr>
<td>9.984</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C14[2][B]</td>
<td style=" background: #97FFFF;">psram64/g0_0/F</td>
</tr>
<tr>
<td>11.384</td>
<td>1.400</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>psram64/task_x_lm_0[5]/I2</td>
</tr>
<tr>
<td>12.136</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">psram64/task_x_lm_0[5]/F</td>
</tr>
<tr>
<td>12.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" font-weight:bold;">psram64/task_x_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.888</td>
<td>13.888</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>psram64/task_x_Z[5]/CLK</td>
</tr>
<tr>
<td>13.688</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/task_x_Z[5]</td>
</tr>
<tr>
<td>13.208</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>psram64/task_x_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.888</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.526, 45.536%; route: 6.060, 49.932%; tC2Q: 0.550, 4.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/task_state_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/task_x_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][B]</td>
<td>psram64/task_state_Z[0]/CLK</td>
</tr>
<tr>
<td>0.550</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R5C18[0][B]</td>
<td style=" font-weight:bold;">psram64/task_state_Z[0]/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>3.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>psram64/task_x_0_sqmuxa_cZ/I1</td>
</tr>
<tr>
<td>4.968</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">psram64/task_x_0_sqmuxa_cZ/F</td>
</tr>
<tr>
<td>4.974</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td>psram64/un1_state_11_5_1_cZ/I2</td>
</tr>
<tr>
<td>6.206</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">psram64/un1_state_11_5_1_cZ/F</td>
</tr>
<tr>
<td>6.708</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>psram64/un1_state_11_5_3_cZ/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R4C13[2][A]</td>
<td style=" background: #97FFFF;">psram64/un1_state_11_5_3_cZ/F</td>
</tr>
<tr>
<td>8.998</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][B]</td>
<td>psram64/g0_0/I2</td>
</tr>
<tr>
<td>9.984</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C14[2][B]</td>
<td style=" background: #97FFFF;">psram64/g0_0/F</td>
</tr>
<tr>
<td>11.384</td>
<td>1.400</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>psram64/task_x_lm_0[6]/I2</td>
</tr>
<tr>
<td>12.136</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">psram64/task_x_lm_0[6]/F</td>
</tr>
<tr>
<td>12.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" font-weight:bold;">psram64/task_x_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.888</td>
<td>13.888</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>psram64/task_x_Z[6]/CLK</td>
</tr>
<tr>
<td>13.688</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/task_x_Z[6]</td>
</tr>
<tr>
<td>13.208</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>psram64/task_x_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.888</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.526, 45.536%; route: 6.060, 49.932%; tC2Q: 0.550, 4.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.636</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/task_state_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/task_x_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>psram64/task_state_Z[12]/CLK</td>
</tr>
<tr>
<td>0.550</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C12[0][A]</td>
<td style=" font-weight:bold;">psram64/task_state_Z[12]/Q</td>
</tr>
<tr>
<td>2.105</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>psram64/un12_0_a2_0[3]/I0</td>
</tr>
<tr>
<td>3.378</td>
<td>1.273</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">psram64/un12_0_a2_0[3]/F</td>
</tr>
<tr>
<td>3.883</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td>psram64/task_x_4_sqmuxa_1_i_a2/I0</td>
</tr>
<tr>
<td>5.121</td>
<td>1.238</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R4C15[2][A]</td>
<td style=" background: #97FFFF;">psram64/task_x_4_sqmuxa_1_i_a2/F</td>
</tr>
<tr>
<td>5.723</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>psram64/task_x_0_sqmuxa_2/I0</td>
</tr>
<tr>
<td>6.685</td>
<td>0.962</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">psram64/task_x_0_sqmuxa_2/F</td>
</tr>
<tr>
<td>7.192</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>psram64/task_xlde_0_cZ/I0</td>
</tr>
<tr>
<td>8.511</td>
<td>1.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">psram64/task_xlde_0_cZ/F</td>
</tr>
<tr>
<td>9.496</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[1][B]</td>
<td>psram64/g0/I2</td>
</tr>
<tr>
<td>10.769</td>
<td>1.273</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C14[1][B]</td>
<td style=" background: #97FFFF;">psram64/g0/F</td>
</tr>
<tr>
<td>12.517</td>
<td>1.748</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[2][B]</td>
<td style=" font-weight:bold;">psram64/task_x_Z[1]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.888</td>
<td>13.888</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[2][B]</td>
<td>psram64/task_x_Z[1]/CLK</td>
</tr>
<tr>
<td>13.688</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/task_x_Z[1]</td>
</tr>
<tr>
<td>13.636</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C18[2][B]</td>
<td>psram64/task_x_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.888</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.066, 48.462%; route: 5.901, 47.144%; tC2Q: 0.550, 4.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/rdfifo/fifo_inst/Wnum_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/state_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td>psram64/rdfifo/fifo_inst/Wnum_Z[1]/CLK</td>
</tr>
<tr>
<td>0.550</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td style=" font-weight:bold;">psram64/rdfifo/fifo_inst/Wnum_Z[1]/Q</td>
</tr>
<tr>
<td>2.497</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C4[1][B]</td>
<td>psram64/un1_rdfifo_wrusedw_1_cry_1_0/I1</td>
</tr>
<tr>
<td>3.157</td>
<td>0.660</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C4[1][B]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_1_cry_1_0/COUT</td>
</tr>
<tr>
<td>3.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C4[2][A]</td>
<td>psram64/un1_rdfifo_wrusedw_1_cry_2_0/CIN</td>
</tr>
<tr>
<td>3.225</td>
<td>0.068</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C4[2][A]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_1_cry_2_0/COUT</td>
</tr>
<tr>
<td>3.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C4[2][B]</td>
<td>psram64/un1_rdfifo_wrusedw_1_cry_3_0/CIN</td>
</tr>
<tr>
<td>3.294</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C4[2][B]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_1_cry_3_0/COUT</td>
</tr>
<tr>
<td>3.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C5[0][A]</td>
<td>psram64/un1_rdfifo_wrusedw_1_cry_4_0/CIN</td>
</tr>
<tr>
<td>3.362</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C5[0][A]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_1_cry_4_0/COUT</td>
</tr>
<tr>
<td>3.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C5[0][B]</td>
<td>psram64/un1_rdfifo_wrusedw_1_cry_5_0/CIN</td>
</tr>
<tr>
<td>3.430</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C5[0][B]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_1_cry_5_0/COUT</td>
</tr>
<tr>
<td>3.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C5[1][A]</td>
<td>psram64/un1_rdfifo_wrusedw_1_cry_6_0/CIN</td>
</tr>
<tr>
<td>3.499</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C5[1][A]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_1_cry_6_0/COUT</td>
</tr>
<tr>
<td>3.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C5[1][B]</td>
<td>psram64/un1_rdfifo_wrusedw_1_cry_7_0/CIN</td>
</tr>
<tr>
<td>3.567</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C5[1][B]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_1_cry_7_0/COUT</td>
</tr>
<tr>
<td>3.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C5[2][A]</td>
<td>psram64/un1_rdfifo_wrusedw_1_cry_8_0/CIN</td>
</tr>
<tr>
<td>3.636</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C5[2][A]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_1_cry_8_0/COUT</td>
</tr>
<tr>
<td>3.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C5[2][B]</td>
<td>psram64/un1_rdfifo_wrusedw_1_cry_9_0/CIN</td>
</tr>
<tr>
<td>4.311</td>
<td>0.676</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C5[2][B]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_1_cry_9_0/SUM</td>
</tr>
<tr>
<td>4.318</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C5[3][B]</td>
<td>psram64/un1_rdfifo_wrusedw_2lto10_4_cZ/I3</td>
</tr>
<tr>
<td>5.556</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C5[3][B]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_2lto10_4_cZ/F</td>
</tr>
<tr>
<td>5.563</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C5[3][A]</td>
<td>psram64/un1_rdfifo_wrusedw_2lto10_cZ/I3</td>
</tr>
<tr>
<td>6.801</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C5[3][A]</td>
<td style=" background: #97FFFF;">psram64/un1_rdfifo_wrusedw_2lto10_cZ/F</td>
</tr>
<tr>
<td>8.353</td>
<td>1.552</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>psram64/state_ns_i_o2[3]/I0</td>
</tr>
<tr>
<td>9.340</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">psram64/state_ns_i_o2[3]/F</td>
</tr>
<tr>
<td>10.707</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>psram64/N_318_i_cZ/I0</td>
</tr>
<tr>
<td>12.025</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td style=" background: #97FFFF;">psram64/N_318_i_cZ/F</td>
</tr>
<tr>
<td>12.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td style=" font-weight:bold;">psram64/state_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.888</td>
<td>13.888</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>psram64/state_Z[3]/CLK</td>
</tr>
<tr>
<td>13.688</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/state_Z[3]</td>
</tr>
<tr>
<td>13.208</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>psram64/state_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.888</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.596, 54.853%; route: 4.879, 40.573%; tC2Q: 0.550, 4.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/task_state_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/task_x_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][B]</td>
<td>psram64/task_state_Z[0]/CLK</td>
</tr>
<tr>
<td>0.550</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R5C18[0][B]</td>
<td style=" font-weight:bold;">psram64/task_state_Z[0]/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>3.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>psram64/task_x_0_sqmuxa_cZ/I1</td>
</tr>
<tr>
<td>4.968</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">psram64/task_x_0_sqmuxa_cZ/F</td>
</tr>
<tr>
<td>4.974</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td>psram64/un1_state_11_5_1_cZ/I2</td>
</tr>
<tr>
<td>6.206</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">psram64/un1_state_11_5_1_cZ/F</td>
</tr>
<tr>
<td>6.708</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>psram64/un1_state_11_5_3_cZ/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R4C13[2][A]</td>
<td style=" background: #97FFFF;">psram64/un1_state_11_5_3_cZ/F</td>
</tr>
<tr>
<td>8.998</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][B]</td>
<td>psram64/g0_0/I2</td>
</tr>
<tr>
<td>9.984</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C14[2][B]</td>
<td style=" background: #97FFFF;">psram64/g0_0/F</td>
</tr>
<tr>
<td>10.976</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[2][B]</td>
<td>psram64/task_x_lm_0[0]/I2</td>
</tr>
<tr>
<td>11.962</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[2][B]</td>
<td style=" background: #97FFFF;">psram64/task_x_lm_0[0]/F</td>
</tr>
<tr>
<td>11.962</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[2][B]</td>
<td style=" font-weight:bold;">psram64/task_x_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.888</td>
<td>13.888</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[2][B]</td>
<td>psram64/task_x_Z[0]/CLK</td>
</tr>
<tr>
<td>13.688</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/task_x_Z[0]</td>
</tr>
<tr>
<td>13.208</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C16[2][B]</td>
<td>psram64/task_x_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.888</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.761, 48.161%; route: 5.651, 47.242%; tC2Q: 0.550, 4.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/rdfifo_wrreq_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/rdfifo/fifo_inst/Full_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>psram64/rdfifo_wrreq_Z/CLK</td>
</tr>
<tr>
<td>0.550</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R5C17[0][A]</td>
<td style=" font-weight:bold;">psram64/rdfifo_wrreq_Z/Q</td>
</tr>
<tr>
<td>2.724</td>
<td>2.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[3][B]</td>
<td>psram64/rdfifo/fifo_inst/Equal.un1_WrEn_cZ/I1</td>
</tr>
<tr>
<td>3.474</td>
<td>0.750</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C3[3][B]</td>
<td style=" background: #97FFFF;">psram64/rdfifo/fifo_inst/Equal.un1_WrEn_cZ/F</td>
</tr>
<tr>
<td>5.126</td>
<td>1.652</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C4[2][A]</td>
<td>psram64/rdfifo/fifo_inst/wbinnext_cry_0_0/CIN</td>
</tr>
<tr>
<td>5.194</td>
<td>0.068</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td style=" background: #97FFFF;">psram64/rdfifo/fifo_inst/wbinnext_cry_0_0/COUT</td>
</tr>
<tr>
<td>5.194</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[2][B]</td>
<td>psram64/rdfifo/fifo_inst/wbinnext_cry_1_0/CIN</td>
</tr>
<tr>
<td>5.263</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td style=" background: #97FFFF;">psram64/rdfifo/fifo_inst/wbinnext_cry_1_0/COUT</td>
</tr>
<tr>
<td>5.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C5[0][A]</td>
<td>psram64/rdfifo/fifo_inst/wbinnext_cry_2_0/CIN</td>
</tr>
<tr>
<td>5.331</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td style=" background: #97FFFF;">psram64/rdfifo/fifo_inst/wbinnext_cry_2_0/COUT</td>
</tr>
<tr>
<td>5.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C5[0][B]</td>
<td>psram64/rdfifo/fifo_inst/wbinnext_cry_3_0/CIN</td>
</tr>
<tr>
<td>5.399</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" background: #97FFFF;">psram64/rdfifo/fifo_inst/wbinnext_cry_3_0/COUT</td>
</tr>
<tr>
<td>5.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C5[1][A]</td>
<td>psram64/rdfifo/fifo_inst/wbinnext_cry_4_0/CIN</td>
</tr>
<tr>
<td>5.468</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" background: #97FFFF;">psram64/rdfifo/fifo_inst/wbinnext_cry_4_0/COUT</td>
</tr>
<tr>
<td>5.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C5[1][B]</td>
<td>psram64/rdfifo/fifo_inst/wbinnext_cry_5_0/CIN</td>
</tr>
<tr>
<td>5.536</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td style=" background: #97FFFF;">psram64/rdfifo/fifo_inst/wbinnext_cry_5_0/COUT</td>
</tr>
<tr>
<td>5.536</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C5[2][A]</td>
<td>psram64/rdfifo/fifo_inst/wbinnext_cry_6_0/CIN</td>
</tr>
<tr>
<td>5.605</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td style=" background: #97FFFF;">psram64/rdfifo/fifo_inst/wbinnext_cry_6_0/COUT</td>
</tr>
<tr>
<td>5.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C5[2][B]</td>
<td>psram64/rdfifo/fifo_inst/wbinnext_cry_7_0/CIN</td>
</tr>
<tr>
<td>5.673</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">psram64/rdfifo/fifo_inst/wbinnext_cry_7_0/COUT</td>
</tr>
<tr>
<td>5.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C6[0][A]</td>
<td>psram64/rdfifo/fifo_inst/wbinnext_cry_8_0/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">psram64/rdfifo/fifo_inst/wbinnext_cry_8_0/COUT</td>
</tr>
<tr>
<td>5.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C6[0][B]</td>
<td>psram64/rdfifo/fifo_inst/wbinnext_cry_9_0/CIN</td>
</tr>
<tr>
<td>5.810</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">psram64/rdfifo/fifo_inst/wbinnext_cry_9_0/COUT</td>
</tr>
<tr>
<td>5.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C6[1][A]</td>
<td>psram64/rdfifo/fifo_inst/wbinnext_s_10_0/CIN</td>
</tr>
<tr>
<td>6.443</td>
<td>0.634</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C6[1][A]</td>
<td style=" background: #97FFFF;">psram64/rdfifo/fifo_inst/wbinnext_s_10_0/SUM</td>
</tr>
<tr>
<td>6.951</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>psram64/rdfifo/fifo_inst/wfull_val_NE_i_1_N_2L1_cZ/I3</td>
</tr>
<tr>
<td>8.189</td>
<td>1.238</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">psram64/rdfifo/fifo_inst/wfull_val_NE_i_1_N_2L1_cZ/F</td>
</tr>
<tr>
<td>9.174</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[3][B]</td>
<td>psram64/rdfifo/fifo_inst/wfull_val_NE_i_1_cZ/I3</td>
</tr>
<tr>
<td>10.137</td>
<td>0.962</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C4[3][B]</td>
<td style=" background: #97FFFF;">psram64/rdfifo/fifo_inst/wfull_val_NE_i_1_cZ/F</td>
</tr>
<tr>
<td>10.639</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>psram64/rdfifo/fifo_inst/wfull_val_NE_i_cZ/I0</td>
</tr>
<tr>
<td>11.958</td>
<td>1.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" background: #97FFFF;">psram64/rdfifo/fifo_inst/wfull_val_NE_i_cZ/F</td>
</tr>
<tr>
<td>11.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">psram64/rdfifo/fifo_inst/Full_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.888</td>
<td>13.888</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>psram64/rdfifo/fifo_inst/Full_Z/CLK</td>
</tr>
<tr>
<td>13.688</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/rdfifo/fifo_inst/Full_Z</td>
</tr>
<tr>
<td>13.208</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>psram64/rdfifo/fifo_inst/Full_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.888</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.587, 46.723%; route: 5.821, 48.677%; tC2Q: 0.550, 4.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/task_state_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/psram_sio_out_ret</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>psram64/task_state_Z[12]/CLK</td>
</tr>
<tr>
<td>0.550</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C12[0][A]</td>
<td style=" font-weight:bold;">psram64/task_state_Z[12]/Q</td>
</tr>
<tr>
<td>2.105</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>psram64/un12_0_a2_0[3]/I0</td>
</tr>
<tr>
<td>3.378</td>
<td>1.273</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">psram64/un12_0_a2_0[3]/F</td>
</tr>
<tr>
<td>3.883</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>psram64/psram_sio_out_2_sqmuxa_2_0/I0</td>
</tr>
<tr>
<td>5.121</td>
<td>1.238</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R4C15[0][B]</td>
<td style=" background: #97FFFF;">psram64/psram_sio_out_2_sqmuxa_2_0/F</td>
</tr>
<tr>
<td>6.675</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>psram64/psram_sio_out_cnst_0_o4[0]/I0</td>
</tr>
<tr>
<td>7.994</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C14[0][A]</td>
<td style=" background: #97FFFF;">psram64/psram_sio_out_cnst_0_o4[0]/F</td>
</tr>
<tr>
<td>8.964</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][B]</td>
<td>psram64/psram_sio_out_cnst_m_cZ[0]/I0</td>
</tr>
<tr>
<td>10.203</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][B]</td>
<td style=" background: #97FFFF;">psram64/psram_sio_out_cnst_m_cZ[0]/F</td>
</tr>
<tr>
<td>11.168</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>psram64/psram_sio_out_25_iv_3_cZ[0]/I3</td>
</tr>
<tr>
<td>11.919</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">psram64/psram_sio_out_25_iv_3_cZ[0]/F</td>
</tr>
<tr>
<td>11.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" font-weight:bold;">psram64/psram_sio_out_ret/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.888</td>
<td>13.888</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>psram64/psram_sio_out_ret/CLK</td>
</tr>
<tr>
<td>13.688</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/psram_sio_out_ret</td>
</tr>
<tr>
<td>13.208</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>psram64/psram_sio_out_ret</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.888</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.820, 48.829%; route: 5.549, 46.556%; tC2Q: 0.550, 4.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.900</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/psram_cs_n</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_CEn_obuf</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td>psram64/psram_cs_n/CLK</td>
</tr>
<tr>
<td>0.400</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C14[2][A]</td>
<td style=" font-weight:bold;">psram64/psram_cs_n/Q</td>
</tr>
<tr>
<td>1.427</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>PSRAM_CEn_obuf/I</td>
</tr>
<tr>
<td>2.070</td>
<td>0.644</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td style=" font-weight:bold;">PSRAM_CEn_obuf/O</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_CLK(clock)</td>
</tr>
<tr>
<td>0.400</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_CEn_obuf</td>
</tr>
<tr>
<td>1.900</td>
<td>1.500</td>
<td>tOut</td>
<td></td>
<td></td>
<td>IOB11[A]</td>
<td>PSRAM_CEn_obuf</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.644, 31.094%; route: 1.027, 49.587%; tC2Q: 0.400, 19.319%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/rdfifo/fifo_inst/rbin_num_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/rdfifo/fifo_inst/mem_mem_0_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>psram64/rdfifo/fifo_inst/rbin_num_Z[5]/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C2[1][A]</td>
<td style=" font-weight:bold;">psram64/rdfifo/fifo_inst/rbin_num_Z[5]/Q</td>
</tr>
<tr>
<td>1.496</td>
<td>0.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">psram64/rdfifo/fifo_inst/mem_mem_0_1/ADB9</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>psram64/rdfifo/fifo_inst/mem_mem_0_1/CLKB</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/rdfifo/fifo_inst/mem_mem_0_1</td>
</tr>
<tr>
<td>0.980</td>
<td>0.169</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>psram64/rdfifo/fifo_inst/mem_mem_0_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.286, 41.649%; tC2Q: 0.400, 58.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/rdfifo/fifo_inst/rbin_num_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/rdfifo/fifo_inst/mem_mem_0_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>psram64/rdfifo/fifo_inst/rbin_num_Z[2]/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C2[2][B]</td>
<td style=" font-weight:bold;">psram64/rdfifo/fifo_inst/rbin_num_Z[2]/Q</td>
</tr>
<tr>
<td>1.530</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">psram64/rdfifo/fifo_inst/mem_mem_0_1/ADB6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>psram64/rdfifo/fifo_inst/mem_mem_0_1/CLKB</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/rdfifo/fifo_inst/mem_mem_0_1</td>
</tr>
<tr>
<td>0.980</td>
<td>0.169</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>psram64/rdfifo/fifo_inst/mem_mem_0_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.319, 44.393%; tC2Q: 0.400, 55.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.077</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/rdfifo/fifo_inst/Equal.wbin_Z[5]_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/rdfifo/fifo_inst/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td>psram64/rdfifo/fifo_inst/Equal.wbin_Z[5]_Z/CLK</td>
</tr>
<tr>
<td>0.400</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C5[0][B]</td>
<td style=" font-weight:bold;">psram64/rdfifo/fifo_inst/Equal.wbin_Z[5]_Z/Q</td>
</tr>
<tr>
<td>0.689</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">psram64/rdfifo/fifo_inst/mem_mem_0_0/ADA9</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>psram64/rdfifo/fifo_inst/mem_mem_0_0/CLKA</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/rdfifo/fifo_inst/mem_mem_0_0</td>
</tr>
<tr>
<td>0.077</td>
<td>0.077</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>psram64/rdfifo/fifo_inst/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.289, 41.984%; tC2Q: 0.400, 58.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/rdfifo/fifo_inst/Equal.wq1_rptr_Z[1]_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/rdfifo/fifo_inst/Equal.wq2_rptr_Z[1]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][B]</td>
<td>psram64/rdfifo/fifo_inst/Equal.wq1_rptr_Z[1]_Z/CLK</td>
</tr>
<tr>
<td>0.400</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][B]</td>
<td style=" font-weight:bold;">psram64/rdfifo/fifo_inst/Equal.wq1_rptr_Z[1]_Z/Q</td>
</tr>
<tr>
<td>0.684</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">psram64/rdfifo/fifo_inst/Equal.wq2_rptr_Z[1]_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>psram64/rdfifo/fifo_inst/Equal.wq2_rptr_Z[1]_Z/CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/rdfifo/fifo_inst/Equal.wq2_rptr_Z[1]_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>psram64/rdfifo/fifo_inst/Equal.wq2_rptr_Z[1]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.284, 41.492%; tC2Q: 0.400, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/rdfifo/fifo_inst/Equal.wq1_rptr_Z[10]_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/rdfifo/fifo_inst/Equal.wq2_rptr_Z[10]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>psram64/rdfifo/fifo_inst/Equal.wq1_rptr_Z[10]_Z/CLK</td>
</tr>
<tr>
<td>0.400</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">psram64/rdfifo/fifo_inst/Equal.wq1_rptr_Z[10]_Z/Q</td>
</tr>
<tr>
<td>0.684</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td style=" font-weight:bold;">psram64/rdfifo/fifo_inst/Equal.wq2_rptr_Z[10]_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>psram64/rdfifo/fifo_inst/Equal.wq2_rptr_Z[10]_Z/CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/rdfifo/fifo_inst/Equal.wq2_rptr_Z[10]_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>psram64/rdfifo/fifo_inst/Equal.wq2_rptr_Z[10]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.284, 41.492%; tC2Q: 0.400, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/rdfifo/fifo_inst/Equal.wq1_rptr_Z[9]_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/rdfifo/fifo_inst/Equal.wq2_rptr_Z[9]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td>psram64/rdfifo/fifo_inst/Equal.wq1_rptr_Z[9]_Z/CLK</td>
</tr>
<tr>
<td>0.400</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td style=" font-weight:bold;">psram64/rdfifo/fifo_inst/Equal.wq1_rptr_Z[9]_Z/Q</td>
</tr>
<tr>
<td>0.684</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" font-weight:bold;">psram64/rdfifo/fifo_inst/Equal.wq2_rptr_Z[9]_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>psram64/rdfifo/fifo_inst/Equal.wq2_rptr_Z[9]_Z/CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/rdfifo/fifo_inst/Equal.wq2_rptr_Z[9]_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>psram64/rdfifo/fifo_inst/Equal.wq2_rptr_Z[9]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.284, 41.492%; tC2Q: 0.400, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/rdfifo/fifo_inst/Equal.rq1_wptr_Z[10]_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/rdfifo/fifo_inst/Equal.rq2_wptr_Z[10]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>psram64/rdfifo/fifo_inst/Equal.rq1_wptr_Z[10]_Z/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" font-weight:bold;">psram64/rdfifo/fifo_inst/Equal.rq1_wptr_Z[10]_Z/Q</td>
</tr>
<tr>
<td>1.494</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" font-weight:bold;">psram64/rdfifo/fifo_inst/Equal.rq2_wptr_Z[10]_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td>psram64/rdfifo/fifo_inst/Equal.rq2_wptr_Z[10]_Z/CLK</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/rdfifo/fifo_inst/Equal.rq2_wptr_Z[10]_Z</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C6[0][B]</td>
<td>psram64/rdfifo/fifo_inst/Equal.rq2_wptr_Z[10]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.284, 41.492%; tC2Q: 0.400, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/rdfifo/fifo_inst/Equal.wq1_rptr_Z[7]_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/rdfifo/fifo_inst/Equal.wq2_rptr_fast_Z[7]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>psram64/rdfifo/fifo_inst/Equal.wq1_rptr_Z[7]_Z/CLK</td>
</tr>
<tr>
<td>0.400</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">psram64/rdfifo/fifo_inst/Equal.wq1_rptr_Z[7]_Z/Q</td>
</tr>
<tr>
<td>0.685</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" font-weight:bold;">psram64/rdfifo/fifo_inst/Equal.wq2_rptr_fast_Z[7]_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>psram64/rdfifo/fifo_inst/Equal.wq2_rptr_fast_Z[7]_Z/CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/rdfifo/fifo_inst/Equal.wq2_rptr_fast_Z[7]_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>psram64/rdfifo/fifo_inst/Equal.wq2_rptr_fast_Z[7]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.285, 41.613%; tC2Q: 0.400, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/rdfifo/fifo_inst/rbin_num_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/rdfifo/fifo_inst/mem_mem_0_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>psram64/rdfifo/fifo_inst/rbin_num_Z[8]/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C3[2][A]</td>
<td style=" font-weight:bold;">psram64/rdfifo/fifo_inst/rbin_num_Z[8]/Q</td>
</tr>
<tr>
<td>1.812</td>
<td>0.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">psram64/rdfifo/fifo_inst/mem_mem_0_1/ADB12</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>psram64/rdfifo/fifo_inst/mem_mem_0_1/CLKB</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/rdfifo/fifo_inst/mem_mem_0_1</td>
</tr>
<tr>
<td>0.980</td>
<td>0.169</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>psram64/rdfifo/fifo_inst/mem_mem_0_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.602, 60.063%; tC2Q: 0.400, 39.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/rdfifo/fifo_inst/rbin_num_Z[9]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/rdfifo/fifo_inst/mem_mem_0_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td>psram64/rdfifo/fifo_inst/rbin_num_Z[9]/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C3[1][B]</td>
<td style=" font-weight:bold;">psram64/rdfifo/fifo_inst/rbin_num_Z[9]/Q</td>
</tr>
<tr>
<td>1.814</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">psram64/rdfifo/fifo_inst/mem_mem_0_1/ADB13</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>psram64/rdfifo/fifo_inst/mem_mem_0_1/CLKB</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/rdfifo/fifo_inst/mem_mem_0_1</td>
</tr>
<tr>
<td>0.980</td>
<td>0.169</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>psram64/rdfifo/fifo_inst/mem_mem_0_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 60.120%; tC2Q: 0.400, 39.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/rdfifo_data_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/rdfifo_data_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>psram64/rdfifo_data_Z[4]/CLK</td>
</tr>
<tr>
<td>0.400</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">psram64/rdfifo_data_Z[4]/Q</td>
</tr>
<tr>
<td>0.403</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>psram64/rdfifo_data_199_iv_i_0[4]/I0</td>
</tr>
<tr>
<td>0.849</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">psram64/rdfifo_data_199_iv_i_0[4]/F</td>
</tr>
<tr>
<td>0.849</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">psram64/rdfifo_data_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>psram64/rdfifo_data_Z[4]/CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/rdfifo_data_Z[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>psram64/rdfifo_data_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 52.565%; route: 0.003, 0.334%; tC2Q: 0.400, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/rdfifo_data_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/rdfifo_data_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>psram64/rdfifo_data_Z[6]/CLK</td>
</tr>
<tr>
<td>0.400</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">psram64/rdfifo_data_Z[6]/Q</td>
</tr>
<tr>
<td>0.403</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>psram64/rdfifo_data_199_iv_i_0[6]/I0</td>
</tr>
<tr>
<td>0.849</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">psram64/rdfifo_data_199_iv_i_0[6]/F</td>
</tr>
<tr>
<td>0.849</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">psram64/rdfifo_data_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>psram64/rdfifo_data_Z[6]/CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/rdfifo_data_Z[6]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>psram64/rdfifo_data_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 52.565%; route: 0.003, 0.334%; tC2Q: 0.400, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/rdfifo_data_Z[10]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/rdfifo_data_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>psram64/rdfifo_data_Z[10]/CLK</td>
</tr>
<tr>
<td>0.400</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">psram64/rdfifo_data_Z[10]/Q</td>
</tr>
<tr>
<td>0.403</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>psram64/rdfifo_data_199_iv_i_0[10]/I0</td>
</tr>
<tr>
<td>0.849</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" background: #97FFFF;">psram64/rdfifo_data_199_iv_i_0[10]/F</td>
</tr>
<tr>
<td>0.849</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">psram64/rdfifo_data_Z[10]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>psram64/rdfifo_data_Z[10]/CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/rdfifo_data_Z[10]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>psram64/rdfifo_data_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 52.565%; route: 0.003, 0.334%; tC2Q: 0.400, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/rdfifo_data_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/rdfifo_data_Z[12]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>psram64/rdfifo_data_Z[12]/CLK</td>
</tr>
<tr>
<td>0.400</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">psram64/rdfifo_data_Z[12]/Q</td>
</tr>
<tr>
<td>0.403</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>psram64/rdfifo_data_199_iv_i_0[12]/I0</td>
</tr>
<tr>
<td>0.849</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">psram64/rdfifo_data_199_iv_i_0[12]/F</td>
</tr>
<tr>
<td>0.849</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">psram64/rdfifo_data_Z[12]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>psram64/rdfifo_data_Z[12]/CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/rdfifo_data_Z[12]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>psram64/rdfifo_data_Z[12]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 52.565%; route: 0.003, 0.334%; tC2Q: 0.400, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/cur_pos_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/cur_pos_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>psram64/cur_pos_Z[0]/CLK</td>
</tr>
<tr>
<td>0.400</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C10[0][A]</td>
<td style=" font-weight:bold;">psram64/cur_pos_Z[0]/Q</td>
</tr>
<tr>
<td>0.404</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>psram64/cur_pos_3_cZ[0]/I1</td>
</tr>
<tr>
<td>0.851</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td style=" background: #97FFFF;">psram64/cur_pos_3_cZ[0]/F</td>
</tr>
<tr>
<td>0.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td style=" font-weight:bold;">psram64/cur_pos_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>psram64/cur_pos_Z[0]/CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/cur_pos_Z[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>psram64/cur_pos_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 52.478%; route: 0.004, 0.500%; tC2Q: 0.400, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/task_state_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/task_state_Z[12]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>psram64/task_state_Z[12]/CLK</td>
</tr>
<tr>
<td>0.400</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C12[0][A]</td>
<td style=" font-weight:bold;">psram64/task_state_Z[12]/Q</td>
</tr>
<tr>
<td>0.404</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>psram64/task_state_ns_0[12]/I3</td>
</tr>
<tr>
<td>0.851</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td style=" background: #97FFFF;">psram64/task_state_ns_0[12]/F</td>
</tr>
<tr>
<td>0.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td style=" font-weight:bold;">psram64/task_state_Z[12]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>psram64/task_state_Z[12]/CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/task_state_Z[12]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>psram64/task_state_Z[12]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 52.478%; route: 0.004, 0.500%; tC2Q: 0.400, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/cur_pos_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/cur_pos_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td>psram64/cur_pos_Z[3]/CLK</td>
</tr>
<tr>
<td>0.400</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R2C8[0][A]</td>
<td style=" font-weight:bold;">psram64/cur_pos_Z[3]/Q</td>
</tr>
<tr>
<td>0.406</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td>psram64/cur_pos_3_cZ[3]/I2</td>
</tr>
<tr>
<td>0.852</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td style=" background: #97FFFF;">psram64/cur_pos_3_cZ[3]/F</td>
</tr>
<tr>
<td>0.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td style=" font-weight:bold;">psram64/cur_pos_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td>psram64/cur_pos_Z[3]/CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/cur_pos_Z[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C8[0][A]</td>
<td>psram64/cur_pos_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 52.390%; route: 0.006, 0.665%; tC2Q: 0.400, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/cur_pos_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/cur_pos_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>psram64/cur_pos_Z[4]/CLK</td>
</tr>
<tr>
<td>0.400</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R2C7[1][A]</td>
<td style=" font-weight:bold;">psram64/cur_pos_Z[4]/Q</td>
</tr>
<tr>
<td>0.406</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>psram64/cur_pos_3_cZ[4]/I1</td>
</tr>
<tr>
<td>0.852</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td style=" background: #97FFFF;">psram64/cur_pos_3_cZ[4]/F</td>
</tr>
<tr>
<td>0.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td style=" font-weight:bold;">psram64/cur_pos_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>psram64/cur_pos_Z[4]/CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/cur_pos_Z[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>psram64/cur_pos_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 52.390%; route: 0.006, 0.665%; tC2Q: 0.400, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/cur_pos_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/cur_pos_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td>psram64/cur_pos_Z[1]/CLK</td>
</tr>
<tr>
<td>0.400</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R2C8[1][A]</td>
<td style=" font-weight:bold;">psram64/cur_pos_Z[1]/Q</td>
</tr>
<tr>
<td>0.406</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td>psram64/cur_pos_3_cZ[1]/I2</td>
</tr>
<tr>
<td>0.852</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td style=" background: #97FFFF;">psram64/cur_pos_3_cZ[1]/F</td>
</tr>
<tr>
<td>0.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td style=" font-weight:bold;">psram64/cur_pos_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td>psram64/cur_pos_Z[1]/CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/cur_pos_Z[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C8[1][A]</td>
<td>psram64/cur_pos_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 52.390%; route: 0.006, 0.665%; tC2Q: 0.400, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/cur_pos_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/cur_pos_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>psram64/cur_pos_Z[7]/CLK</td>
</tr>
<tr>
<td>0.400</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R2C7[0][A]</td>
<td style=" font-weight:bold;">psram64/cur_pos_Z[7]/Q</td>
</tr>
<tr>
<td>0.407</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>psram64/cur_pos_3_cZ[7]/I1</td>
</tr>
<tr>
<td>0.853</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td style=" background: #97FFFF;">psram64/cur_pos_3_cZ[7]/F</td>
</tr>
<tr>
<td>0.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td style=" font-weight:bold;">psram64/cur_pos_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>psram64/cur_pos_Z[7]/CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/cur_pos_Z[7]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>psram64/cur_pos_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 52.303%; route: 0.007, 0.830%; tC2Q: 0.400, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/task_state_Z[17]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/task_state_Z[17]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>psram64/task_state_Z[17]/CLK</td>
</tr>
<tr>
<td>0.400</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">psram64/task_state_Z[17]/Q</td>
</tr>
<tr>
<td>0.407</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>psram64/task_state_ns_0[17]/I3</td>
</tr>
<tr>
<td>0.853</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" background: #97FFFF;">psram64/task_state_ns_0[17]/F</td>
</tr>
<tr>
<td>0.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">psram64/task_state_Z[17]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>psram64/task_state_Z[17]/CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/task_state_Z[17]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>psram64/task_state_Z[17]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 52.303%; route: 0.007, 0.830%; tC2Q: 0.400, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/task_state_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/task_state_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>psram64/task_state_Z[5]/CLK</td>
</tr>
<tr>
<td>0.400</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">psram64/task_state_Z[5]/Q</td>
</tr>
<tr>
<td>0.407</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>psram64/N_496_i_cZ/I3</td>
</tr>
<tr>
<td>0.853</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" background: #97FFFF;">psram64/N_496_i_cZ/F</td>
</tr>
<tr>
<td>0.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">psram64/task_state_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>psram64/task_state_Z[5]/CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/task_state_Z[5]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>psram64/task_state_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 52.303%; route: 0.007, 0.830%; tC2Q: 0.400, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/task_state_Z[14]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/task_state_Z[14]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>psram64/task_state_Z[14]/CLK</td>
</tr>
<tr>
<td>0.400</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R2C12[0][A]</td>
<td style=" font-weight:bold;">psram64/task_state_Z[14]/Q</td>
</tr>
<tr>
<td>0.407</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>psram64/task_state_ns_0[14]/I3</td>
</tr>
<tr>
<td>0.853</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">psram64/task_state_ns_0[14]/F</td>
</tr>
<tr>
<td>0.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" font-weight:bold;">psram64/task_state_Z[14]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>psram64/task_state_Z[14]/CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/task_state_Z[14]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>psram64/task_state_Z[14]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 52.303%; route: 0.007, 0.830%; tC2Q: 0.400, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram64/task_state_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram64/task_state_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK_100M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>psram64/task_state_Z[7]/CLK</td>
</tr>
<tr>
<td>0.400</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R4C17[0][A]</td>
<td style=" font-weight:bold;">psram64/task_state_Z[7]/Q</td>
</tr>
<tr>
<td>0.407</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>psram64/task_state_ns_0[7]/I1</td>
</tr>
<tr>
<td>0.853</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td style=" background: #97FFFF;">psram64/task_state_ns_0[7]/F</td>
</tr>
<tr>
<td>0.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td style=" font-weight:bold;">psram64/task_state_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>psram64/task_state_Z[7]/CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram64/task_state_Z[7]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>psram64/task_state_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 52.303%; route: 0.007, 0.830%; tC2Q: 0.400, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.444</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.944</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SYS_CLK_100M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram64/rdfifo_wrreq_fast_Z</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>psram64/rdfifo_wrreq_fast_Z/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>psram64/rdfifo_wrreq_fast_Z/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.444</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.944</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SYS_CLK_100M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram64/PSRAM_CMD_DIR_i</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>psram64/PSRAM_CMD_DIR_i/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>psram64/PSRAM_CMD_DIR_i/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.444</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.944</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SYS_CLK_100M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram64/cnt_Z[13]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>psram64/cnt_Z[13]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>psram64/cnt_Z[13]/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.444</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.944</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SYS_CLK_100M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram64/cnt_Z[9]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>psram64/cnt_Z[9]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>psram64/cnt_Z[9]/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.444</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.944</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SYS_CLK_100M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram64/cnt_Z[1]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>psram64/cnt_Z[1]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>psram64/cnt_Z[1]/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.444</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.944</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SYS_CLK_100M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram64/psram_sio_out_ret_7</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>psram64/psram_sio_out_ret_7/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>psram64/psram_sio_out_ret_7/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.444</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.944</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SYS_CLK_100M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram64/task_state_Z[15]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>psram64/task_state_Z[15]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>psram64/task_state_Z[15]/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.444</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.944</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SYS_CLK_100M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram64/rdfifo/fifo_inst/Equal.wbin_Z[10]_Z</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>psram64/rdfifo/fifo_inst/Equal.wbin_Z[10]_Z/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>psram64/rdfifo/fifo_inst/Equal.wbin_Z[10]_Z/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.444</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.944</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SYS_CLK_100M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram64/rdfifo/fifo_inst/Equal.wbin_Z[9]_Z</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>psram64/rdfifo/fifo_inst/Equal.wbin_Z[9]_Z/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>psram64/rdfifo/fifo_inst/Equal.wbin_Z[9]_Z/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.444</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.944</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SYS_CLK_100M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram64/task_state_Z[16]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>psram64/task_state_Z[16]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SYS_CLK_100M(clock)</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>psram64/task_state_Z[16]/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>177</td>
<td>SYS_CLK_100M</td>
<td>0.419</td>
<td>2.361</td>
</tr>
<tr>
<td>66</td>
<td>SYS_CLK_25M</td>
<td>43.475</td>
<td>2.361</td>
</tr>
<tr>
<td>55</td>
<td>state[2]</td>
<td>1.505</td>
<td>2.622</td>
</tr>
<tr>
<td>39</td>
<td>cur_line[1]</td>
<td>2.485</td>
<td>2.751</td>
</tr>
<tr>
<td>35</td>
<td>cur_line[2]</td>
<td>0.765</td>
<td>2.359</td>
</tr>
<tr>
<td>34</td>
<td>task_state[10]</td>
<td>0.841</td>
<td>2.953</td>
</tr>
<tr>
<td>31</td>
<td>cur_line[4]</td>
<td>1.048</td>
<td>2.225</td>
</tr>
<tr>
<td>30</td>
<td>cur_line[5]</td>
<td>4.670</td>
<td>2.175</td>
</tr>
<tr>
<td>28</td>
<td>cur_line[3]</td>
<td>1.093</td>
<td>2.179</td>
</tr>
<tr>
<td>27</td>
<td>task_state[0]</td>
<td>0.419</td>
<td>3.352</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R5C8</td>
<td>0.639</td>
</tr>
<tr>
<td>R7C4</td>
<td>0.597</td>
</tr>
<tr>
<td>R5C9</td>
<td>0.569</td>
</tr>
<tr>
<td>R3C14</td>
<td>0.556</td>
</tr>
<tr>
<td>R5C5</td>
<td>0.556</td>
</tr>
<tr>
<td>R7C5</td>
<td>0.542</td>
</tr>
<tr>
<td>R5C16</td>
<td>0.514</td>
</tr>
<tr>
<td>R3C19</td>
<td>0.500</td>
</tr>
<tr>
<td>R3C17</td>
<td>0.458</td>
</tr>
<tr>
<td>R3C18</td>
<td>0.458</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name SYS_CLK -period 41.666 -waveform {0 20.833} [get_ports {SYS_CLK}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name PSRAM_CLK -period 13.888 -waveform {0 6.944} [get_ports {PSRAM_CLK}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name SYS_CLK_100M -period 13.888 -waveform {0 6.944} [get_nets {SYS_CLK_100M}]</td>
</tr>
<tr>
<td>TC_INPUT_DELAY</td>
<td>Actived</td>
<td>set_input_delay -clock PSRAM_CLK 7.5 -max -add_delay [get_ports {PSRAM_SIO[0]}]</td>
</tr>
<tr>
<td>TC_INPUT_DELAY</td>
<td>Actived</td>
<td>set_input_delay -clock PSRAM_CLK 2.5 -min -add_delay [get_ports {PSRAM_SIO[0]}]</td>
</tr>
<tr>
<td>TC_INPUT_DELAY</td>
<td>Actived</td>
<td>set_input_delay -clock PSRAM_CLK 7.5 -max -add_delay [get_ports {PSRAM_SIO[1]}]</td>
</tr>
<tr>
<td>TC_INPUT_DELAY</td>
<td>Actived</td>
<td>set_input_delay -clock PSRAM_CLK 2.5 -min -add_delay [get_ports {PSRAM_SIO[1]}]</td>
</tr>
<tr>
<td>TC_INPUT_DELAY</td>
<td>Actived</td>
<td>set_input_delay -clock PSRAM_CLK 7.5 -max -add_delay [get_ports {PSRAM_SIO[2]}]</td>
</tr>
<tr>
<td>TC_INPUT_DELAY</td>
<td>Actived</td>
<td>set_input_delay -clock PSRAM_CLK 2.5 -min -add_delay [get_ports {PSRAM_SIO[2]}]</td>
</tr>
<tr>
<td>TC_INPUT_DELAY</td>
<td>Actived</td>
<td>set_input_delay -clock PSRAM_CLK 7.5 -max -add_delay [get_ports {PSRAM_SIO[3]}]</td>
</tr>
<tr>
<td>TC_INPUT_DELAY</td>
<td>Actived</td>
<td>set_input_delay -clock PSRAM_CLK 2.5 -min -add_delay [get_ports {PSRAM_SIO[3]}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Actived</td>
<td>set_output_delay -clock PSRAM_CLK 4 -max -add_delay [get_ports {PSRAM_CEn}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Actived</td>
<td>set_output_delay -clock PSRAM_CLK -1.5 -min -add_delay [get_ports {PSRAM_CEn}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Actived</td>
<td>set_output_delay -clock PSRAM_CLK 4 -max -add_delay [get_ports {PSRAM_SIO[0]}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Actived</td>
<td>set_output_delay -clock PSRAM_CLK -1.5 -min -add_delay [get_ports {PSRAM_SIO[0]}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Actived</td>
<td>set_output_delay -clock PSRAM_CLK 4 -max -add_delay [get_ports {PSRAM_SIO[1]}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Actived</td>
<td>set_output_delay -clock PSRAM_CLK -1.5 -min -add_delay [get_ports {PSRAM_SIO[1]}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Actived</td>
<td>set_output_delay -clock PSRAM_CLK 4 -max -add_delay [get_ports {PSRAM_SIO[2]}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Actived</td>
<td>set_output_delay -clock PSRAM_CLK -1.5 -min -add_delay [get_ports {PSRAM_SIO[2]}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Actived</td>
<td>set_output_delay -clock PSRAM_CLK 4 -max -add_delay [get_ports {PSRAM_SIO[3]}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Actived</td>
<td>set_output_delay -clock PSRAM_CLK -1.5 -min -add_delay [get_ports {PSRAM_SIO[3]}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
