5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd generate5.3.vcd -o generate5.3.cdd -v generate5.3.v
3 0 $root $root NA 0 0
3 0 main main generate5.3.v 1 29
2 1 16 c000c 0 1 400 0 0 a
2 2 16 100013 1 0 20008 0 0 1 4 1001
2 3 16 c0013 1 37 100a 2 1
2 4 17 d000e 1 0 20008 0 0 32 64 f055 f055 f055 f055 f055 f055 f055 f055
2 5 17 d000e 1 0 20008 0 0 32 64 a544 f00 f00 f00 f00 f00 f00 f00
2 6 17 c000e 2 2c 2000a 5 4 32 2 aa aa aa aa aa aa aa aa
2 7 18 c000c 0 1 400 0 0 a
2 8 18 100013 1 0 20004 0 0 1 4 100
2 9 18 c0013 1 37 6 8 7
1 init 0 0 80000 32 1 1 0 0 0 0 0 0 0
1 a 0 5 830004 1 1 1002
4 9 0 0
4 6 9 0
4 3 6 6
