RISCV Z6.4+po+fence.rw.rw+fence.rw.rw
"PodWW Wse Fence.rw.rwdWR Fre Fence.rw.rwdWR Fre"
Cycle=Fre PodWW Wse Fence.rw.rwdWR Fre Fence.rw.rwdWR
Relax=
Safe=Fre Wse PodWW Fence.rw.rwdWR
Generator=diy7 (version 7.55)
Prefetch=0:x=F,0:y=W,1:y=F,1:z=T,2:z=F,2:x=T
Com=Ws Fr Fr
Orig=PodWW Wse Fence.rw.rwdWR Fre Fence.rw.rwdWR Fre
{
uint64_t z; uint64_t y; uint64_t x; uint64_t 2:x7; uint64_t 1:x7;

0:x5=1; 0:x6=x; 0:x7=y;
1:x5=2; 1:x6=y; 1:x8=z;
2:x5=1; 2:x6=z; 2:x8=x;
}
 P0          | P1          | P2          ;
 sd x5,0(x6) | sd x5,0(x6) | sd x5,0(x6) ;
 sd x5,0(x7) | fence rw,rw | fence rw,rw ;
             | ld x7,0(x8) | ld x7,0(x8) ;
exists (y=2 /\ 1:x7=0 /\ 2:x7=0)
