#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Oct  2 11:10:58 2022
# Process ID: 11004
# Current directory: D:/VivadoProj/RISC-V-CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2900 D:\VivadoProj\RISC-V-CPU\RISC-V-CPU.xpr
# Log file: D:/VivadoProj/RISC-V-CPU/vivado.log
# Journal file: D:/VivadoProj/RISC-V-CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/iram.mem D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/miriscv_defines.vh}
WARNING: [filemgmt 56-12] File 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/miriscv_defines.vh' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_RISCV.v D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_RISCV_tb.v D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v}
WARNING: [filemgmt 56-12] File 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_RISCV.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_RISCV_tb.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
set_property top CPU [current_fileset]
update_compile_order -fileset sources_1
set_property top RF [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: RF
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 953.430 ; gain = 113.098
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RF' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RF' (1#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1008.871 ; gain = 168.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1008.871 ; gain = 168.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1008.871 ; gain = 168.539
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1343.563 ; gain = 503.230
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1343.563 ; gain = 503.230
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1348.215 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RF' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RF' (1#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1387.168 ; gain = 38.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1387.168 ; gain = 38.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1387.168 ; gain = 38.953
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1387.168 ; gain = 38.953
update_files -from_files D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_tb.v -to_files D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_RISCV_tb.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_RISCV_tb.v' with file 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_tb.v'.
INFO: [filemgmt 20-1080] Importing file from 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_tb.v' to 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_tb.v'.
update_files -from_files D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v -to_files D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_RISCV.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_RISCV.v' with file 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v'.
INFO: [filemgmt 20-1080] Importing file from 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v' to 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v'.
set_property top CPU [current_fileset]
update_compile_order -fileset sources_1
close_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top CPU [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: CPU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1387.168 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAM' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:3]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'iram'; please make sure the file is added to project and has read permission, ignoring [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:18]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (1#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:3]
INFO: [Synth 8-6157] synthesizing module 'RF' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RF' (2#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'wd3_i' does not match port width (32) of module 'RF' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:39]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (3#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:56]
WARNING: [Synth 8-3848] Net OUT in module/entity CPU does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (4#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:3]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[31]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[30]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[29]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[28]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[27]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[26]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[25]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[24]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[23]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[22]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[21]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[20]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[19]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[18]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[17]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[16]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[15]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[14]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[13]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[12]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[11]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[10]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[9]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[8]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[7]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[6]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[5]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[4]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[3]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[2]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[1]
WARNING: [Synth 8-3331] design CPU has unconnected port OUT[0]
WARNING: [Synth 8-3331] design CPU has unconnected port rst_i
WARNING: [Synth 8-3331] design CPU has unconnected port IN[31]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[30]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[29]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[28]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[27]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[26]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[25]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[24]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[23]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[22]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[21]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[20]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[19]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[18]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[17]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[16]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[15]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[14]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[13]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[12]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[11]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[10]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[9]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[8]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[7]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[6]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[5]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[4]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[3]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[2]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1387.168 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1387.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1387.168 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1387.168 ; gain = 0.000
12 Infos, 130 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1388.375 ; gain = 1.207
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAM' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:3]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'iram'; please make sure the file is added to project and has read permission, ignoring [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:18]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (1#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:3]
INFO: [Synth 8-6157] synthesizing module 'RF' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RF' (2#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'wd3_i' does not match port width (32) of module 'RF' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:39]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (3#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:56]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (4#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:3]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[31]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[30]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[29]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[28]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[27]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[26]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[25]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[24]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[23]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[22]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[21]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[20]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[19]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[18]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[17]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[16]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[15]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[14]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[13]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[12]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[11]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[10]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[9]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[8]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[7]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[6]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[5]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[4]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[3]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[2]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1430.020 ; gain = 42.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1430.020 ; gain = 42.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1430.020 ; gain = 42.852
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1430.020 ; gain = 42.852
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1430.020 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAM' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:3]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'iram'; please make sure the file is added to project and has read permission, ignoring [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:18]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (1#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:3]
INFO: [Synth 8-6157] synthesizing module 'RF' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RF' (2#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'wd3_i' does not match port width (32) of module 'RF' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:39]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (3#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:56]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (4#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:3]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[31]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[30]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[29]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[28]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[27]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[26]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[25]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[24]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[23]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[22]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[21]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[20]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[19]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[18]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[17]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[16]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[15]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[14]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[13]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[12]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[11]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[10]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[9]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[8]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[7]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[6]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[5]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[4]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[3]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[2]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1437.328 ; gain = 7.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1437.328 ; gain = 7.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1437.328 ; gain = 7.309
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1449.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAM' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:3]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'iram'; please make sure the file is added to project and has read permission, ignoring [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:18]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (1#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:3]
INFO: [Synth 8-6157] synthesizing module 'RF' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RF' (2#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'wd3_i' does not match port width (32) of module 'RF' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:39]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (3#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:56]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (4#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:3]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[31]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[30]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[29]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[28]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[27]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[26]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[25]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[24]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[23]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[22]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[21]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[20]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[19]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[18]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[17]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[16]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[15]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[14]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[13]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[12]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[11]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[10]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[9]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[8]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[7]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[6]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[5]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[4]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[3]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[2]
WARNING: [Synth 8-3331] design CPU has unconnected port IN[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1449.539 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1449.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1449.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1462.246 ; gain = 12.707
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1462.246 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAM' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:3]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'iram'; please make sure the file is added to project and has read permission, ignoring [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:18]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (1#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:3]
INFO: [Synth 8-6157] synthesizing module 'RF' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RF' (2#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (3#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:56]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (4#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1462.246 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1462.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1462.246 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1463.777 ; gain = 1.531
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1463.777 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAM' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:3]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'iram'; please make sure the file is added to project and has read permission, ignoring [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:18]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (1#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:3]
INFO: [Synth 8-6157] synthesizing module 'RF' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RF' (2#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (3#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (4#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1463.777 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1463.777 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1463.777 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1474.520 ; gain = 10.742
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1474.520 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAM' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:3]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'iram'; please make sure the file is added to project and has read permission, ignoring [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:18]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'RAM' (1#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:3]
INFO: [Synth 8-6157] synthesizing module 'RF' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RF' (2#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (3#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (4#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1474.520 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1474.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1474.520 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1482.797 ; gain = 8.277
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1482.797 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAM' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:3]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'D:VivadoProjRISC-V-CPURISC-V-CPU.srcssources_1
ewiram.mem'; please make sure the file is added to project and has read permission, ignoring [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:18]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
WARNING: [Synth 8-3848] Net data in module/entity RAM does not have driver. [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (1#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:3]
INFO: [Synth 8-6157] synthesizing module 'RF' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RF' (2#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (3#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (4#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1482.797 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1482.797 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1482.797 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1491.473 ; gain = 8.676
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1491.473 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAM' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:3]
INFO: [Synth 8-3876] $readmem data file 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/iram.mem' is read successfully [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:18]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (1#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v:3]
INFO: [Synth 8-6157] synthesizing module 'RF' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RF' (2#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (3#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (4#1) [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1491.473 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1491.473 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1491.473 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1516.984 ; gain = 25.512
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_RISCV_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/iram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_RISCV_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_RISCV_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c341c1737144da49197d1cfa7e0254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_RISCV_tb_behav xil_defaultlib.ALU_RISCV_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port flag on this module [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_tb.v:45]
ERROR: [VRFC 10-426] cannot find port res on this module [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_tb.v:44]
ERROR: [VRFC 10-426] cannot find port b on this module [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_tb.v:42]
ERROR: [VRFC 10-426] cannot find port a on this module [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_tb.v:41]
ERROR: [VRFC 10-426] cannot find port opcode on this module [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_tb.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close [ open D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU_tb.v w ]
add_files D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU_tb.v
update_compile_order -fileset sources_1
set_property top CPU_tb [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_RISCV_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/iram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_RISCV_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c341c1737144da49197d1cfa7e0254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_RISCV_tb_behav xil_defaultlib.ALU_RISCV_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port flag on this module [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_tb.v:45]
ERROR: [VRFC 10-426] cannot find port res on this module [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_tb.v:44]
ERROR: [VRFC 10-426] cannot find port b on this module [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_tb.v:42]
ERROR: [VRFC 10-426] cannot find port a on this module [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_tb.v:41]
ERROR: [VRFC 10-426] cannot find port opcode on this module [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_tb.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_RISCV_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/iram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_RISCV_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_RISCV_tb
INFO: [VRFC 10-2458] undeclared symbol opcode_i, assumed default net type wire [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_tb.v:40]
INFO: [VRFC 10-2458] undeclared symbol a_i, assumed default net type wire [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol b_i, assumed default net type wire [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_tb.v:42]
INFO: [VRFC 10-2458] undeclared symbol res_o, assumed default net type wire [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_tb.v:44]
INFO: [VRFC 10-2458] undeclared symbol flag_o, assumed default net type wire [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_tb.v:45]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c341c1737144da49197d1cfa7e0254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_RISCV_tb_behav xil_defaultlib.ALU_RISCV_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port flag on this module [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_tb.v:45]
ERROR: [VRFC 10-426] cannot find port res on this module [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_tb.v:44]
ERROR: [VRFC 10-426] cannot find port b on this module [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_tb.v:42]
ERROR: [VRFC 10-426] cannot find port a on this module [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_tb.v:41]
ERROR: [VRFC 10-426] cannot find port opcode on this module [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_tb.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_RISCV_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/iram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_RISCV_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_RISCV_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c341c1737144da49197d1cfa7e0254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_RISCV_tb_behav xil_defaultlib.ALU_RISCV_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_RISCV_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_RISCV_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/xsim.dir/ALU_RISCV_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Oct  2 15:40:58 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1516.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_RISCV_tb_behav -key {Behavioral:sim_1:Functional:ALU_RISCV_tb} -tclbatch {ALU_RISCV_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ALU_RISCV_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_RISCV_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1516.984 ; gain = 0.000
run 10 us
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_RISCV_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/iram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_RISCV_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c341c1737144da49197d1cfa7e0254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_RISCV_tb_behav xil_defaultlib.ALU_RISCV_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_RISCV_tb_behav -key {Behavioral:sim_1:Functional:ALU_RISCV_tb} -tclbatch {ALU_RISCV_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ALU_RISCV_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_RISCV_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top CPU_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/iram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c341c1737144da49197d1cfa7e0254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port IN [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU_tb.v:16]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port OUT [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU_tb.v:18]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/xsim.dir/CPU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Oct  2 15:43:57 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1516.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/iram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c341c1737144da49197d1cfa7e0254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port IN_i [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU_tb.v:16]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port OUT_o [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU_tb.v:18]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/iram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c341c1737144da49197d1cfa7e0254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port IN_i [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU_tb.v:16]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port OUT_o [D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU_tb.v:18]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/iram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c341c1737144da49197d1cfa7e0254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/iram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c341c1737144da49197d1cfa7e0254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/iram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c341c1737144da49197d1cfa7e0254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/iram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c341c1737144da49197d1cfa7e0254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/iram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c341c1737144da49197d1cfa7e0254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_bp {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} 63
remove_bps -file {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} -line 63
add_bp {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} 63
remove_bps -file {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} -line 63
add_bp {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} 63
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/iram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c341c1737144da49197d1cfa7e0254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 63
add_bp {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} 64
remove_bps -file {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} -line 63
run all
Stopped at time : 0 fs : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 64
run all
Stopped at time : 40 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 64
add_bp {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v} 14
run all
Stopped at time : 60 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" Line 14
add_bp {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} 66
add_bp {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} 69
remove_bps -file {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} -line 64
add_bp {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} 65
remove_bps -file {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} -line 66
add_bp {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} 67
run all
Stopped at time : 60 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 80 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" Line 14
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/iram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c341c1737144da49197d1cfa7e0254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 65
run all
Stopped at time : 40 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" Line 14
run all
Stopped at time : 40 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 60 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" Line 14
run all
Stopped at time : 60 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 80 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" Line 14
run all
Stopped at time : 80 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 100 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" Line 14
run all
Stopped at time : 100 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 120 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" Line 14
run all
Stopped at time : 120 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 140 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" Line 14
run all
Stopped at time : 140 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 160 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" Line 14
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/iram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c341c1737144da49197d1cfa7e0254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 65
run all
Stopped at time : 40 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" Line 14
run all
Stopped at time : 40 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 60 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" Line 14
run all
Stopped at time : 60 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 80 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" Line 14
run all
Stopped at time : 80 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 100 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" Line 14
run all
Stopped at time : 100 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 120 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" Line 14
run all
Stopped at time : 120 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 140 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" Line 14
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/iram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c341c1737144da49197d1cfa7e0254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 65
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
remove_bps -file {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} -line 65
remove_bps -file {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} -line 67
remove_bps -file {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} -line 69
run all
Stopped at time : 40 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" Line 14
run all
Stopped at time : 60 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" Line 14
run all
Stopped at time : 80 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" Line 14
run all
Stopped at time : 100 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" Line 14
run all
Stopped at time : 120 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" Line 14
run all
Stopped at time : 140 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" Line 14
run all
Stopped at time : 160 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" Line 14
run all
Stopped at time : 180 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" Line 14
run all
Stopped at time : 200 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" Line 14
run all
Stopped at time : 220 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" Line 14
run all
Stopped at time : 240 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" Line 14
run all
Stopped at time : 260 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" Line 14
remove_bps -file {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v} -line 14
add_bp {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} 67
add_bp {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} 66
run all
Stopped at time : 260 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 280 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 300 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 320 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 340 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 360 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 380 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 400 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 420 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 440 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 460 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 480 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 500 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 520 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 540 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 560 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 580 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 600 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 620 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 640 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 660 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 680 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 700 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 720 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 740 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 760 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 780 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 800 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 820 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
add_bp {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} 69
run all
Stopped at time : 820 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 840 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/iram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c341c1737144da49197d1cfa7e0254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 40 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 40 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 60 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
add_bp {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v} 18
run all
Stopped at time : 60 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 60 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v" Line 18
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/iram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c341c1737144da49197d1cfa7e0254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 40 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 40 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 40 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v" Line 18
run all
Stopped at time : 60 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 60 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 60 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v" Line 18
add_bp {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v} 24
run all
Stopped at time : 80 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/iram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c341c1737144da49197d1cfa7e0254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 40 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 40 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 40 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v" Line 18
run all
Stopped at time : 60 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v" Line 24
run all
Stopped at time : 60 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
run all
Stopped at time : 60 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 60 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v" Line 18
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/iram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c341c1737144da49197d1cfa7e0254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 40 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 66
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
remove_bps -file {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} -line 66
remove_bps -file {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} -line 67
remove_bps -file {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} -line 69
run all
Stopped at time : 40 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v" Line 18
remove_bps -file {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v} -line 18
run all
Stopped at time : 60 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v" Line 24
remove_bps -file {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v} -line 24
run all
run: Time (s): cpu = 00:04:12 ; elapsed = 00:03:58 . Memory (MB): peak = 1516.984 ; gain = 0.000
add_bp {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} 69
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/iram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c341c1737144da49197d1cfa7e0254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 40 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 60 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 80 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 100 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 140 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/iram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c341c1737144da49197d1cfa7e0254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 40 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 60 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 80 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/iram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c341c1737144da49197d1cfa7e0254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 40 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 60 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 80 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/iram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c341c1737144da49197d1cfa7e0254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 40 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 60 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 80 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 100 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
run all
Stopped at time : 140 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/iram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c341c1737144da49197d1cfa7e0254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 40 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
remove_bps -file {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} -line 69
run all
run: Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 1516.984 ; gain = 0.000
add_bp {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} 67
add_bp {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} 66
remove_bps -file {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} -line 66
run all
Stopped at time : 776690100 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 67
run all
Stopped at time : 776695240 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 67
add_bp {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} 69
run all
Stopped at time : 776695260 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/iram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c341c1737144da49197d1cfa7e0254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 40 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/iram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c341c1737144da49197d1cfa7e0254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 40 ns : File "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v" Line 69
remove_bps -file {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} -line 67
remove_bps -file {D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU.v} -line 69
run all
