

================================================================
== Vitis HLS Report for 'fft_exec_Pipeline_DFT_Loop13'
================================================================
* Date:           Fri Oct 21 23:28:51 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_restructured
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DFT_Loop  |      144|      144|        18|          1|          1|   128|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.80>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_10_0 = alloca i32 1"   --->   Operation 21 'alloca' 'i_10_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %i_10_0"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i198.0"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_10_0_load = load i10 %i_10_0"   --->   Operation 24 'load' 'i_10_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.77ns)   --->   "%icmp_ln109 = icmp_eq  i10 %i_10_0_load, i10 512" [fft.cpp:109]   --->   Operation 26 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc.i198.split.0, void %_Z11fft_stage_tILi6ELi4EEvPfS0_S0_S0_.exit.exitStub" [fft.cpp:109]   --->   Operation 27 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_36 = trunc i10 %i_10_0_load"   --->   Operation 28 'trunc' 'empty_36' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_37 = trunc i10 %i_10_0_load"   --->   Operation 29 'trunc' 'empty_37' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln113_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty_37, i4 0" [fft.cpp:113]   --->   Operation 30 'bitconcatenate' 'shl_ln113_8' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i9 %shl_ln113_8" [fft.cpp:113]   --->   Operation 31 'zext' 'zext_ln113_8' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%W_real_addr_8 = getelementptr i32 %W_real, i64 0, i64 %zext_ln113_8" [fft.cpp:113]   --->   Operation 32 'getelementptr' 'W_real_addr_8' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%W_real_load_8 = load i9 %W_real_addr_8" [fft.cpp:113]   --->   Operation 33 'load' 'W_real_load_8' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%W_imag_addr_8 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln113_8" [fft.cpp:114]   --->   Operation 34 'getelementptr' 'W_imag_addr_8' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%W_imag_load_8 = load i9 %W_imag_addr_8" [fft.cpp:114]   --->   Operation 35 'load' 'W_imag_load_8' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %i_10_0_load, i32 5, i32 8" [fft.cpp:115]   --->   Operation 36 'partselect' 'tmp_6' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%and_ln115_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %tmp_6, i5 0" [fft.cpp:115]   --->   Operation 37 'bitconcatenate' 'and_ln115_3' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i9 %and_ln115_3" [fft.cpp:115]   --->   Operation 38 'zext' 'zext_ln115' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.73ns)   --->   "%add_ln115 = add i10 %zext_ln115, i10 %i_10_0_load" [fft.cpp:115]   --->   Operation 39 'add' 'add_ln115' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.73ns)   --->   "%add_ln116 = add i10 %add_ln115, i10 32" [fft.cpp:116]   --->   Operation 40 'add' 'add_ln116' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%lshr_ln118_s = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln115, i32 2, i32 9" [fft.cpp:118]   --->   Operation 41 'partselect' 'lshr_ln118_s' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%lshr_ln120_s = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln116, i32 2, i32 9" [fft.cpp:120]   --->   Operation 42 'partselect' 'lshr_ln120_s' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i8 %lshr_ln120_s" [fft.cpp:120]   --->   Operation 43 'zext' 'zext_ln120' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%Stage5_R_addr_1 = getelementptr i32 %Stage5_R, i64 0, i64 %zext_ln120" [fft.cpp:120]   --->   Operation 44 'getelementptr' 'Stage5_R_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%Stage5_R_load_1 = load i8 %Stage5_R_addr_1" [fft.cpp:120]   --->   Operation 45 'load' 'Stage5_R_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%Stage5_I_addr_1 = getelementptr i32 %Stage5_I, i64 0, i64 %zext_ln120" [fft.cpp:121]   --->   Operation 46 'getelementptr' 'Stage5_I_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%Stage5_I_load_1 = load i8 %Stage5_I_addr_1" [fft.cpp:121]   --->   Operation 47 'load' 'Stage5_I_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_11)   --->   "%or_ln109_11 = or i9 %empty_36, i9 1" [fft.cpp:109]   --->   Operation 48 'or' 'or_ln109_11' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_11)   --->   "%zext_ln109 = zext i9 %or_ln109_11" [fft.cpp:109]   --->   Operation 49 'zext' 'zext_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln109 = or i5 %empty_37, i5 1" [fft.cpp:109]   --->   Operation 50 'or' 'or_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln113_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %or_ln109, i4 0" [fft.cpp:113]   --->   Operation 51 'bitconcatenate' 'shl_ln113_9' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i9 %shl_ln113_9" [fft.cpp:113]   --->   Operation 52 'zext' 'zext_ln113_9' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%W_real_addr_9 = getelementptr i32 %W_real, i64 0, i64 %zext_ln113_9" [fft.cpp:113]   --->   Operation 53 'getelementptr' 'W_real_addr_9' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (3.25ns)   --->   "%W_real_load_9 = load i9 %W_real_addr_9" [fft.cpp:113]   --->   Operation 54 'load' 'W_real_load_9' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%W_imag_addr_9 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln113_9" [fft.cpp:114]   --->   Operation 55 'getelementptr' 'W_imag_addr_9' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (3.25ns)   --->   "%W_imag_load_9 = load i9 %W_imag_addr_9" [fft.cpp:114]   --->   Operation 56 'load' 'W_imag_load_9' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 57 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln115_11 = add i10 %zext_ln115, i10 %zext_ln109" [fft.cpp:115]   --->   Operation 57 'add' 'add_ln115_11' <Predicate = (!icmp_ln109)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.73ns)   --->   "%add_ln116_10 = add i10 %add_ln115_11, i10 32" [fft.cpp:116]   --->   Operation 58 'add' 'add_ln116_10' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%lshr_ln118_11 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln115_11, i32 2, i32 9" [fft.cpp:118]   --->   Operation 59 'partselect' 'lshr_ln118_11' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%lshr_ln120_10 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln116_10, i32 2, i32 9" [fft.cpp:120]   --->   Operation 60 'partselect' 'lshr_ln120_10' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln120_11 = zext i8 %lshr_ln120_10" [fft.cpp:120]   --->   Operation 61 'zext' 'zext_ln120_11' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%Stage5_R_1_addr_1 = getelementptr i32 %Stage5_R_1, i64 0, i64 %zext_ln120_11" [fft.cpp:120]   --->   Operation 62 'getelementptr' 'Stage5_R_1_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (3.25ns)   --->   "%Stage5_R_1_load_1 = load i8 %Stage5_R_1_addr_1" [fft.cpp:120]   --->   Operation 63 'load' 'Stage5_R_1_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%Stage5_I_1_addr_1 = getelementptr i32 %Stage5_I_1, i64 0, i64 %zext_ln120_11" [fft.cpp:121]   --->   Operation 64 'getelementptr' 'Stage5_I_1_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (3.25ns)   --->   "%Stage5_I_1_load_1 = load i8 %Stage5_I_1_addr_1" [fft.cpp:121]   --->   Operation 65 'load' 'Stage5_I_1_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_12)   --->   "%or_ln109_12 = or i9 %empty_36, i9 2" [fft.cpp:109]   --->   Operation 66 'or' 'or_ln109_12' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_12)   --->   "%zext_ln109_8 = zext i9 %or_ln109_12" [fft.cpp:109]   --->   Operation 67 'zext' 'zext_ln109_8' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%or_ln109_19 = or i5 %empty_37, i5 2" [fft.cpp:109]   --->   Operation 68 'or' 'or_ln109_19' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln113_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %or_ln109_19, i4 0" [fft.cpp:113]   --->   Operation 69 'bitconcatenate' 'shl_ln113_s' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln113_10 = zext i9 %shl_ln113_s" [fft.cpp:113]   --->   Operation 70 'zext' 'zext_ln113_10' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%W_real_addr_10 = getelementptr i32 %W_real, i64 0, i64 %zext_ln113_10" [fft.cpp:113]   --->   Operation 71 'getelementptr' 'W_real_addr_10' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (3.25ns)   --->   "%W_real_load_10 = load i9 %W_real_addr_10" [fft.cpp:113]   --->   Operation 72 'load' 'W_real_load_10' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%W_imag_addr_10 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln113_10" [fft.cpp:114]   --->   Operation 73 'getelementptr' 'W_imag_addr_10' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (3.25ns)   --->   "%W_imag_load_10 = load i9 %W_imag_addr_10" [fft.cpp:114]   --->   Operation 74 'load' 'W_imag_load_10' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 75 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln115_12 = add i10 %zext_ln115, i10 %zext_ln109_8" [fft.cpp:115]   --->   Operation 75 'add' 'add_ln115_12' <Predicate = (!icmp_ln109)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (1.73ns)   --->   "%add_ln116_11 = add i10 %add_ln115_12, i10 32" [fft.cpp:116]   --->   Operation 76 'add' 'add_ln116_11' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%lshr_ln118_12 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln115_12, i32 2, i32 9" [fft.cpp:118]   --->   Operation 77 'partselect' 'lshr_ln118_12' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%lshr_ln120_11 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln116_11, i32 2, i32 9" [fft.cpp:120]   --->   Operation 78 'partselect' 'lshr_ln120_11' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln120_12 = zext i8 %lshr_ln120_11" [fft.cpp:120]   --->   Operation 79 'zext' 'zext_ln120_12' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%Stage5_R_2_addr_1 = getelementptr i32 %Stage5_R_2, i64 0, i64 %zext_ln120_12" [fft.cpp:120]   --->   Operation 80 'getelementptr' 'Stage5_R_2_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (3.25ns)   --->   "%Stage5_R_2_load_1 = load i8 %Stage5_R_2_addr_1" [fft.cpp:120]   --->   Operation 81 'load' 'Stage5_R_2_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%Stage5_I_2_addr_1 = getelementptr i32 %Stage5_I_2, i64 0, i64 %zext_ln120_12" [fft.cpp:121]   --->   Operation 82 'getelementptr' 'Stage5_I_2_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (3.25ns)   --->   "%Stage5_I_2_load_1 = load i8 %Stage5_I_2_addr_1" [fft.cpp:121]   --->   Operation 83 'load' 'Stage5_I_2_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_13)   --->   "%or_ln109_13 = or i9 %empty_36, i9 3" [fft.cpp:109]   --->   Operation 84 'or' 'or_ln109_13' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_13)   --->   "%zext_ln109_9 = zext i9 %or_ln109_13" [fft.cpp:109]   --->   Operation 85 'zext' 'zext_ln109_9' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln109_20 = or i5 %empty_37, i5 3" [fft.cpp:109]   --->   Operation 86 'or' 'or_ln109_20' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln113_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %or_ln109_20, i4 0" [fft.cpp:113]   --->   Operation 87 'bitconcatenate' 'shl_ln113_10' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln113_11 = zext i9 %shl_ln113_10" [fft.cpp:113]   --->   Operation 88 'zext' 'zext_ln113_11' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%W_real_addr_11 = getelementptr i32 %W_real, i64 0, i64 %zext_ln113_11" [fft.cpp:113]   --->   Operation 89 'getelementptr' 'W_real_addr_11' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (3.25ns)   --->   "%W_real_load_11 = load i9 %W_real_addr_11" [fft.cpp:113]   --->   Operation 90 'load' 'W_real_load_11' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%W_imag_addr_11 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln113_11" [fft.cpp:114]   --->   Operation 91 'getelementptr' 'W_imag_addr_11' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (3.25ns)   --->   "%W_imag_load_11 = load i9 %W_imag_addr_11" [fft.cpp:114]   --->   Operation 92 'load' 'W_imag_load_11' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 93 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln115_13 = add i10 %zext_ln115, i10 %zext_ln109_9" [fft.cpp:115]   --->   Operation 93 'add' 'add_ln115_13' <Predicate = (!icmp_ln109)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (1.73ns)   --->   "%add_ln116_12 = add i10 %add_ln115_13, i10 32" [fft.cpp:116]   --->   Operation 94 'add' 'add_ln116_12' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%lshr_ln118_13 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln115_13, i32 2, i32 9" [fft.cpp:118]   --->   Operation 95 'partselect' 'lshr_ln118_13' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%lshr_ln120_12 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln116_12, i32 2, i32 9" [fft.cpp:120]   --->   Operation 96 'partselect' 'lshr_ln120_12' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln120_13 = zext i8 %lshr_ln120_12" [fft.cpp:120]   --->   Operation 97 'zext' 'zext_ln120_13' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%Stage5_R_3_addr_1 = getelementptr i32 %Stage5_R_3, i64 0, i64 %zext_ln120_13" [fft.cpp:120]   --->   Operation 98 'getelementptr' 'Stage5_R_3_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 99 [2/2] (3.25ns)   --->   "%Stage5_R_3_load_1 = load i8 %Stage5_R_3_addr_1" [fft.cpp:120]   --->   Operation 99 'load' 'Stage5_R_3_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%Stage5_I_3_addr_1 = getelementptr i32 %Stage5_I_3, i64 0, i64 %zext_ln120_13" [fft.cpp:121]   --->   Operation 100 'getelementptr' 'Stage5_I_3_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (3.25ns)   --->   "%Stage5_I_3_load_1 = load i8 %Stage5_I_3_addr_1" [fft.cpp:121]   --->   Operation 101 'load' 'Stage5_I_3_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 102 [1/1] (1.73ns)   --->   "%add_ln109 = add i10 %i_10_0_load, i10 4" [fft.cpp:109]   --->   Operation 102 'add' 'add_ln109' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln109 = store i10 %add_ln109, i10 %i_10_0" [fft.cpp:109]   --->   Operation 103 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 104 [1/2] (3.25ns)   --->   "%W_real_load_8 = load i9 %W_real_addr_8" [fft.cpp:113]   --->   Operation 104 'load' 'W_real_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 105 [1/2] (3.25ns)   --->   "%W_imag_load_8 = load i9 %W_imag_addr_8" [fft.cpp:114]   --->   Operation 105 'load' 'W_imag_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 106 [1/2] (3.25ns)   --->   "%Stage5_R_load_1 = load i8 %Stage5_R_addr_1" [fft.cpp:120]   --->   Operation 106 'load' 'Stage5_R_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 107 [1/2] (3.25ns)   --->   "%Stage5_I_load_1 = load i8 %Stage5_I_addr_1" [fft.cpp:121]   --->   Operation 107 'load' 'Stage5_I_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 108 [1/2] (3.25ns)   --->   "%W_real_load_9 = load i9 %W_real_addr_9" [fft.cpp:113]   --->   Operation 108 'load' 'W_real_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 109 [1/2] (3.25ns)   --->   "%W_imag_load_9 = load i9 %W_imag_addr_9" [fft.cpp:114]   --->   Operation 109 'load' 'W_imag_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 110 [1/2] (3.25ns)   --->   "%Stage5_R_1_load_1 = load i8 %Stage5_R_1_addr_1" [fft.cpp:120]   --->   Operation 110 'load' 'Stage5_R_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 111 [1/2] (3.25ns)   --->   "%Stage5_I_1_load_1 = load i8 %Stage5_I_1_addr_1" [fft.cpp:121]   --->   Operation 111 'load' 'Stage5_I_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 112 [1/2] (3.25ns)   --->   "%W_real_load_10 = load i9 %W_real_addr_10" [fft.cpp:113]   --->   Operation 112 'load' 'W_real_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 113 [1/2] (3.25ns)   --->   "%W_imag_load_10 = load i9 %W_imag_addr_10" [fft.cpp:114]   --->   Operation 113 'load' 'W_imag_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 114 [1/2] (3.25ns)   --->   "%Stage5_R_2_load_1 = load i8 %Stage5_R_2_addr_1" [fft.cpp:120]   --->   Operation 114 'load' 'Stage5_R_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 115 [1/2] (3.25ns)   --->   "%Stage5_I_2_load_1 = load i8 %Stage5_I_2_addr_1" [fft.cpp:121]   --->   Operation 115 'load' 'Stage5_I_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 116 [1/2] (3.25ns)   --->   "%W_real_load_11 = load i9 %W_real_addr_11" [fft.cpp:113]   --->   Operation 116 'load' 'W_real_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 117 [1/2] (3.25ns)   --->   "%W_imag_load_11 = load i9 %W_imag_addr_11" [fft.cpp:114]   --->   Operation 117 'load' 'W_imag_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 118 [1/2] (3.25ns)   --->   "%Stage5_R_3_load_1 = load i8 %Stage5_R_3_addr_1" [fft.cpp:120]   --->   Operation 118 'load' 'Stage5_R_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 119 [1/2] (3.25ns)   --->   "%Stage5_I_3_load_1 = load i8 %Stage5_I_3_addr_1" [fft.cpp:121]   --->   Operation 119 'load' 'Stage5_I_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 120 [4/4] (5.70ns)   --->   "%mul22_i4 = fmul i32 %Stage5_R_load_1, i32 %W_real_load_8" [fft.cpp:123]   --->   Operation 120 'fmul' 'mul22_i4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [4/4] (5.70ns)   --->   "%mul23_i5 = fmul i32 %Stage5_I_load_1, i32 %W_imag_load_8" [fft.cpp:123]   --->   Operation 121 'fmul' 'mul23_i5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [4/4] (5.70ns)   --->   "%mul24_i4 = fmul i32 %Stage5_I_load_1, i32 %W_real_load_8" [fft.cpp:124]   --->   Operation 122 'fmul' 'mul24_i4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [4/4] (5.70ns)   --->   "%mul25_i5 = fmul i32 %Stage5_R_load_1, i32 %W_imag_load_8" [fft.cpp:124]   --->   Operation 123 'fmul' 'mul25_i5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [4/4] (5.70ns)   --->   "%mul22_i4_1 = fmul i32 %Stage5_R_1_load_1, i32 %W_real_load_9" [fft.cpp:123]   --->   Operation 124 'fmul' 'mul22_i4_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [4/4] (5.70ns)   --->   "%mul23_i5_1 = fmul i32 %Stage5_I_1_load_1, i32 %W_imag_load_9" [fft.cpp:123]   --->   Operation 125 'fmul' 'mul23_i5_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [4/4] (5.70ns)   --->   "%mul24_i4_1 = fmul i32 %Stage5_I_1_load_1, i32 %W_real_load_9" [fft.cpp:124]   --->   Operation 126 'fmul' 'mul24_i4_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [4/4] (5.70ns)   --->   "%mul25_i5_1 = fmul i32 %Stage5_R_1_load_1, i32 %W_imag_load_9" [fft.cpp:124]   --->   Operation 127 'fmul' 'mul25_i5_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [4/4] (5.70ns)   --->   "%mul22_i4_2 = fmul i32 %Stage5_R_2_load_1, i32 %W_real_load_10" [fft.cpp:123]   --->   Operation 128 'fmul' 'mul22_i4_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [4/4] (5.70ns)   --->   "%mul23_i5_2 = fmul i32 %Stage5_I_2_load_1, i32 %W_imag_load_10" [fft.cpp:123]   --->   Operation 129 'fmul' 'mul23_i5_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [4/4] (5.70ns)   --->   "%mul24_i4_2 = fmul i32 %Stage5_I_2_load_1, i32 %W_real_load_10" [fft.cpp:124]   --->   Operation 130 'fmul' 'mul24_i4_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [4/4] (5.70ns)   --->   "%mul25_i5_2 = fmul i32 %Stage5_R_2_load_1, i32 %W_imag_load_10" [fft.cpp:124]   --->   Operation 131 'fmul' 'mul25_i5_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [4/4] (5.70ns)   --->   "%mul22_i4_3 = fmul i32 %Stage5_R_3_load_1, i32 %W_real_load_11" [fft.cpp:123]   --->   Operation 132 'fmul' 'mul22_i4_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [4/4] (5.70ns)   --->   "%mul23_i5_3 = fmul i32 %Stage5_I_3_load_1, i32 %W_imag_load_11" [fft.cpp:123]   --->   Operation 133 'fmul' 'mul23_i5_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [4/4] (5.70ns)   --->   "%mul24_i4_3 = fmul i32 %Stage5_I_3_load_1, i32 %W_real_load_11" [fft.cpp:124]   --->   Operation 134 'fmul' 'mul24_i4_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [4/4] (5.70ns)   --->   "%mul25_i5_3 = fmul i32 %Stage5_R_3_load_1, i32 %W_imag_load_11" [fft.cpp:124]   --->   Operation 135 'fmul' 'mul25_i5_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 136 [3/4] (5.70ns)   --->   "%mul22_i4 = fmul i32 %Stage5_R_load_1, i32 %W_real_load_8" [fft.cpp:123]   --->   Operation 136 'fmul' 'mul22_i4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [3/4] (5.70ns)   --->   "%mul23_i5 = fmul i32 %Stage5_I_load_1, i32 %W_imag_load_8" [fft.cpp:123]   --->   Operation 137 'fmul' 'mul23_i5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [3/4] (5.70ns)   --->   "%mul24_i4 = fmul i32 %Stage5_I_load_1, i32 %W_real_load_8" [fft.cpp:124]   --->   Operation 138 'fmul' 'mul24_i4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [3/4] (5.70ns)   --->   "%mul25_i5 = fmul i32 %Stage5_R_load_1, i32 %W_imag_load_8" [fft.cpp:124]   --->   Operation 139 'fmul' 'mul25_i5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [3/4] (5.70ns)   --->   "%mul22_i4_1 = fmul i32 %Stage5_R_1_load_1, i32 %W_real_load_9" [fft.cpp:123]   --->   Operation 140 'fmul' 'mul22_i4_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [3/4] (5.70ns)   --->   "%mul23_i5_1 = fmul i32 %Stage5_I_1_load_1, i32 %W_imag_load_9" [fft.cpp:123]   --->   Operation 141 'fmul' 'mul23_i5_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [3/4] (5.70ns)   --->   "%mul24_i4_1 = fmul i32 %Stage5_I_1_load_1, i32 %W_real_load_9" [fft.cpp:124]   --->   Operation 142 'fmul' 'mul24_i4_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [3/4] (5.70ns)   --->   "%mul25_i5_1 = fmul i32 %Stage5_R_1_load_1, i32 %W_imag_load_9" [fft.cpp:124]   --->   Operation 143 'fmul' 'mul25_i5_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [3/4] (5.70ns)   --->   "%mul22_i4_2 = fmul i32 %Stage5_R_2_load_1, i32 %W_real_load_10" [fft.cpp:123]   --->   Operation 144 'fmul' 'mul22_i4_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [3/4] (5.70ns)   --->   "%mul23_i5_2 = fmul i32 %Stage5_I_2_load_1, i32 %W_imag_load_10" [fft.cpp:123]   --->   Operation 145 'fmul' 'mul23_i5_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [3/4] (5.70ns)   --->   "%mul24_i4_2 = fmul i32 %Stage5_I_2_load_1, i32 %W_real_load_10" [fft.cpp:124]   --->   Operation 146 'fmul' 'mul24_i4_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [3/4] (5.70ns)   --->   "%mul25_i5_2 = fmul i32 %Stage5_R_2_load_1, i32 %W_imag_load_10" [fft.cpp:124]   --->   Operation 147 'fmul' 'mul25_i5_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [3/4] (5.70ns)   --->   "%mul22_i4_3 = fmul i32 %Stage5_R_3_load_1, i32 %W_real_load_11" [fft.cpp:123]   --->   Operation 148 'fmul' 'mul22_i4_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [3/4] (5.70ns)   --->   "%mul23_i5_3 = fmul i32 %Stage5_I_3_load_1, i32 %W_imag_load_11" [fft.cpp:123]   --->   Operation 149 'fmul' 'mul23_i5_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [3/4] (5.70ns)   --->   "%mul24_i4_3 = fmul i32 %Stage5_I_3_load_1, i32 %W_real_load_11" [fft.cpp:124]   --->   Operation 150 'fmul' 'mul24_i4_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [3/4] (5.70ns)   --->   "%mul25_i5_3 = fmul i32 %Stage5_R_3_load_1, i32 %W_imag_load_11" [fft.cpp:124]   --->   Operation 151 'fmul' 'mul25_i5_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 152 [2/4] (5.70ns)   --->   "%mul22_i4 = fmul i32 %Stage5_R_load_1, i32 %W_real_load_8" [fft.cpp:123]   --->   Operation 152 'fmul' 'mul22_i4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [2/4] (5.70ns)   --->   "%mul23_i5 = fmul i32 %Stage5_I_load_1, i32 %W_imag_load_8" [fft.cpp:123]   --->   Operation 153 'fmul' 'mul23_i5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [2/4] (5.70ns)   --->   "%mul24_i4 = fmul i32 %Stage5_I_load_1, i32 %W_real_load_8" [fft.cpp:124]   --->   Operation 154 'fmul' 'mul24_i4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [2/4] (5.70ns)   --->   "%mul25_i5 = fmul i32 %Stage5_R_load_1, i32 %W_imag_load_8" [fft.cpp:124]   --->   Operation 155 'fmul' 'mul25_i5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [2/4] (5.70ns)   --->   "%mul22_i4_1 = fmul i32 %Stage5_R_1_load_1, i32 %W_real_load_9" [fft.cpp:123]   --->   Operation 156 'fmul' 'mul22_i4_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [2/4] (5.70ns)   --->   "%mul23_i5_1 = fmul i32 %Stage5_I_1_load_1, i32 %W_imag_load_9" [fft.cpp:123]   --->   Operation 157 'fmul' 'mul23_i5_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [2/4] (5.70ns)   --->   "%mul24_i4_1 = fmul i32 %Stage5_I_1_load_1, i32 %W_real_load_9" [fft.cpp:124]   --->   Operation 158 'fmul' 'mul24_i4_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [2/4] (5.70ns)   --->   "%mul25_i5_1 = fmul i32 %Stage5_R_1_load_1, i32 %W_imag_load_9" [fft.cpp:124]   --->   Operation 159 'fmul' 'mul25_i5_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [2/4] (5.70ns)   --->   "%mul22_i4_2 = fmul i32 %Stage5_R_2_load_1, i32 %W_real_load_10" [fft.cpp:123]   --->   Operation 160 'fmul' 'mul22_i4_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [2/4] (5.70ns)   --->   "%mul23_i5_2 = fmul i32 %Stage5_I_2_load_1, i32 %W_imag_load_10" [fft.cpp:123]   --->   Operation 161 'fmul' 'mul23_i5_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [2/4] (5.70ns)   --->   "%mul24_i4_2 = fmul i32 %Stage5_I_2_load_1, i32 %W_real_load_10" [fft.cpp:124]   --->   Operation 162 'fmul' 'mul24_i4_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [2/4] (5.70ns)   --->   "%mul25_i5_2 = fmul i32 %Stage5_R_2_load_1, i32 %W_imag_load_10" [fft.cpp:124]   --->   Operation 163 'fmul' 'mul25_i5_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [2/4] (5.70ns)   --->   "%mul22_i4_3 = fmul i32 %Stage5_R_3_load_1, i32 %W_real_load_11" [fft.cpp:123]   --->   Operation 164 'fmul' 'mul22_i4_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [2/4] (5.70ns)   --->   "%mul23_i5_3 = fmul i32 %Stage5_I_3_load_1, i32 %W_imag_load_11" [fft.cpp:123]   --->   Operation 165 'fmul' 'mul23_i5_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [2/4] (5.70ns)   --->   "%mul24_i4_3 = fmul i32 %Stage5_I_3_load_1, i32 %W_real_load_11" [fft.cpp:124]   --->   Operation 166 'fmul' 'mul24_i4_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [2/4] (5.70ns)   --->   "%mul25_i5_3 = fmul i32 %Stage5_R_3_load_1, i32 %W_imag_load_11" [fft.cpp:124]   --->   Operation 167 'fmul' 'mul25_i5_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 168 [1/4] (5.70ns)   --->   "%mul22_i4 = fmul i32 %Stage5_R_load_1, i32 %W_real_load_8" [fft.cpp:123]   --->   Operation 168 'fmul' 'mul22_i4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/4] (5.70ns)   --->   "%mul23_i5 = fmul i32 %Stage5_I_load_1, i32 %W_imag_load_8" [fft.cpp:123]   --->   Operation 169 'fmul' 'mul23_i5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/4] (5.70ns)   --->   "%mul24_i4 = fmul i32 %Stage5_I_load_1, i32 %W_real_load_8" [fft.cpp:124]   --->   Operation 170 'fmul' 'mul24_i4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/4] (5.70ns)   --->   "%mul25_i5 = fmul i32 %Stage5_R_load_1, i32 %W_imag_load_8" [fft.cpp:124]   --->   Operation 171 'fmul' 'mul25_i5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/4] (5.70ns)   --->   "%mul22_i4_1 = fmul i32 %Stage5_R_1_load_1, i32 %W_real_load_9" [fft.cpp:123]   --->   Operation 172 'fmul' 'mul22_i4_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/4] (5.70ns)   --->   "%mul23_i5_1 = fmul i32 %Stage5_I_1_load_1, i32 %W_imag_load_9" [fft.cpp:123]   --->   Operation 173 'fmul' 'mul23_i5_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [1/4] (5.70ns)   --->   "%mul24_i4_1 = fmul i32 %Stage5_I_1_load_1, i32 %W_real_load_9" [fft.cpp:124]   --->   Operation 174 'fmul' 'mul24_i4_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/4] (5.70ns)   --->   "%mul25_i5_1 = fmul i32 %Stage5_R_1_load_1, i32 %W_imag_load_9" [fft.cpp:124]   --->   Operation 175 'fmul' 'mul25_i5_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/4] (5.70ns)   --->   "%mul22_i4_2 = fmul i32 %Stage5_R_2_load_1, i32 %W_real_load_10" [fft.cpp:123]   --->   Operation 176 'fmul' 'mul22_i4_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 177 [1/4] (5.70ns)   --->   "%mul23_i5_2 = fmul i32 %Stage5_I_2_load_1, i32 %W_imag_load_10" [fft.cpp:123]   --->   Operation 177 'fmul' 'mul23_i5_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/4] (5.70ns)   --->   "%mul24_i4_2 = fmul i32 %Stage5_I_2_load_1, i32 %W_real_load_10" [fft.cpp:124]   --->   Operation 178 'fmul' 'mul24_i4_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [1/4] (5.70ns)   --->   "%mul25_i5_2 = fmul i32 %Stage5_R_2_load_1, i32 %W_imag_load_10" [fft.cpp:124]   --->   Operation 179 'fmul' 'mul25_i5_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/4] (5.70ns)   --->   "%mul22_i4_3 = fmul i32 %Stage5_R_3_load_1, i32 %W_real_load_11" [fft.cpp:123]   --->   Operation 180 'fmul' 'mul22_i4_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/4] (5.70ns)   --->   "%mul23_i5_3 = fmul i32 %Stage5_I_3_load_1, i32 %W_imag_load_11" [fft.cpp:123]   --->   Operation 181 'fmul' 'mul23_i5_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/4] (5.70ns)   --->   "%mul24_i4_3 = fmul i32 %Stage5_I_3_load_1, i32 %W_real_load_11" [fft.cpp:124]   --->   Operation 182 'fmul' 'mul24_i4_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/4] (5.70ns)   --->   "%mul25_i5_3 = fmul i32 %Stage5_R_3_load_1, i32 %W_imag_load_11" [fft.cpp:124]   --->   Operation 183 'fmul' 'mul25_i5_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 184 [5/5] (7.25ns)   --->   "%t_R_5 = fsub i32 %mul22_i4, i32 %mul23_i5" [fft.cpp:123]   --->   Operation 184 'fsub' 't_R_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [5/5] (7.25ns)   --->   "%t_I_5 = fadd i32 %mul24_i4, i32 %mul25_i5" [fft.cpp:124]   --->   Operation 185 'fadd' 't_I_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [5/5] (7.25ns)   --->   "%t_R_5_1 = fsub i32 %mul22_i4_1, i32 %mul23_i5_1" [fft.cpp:123]   --->   Operation 186 'fsub' 't_R_5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [5/5] (7.25ns)   --->   "%t_I_5_1 = fadd i32 %mul24_i4_1, i32 %mul25_i5_1" [fft.cpp:124]   --->   Operation 187 'fadd' 't_I_5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [5/5] (7.25ns)   --->   "%t_R_5_2 = fsub i32 %mul22_i4_2, i32 %mul23_i5_2" [fft.cpp:123]   --->   Operation 188 'fsub' 't_R_5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [5/5] (7.25ns)   --->   "%t_I_5_2 = fadd i32 %mul24_i4_2, i32 %mul25_i5_2" [fft.cpp:124]   --->   Operation 189 'fadd' 't_I_5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [5/5] (7.25ns)   --->   "%t_R_5_3 = fsub i32 %mul22_i4_3, i32 %mul23_i5_3" [fft.cpp:123]   --->   Operation 190 'fsub' 't_R_5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [5/5] (7.25ns)   --->   "%t_I_5_3 = fadd i32 %mul24_i4_3, i32 %mul25_i5_3" [fft.cpp:124]   --->   Operation 191 'fadd' 't_I_5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 192 [4/5] (7.25ns)   --->   "%t_R_5 = fsub i32 %mul22_i4, i32 %mul23_i5" [fft.cpp:123]   --->   Operation 192 'fsub' 't_R_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [4/5] (7.25ns)   --->   "%t_I_5 = fadd i32 %mul24_i4, i32 %mul25_i5" [fft.cpp:124]   --->   Operation 193 'fadd' 't_I_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [4/5] (7.25ns)   --->   "%t_R_5_1 = fsub i32 %mul22_i4_1, i32 %mul23_i5_1" [fft.cpp:123]   --->   Operation 194 'fsub' 't_R_5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [4/5] (7.25ns)   --->   "%t_I_5_1 = fadd i32 %mul24_i4_1, i32 %mul25_i5_1" [fft.cpp:124]   --->   Operation 195 'fadd' 't_I_5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [4/5] (7.25ns)   --->   "%t_R_5_2 = fsub i32 %mul22_i4_2, i32 %mul23_i5_2" [fft.cpp:123]   --->   Operation 196 'fsub' 't_R_5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [4/5] (7.25ns)   --->   "%t_I_5_2 = fadd i32 %mul24_i4_2, i32 %mul25_i5_2" [fft.cpp:124]   --->   Operation 197 'fadd' 't_I_5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 198 [4/5] (7.25ns)   --->   "%t_R_5_3 = fsub i32 %mul22_i4_3, i32 %mul23_i5_3" [fft.cpp:123]   --->   Operation 198 'fsub' 't_R_5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [4/5] (7.25ns)   --->   "%t_I_5_3 = fadd i32 %mul24_i4_3, i32 %mul25_i5_3" [fft.cpp:124]   --->   Operation 199 'fadd' 't_I_5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 200 [3/5] (7.25ns)   --->   "%t_R_5 = fsub i32 %mul22_i4, i32 %mul23_i5" [fft.cpp:123]   --->   Operation 200 'fsub' 't_R_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 201 [3/5] (7.25ns)   --->   "%t_I_5 = fadd i32 %mul24_i4, i32 %mul25_i5" [fft.cpp:124]   --->   Operation 201 'fadd' 't_I_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 202 [3/5] (7.25ns)   --->   "%t_R_5_1 = fsub i32 %mul22_i4_1, i32 %mul23_i5_1" [fft.cpp:123]   --->   Operation 202 'fsub' 't_R_5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 203 [3/5] (7.25ns)   --->   "%t_I_5_1 = fadd i32 %mul24_i4_1, i32 %mul25_i5_1" [fft.cpp:124]   --->   Operation 203 'fadd' 't_I_5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [3/5] (7.25ns)   --->   "%t_R_5_2 = fsub i32 %mul22_i4_2, i32 %mul23_i5_2" [fft.cpp:123]   --->   Operation 204 'fsub' 't_R_5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 205 [3/5] (7.25ns)   --->   "%t_I_5_2 = fadd i32 %mul24_i4_2, i32 %mul25_i5_2" [fft.cpp:124]   --->   Operation 205 'fadd' 't_I_5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [3/5] (7.25ns)   --->   "%t_R_5_3 = fsub i32 %mul22_i4_3, i32 %mul23_i5_3" [fft.cpp:123]   --->   Operation 206 'fsub' 't_R_5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 207 [3/5] (7.25ns)   --->   "%t_I_5_3 = fadd i32 %mul24_i4_3, i32 %mul25_i5_3" [fft.cpp:124]   --->   Operation 207 'fadd' 't_I_5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i8 %lshr_ln118_s" [fft.cpp:118]   --->   Operation 208 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%Stage5_R_addr = getelementptr i32 %Stage5_R, i64 0, i64 %zext_ln118" [fft.cpp:118]   --->   Operation 209 'getelementptr' 'Stage5_R_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 210 [2/2] (3.25ns)   --->   "%Stage5_R_load = load i8 %Stage5_R_addr" [fft.cpp:118]   --->   Operation 210 'load' 'Stage5_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%Stage5_I_addr = getelementptr i32 %Stage5_I, i64 0, i64 %zext_ln118" [fft.cpp:119]   --->   Operation 211 'getelementptr' 'Stage5_I_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 212 [2/2] (3.25ns)   --->   "%Stage5_I_load = load i8 %Stage5_I_addr" [fft.cpp:119]   --->   Operation 212 'load' 'Stage5_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 213 [2/5] (7.25ns)   --->   "%t_R_5 = fsub i32 %mul22_i4, i32 %mul23_i5" [fft.cpp:123]   --->   Operation 213 'fsub' 't_R_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 214 [2/5] (7.25ns)   --->   "%t_I_5 = fadd i32 %mul24_i4, i32 %mul25_i5" [fft.cpp:124]   --->   Operation 214 'fadd' 't_I_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln118_14 = zext i8 %lshr_ln118_11" [fft.cpp:118]   --->   Operation 215 'zext' 'zext_ln118_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%Stage5_R_1_addr = getelementptr i32 %Stage5_R_1, i64 0, i64 %zext_ln118_14" [fft.cpp:118]   --->   Operation 216 'getelementptr' 'Stage5_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 217 [2/2] (3.25ns)   --->   "%Stage5_R_1_load = load i8 %Stage5_R_1_addr" [fft.cpp:118]   --->   Operation 217 'load' 'Stage5_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%Stage5_I_1_addr = getelementptr i32 %Stage5_I_1, i64 0, i64 %zext_ln118_14" [fft.cpp:119]   --->   Operation 218 'getelementptr' 'Stage5_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 219 [2/2] (3.25ns)   --->   "%Stage5_I_1_load = load i8 %Stage5_I_1_addr" [fft.cpp:119]   --->   Operation 219 'load' 'Stage5_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 220 [2/5] (7.25ns)   --->   "%t_R_5_1 = fsub i32 %mul22_i4_1, i32 %mul23_i5_1" [fft.cpp:123]   --->   Operation 220 'fsub' 't_R_5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 221 [2/5] (7.25ns)   --->   "%t_I_5_1 = fadd i32 %mul24_i4_1, i32 %mul25_i5_1" [fft.cpp:124]   --->   Operation 221 'fadd' 't_I_5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln118_15 = zext i8 %lshr_ln118_12" [fft.cpp:118]   --->   Operation 222 'zext' 'zext_ln118_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "%Stage5_R_2_addr = getelementptr i32 %Stage5_R_2, i64 0, i64 %zext_ln118_15" [fft.cpp:118]   --->   Operation 223 'getelementptr' 'Stage5_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 224 [2/2] (3.25ns)   --->   "%Stage5_R_2_load = load i8 %Stage5_R_2_addr" [fft.cpp:118]   --->   Operation 224 'load' 'Stage5_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "%Stage5_I_2_addr = getelementptr i32 %Stage5_I_2, i64 0, i64 %zext_ln118_15" [fft.cpp:119]   --->   Operation 225 'getelementptr' 'Stage5_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 226 [2/2] (3.25ns)   --->   "%Stage5_I_2_load = load i8 %Stage5_I_2_addr" [fft.cpp:119]   --->   Operation 226 'load' 'Stage5_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 227 [2/5] (7.25ns)   --->   "%t_R_5_2 = fsub i32 %mul22_i4_2, i32 %mul23_i5_2" [fft.cpp:123]   --->   Operation 227 'fsub' 't_R_5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 228 [2/5] (7.25ns)   --->   "%t_I_5_2 = fadd i32 %mul24_i4_2, i32 %mul25_i5_2" [fft.cpp:124]   --->   Operation 228 'fadd' 't_I_5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln118_16 = zext i8 %lshr_ln118_13" [fft.cpp:118]   --->   Operation 229 'zext' 'zext_ln118_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "%Stage5_R_3_addr = getelementptr i32 %Stage5_R_3, i64 0, i64 %zext_ln118_16" [fft.cpp:118]   --->   Operation 230 'getelementptr' 'Stage5_R_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 231 [2/2] (3.25ns)   --->   "%Stage5_R_3_load = load i8 %Stage5_R_3_addr" [fft.cpp:118]   --->   Operation 231 'load' 'Stage5_R_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "%Stage5_I_3_addr = getelementptr i32 %Stage5_I_3, i64 0, i64 %zext_ln118_16" [fft.cpp:119]   --->   Operation 232 'getelementptr' 'Stage5_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 233 [2/2] (3.25ns)   --->   "%Stage5_I_3_load = load i8 %Stage5_I_3_addr" [fft.cpp:119]   --->   Operation 233 'load' 'Stage5_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 234 [2/5] (7.25ns)   --->   "%t_R_5_3 = fsub i32 %mul22_i4_3, i32 %mul23_i5_3" [fft.cpp:123]   --->   Operation 234 'fsub' 't_R_5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 235 [2/5] (7.25ns)   --->   "%t_I_5_3 = fadd i32 %mul24_i4_3, i32 %mul25_i5_3" [fft.cpp:124]   --->   Operation 235 'fadd' 't_I_5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 236 [1/2] (3.25ns)   --->   "%Stage5_R_load = load i8 %Stage5_R_addr" [fft.cpp:118]   --->   Operation 236 'load' 'Stage5_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 237 [1/2] (3.25ns)   --->   "%Stage5_I_load = load i8 %Stage5_I_addr" [fft.cpp:119]   --->   Operation 237 'load' 'Stage5_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 238 [1/5] (7.25ns)   --->   "%t_R_5 = fsub i32 %mul22_i4, i32 %mul23_i5" [fft.cpp:123]   --->   Operation 238 'fsub' 't_R_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 239 [1/5] (7.25ns)   --->   "%t_I_5 = fadd i32 %mul24_i4, i32 %mul25_i5" [fft.cpp:124]   --->   Operation 239 'fadd' 't_I_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 240 [1/2] (3.25ns)   --->   "%Stage5_R_1_load = load i8 %Stage5_R_1_addr" [fft.cpp:118]   --->   Operation 240 'load' 'Stage5_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 241 [1/2] (3.25ns)   --->   "%Stage5_I_1_load = load i8 %Stage5_I_1_addr" [fft.cpp:119]   --->   Operation 241 'load' 'Stage5_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 242 [1/5] (7.25ns)   --->   "%t_R_5_1 = fsub i32 %mul22_i4_1, i32 %mul23_i5_1" [fft.cpp:123]   --->   Operation 242 'fsub' 't_R_5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 243 [1/5] (7.25ns)   --->   "%t_I_5_1 = fadd i32 %mul24_i4_1, i32 %mul25_i5_1" [fft.cpp:124]   --->   Operation 243 'fadd' 't_I_5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 244 [1/2] (3.25ns)   --->   "%Stage5_R_2_load = load i8 %Stage5_R_2_addr" [fft.cpp:118]   --->   Operation 244 'load' 'Stage5_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 245 [1/2] (3.25ns)   --->   "%Stage5_I_2_load = load i8 %Stage5_I_2_addr" [fft.cpp:119]   --->   Operation 245 'load' 'Stage5_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 246 [1/5] (7.25ns)   --->   "%t_R_5_2 = fsub i32 %mul22_i4_2, i32 %mul23_i5_2" [fft.cpp:123]   --->   Operation 246 'fsub' 't_R_5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 247 [1/5] (7.25ns)   --->   "%t_I_5_2 = fadd i32 %mul24_i4_2, i32 %mul25_i5_2" [fft.cpp:124]   --->   Operation 247 'fadd' 't_I_5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 248 [1/2] (3.25ns)   --->   "%Stage5_R_3_load = load i8 %Stage5_R_3_addr" [fft.cpp:118]   --->   Operation 248 'load' 'Stage5_R_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 249 [1/2] (3.25ns)   --->   "%Stage5_I_3_load = load i8 %Stage5_I_3_addr" [fft.cpp:119]   --->   Operation 249 'load' 'Stage5_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 250 [1/5] (7.25ns)   --->   "%t_R_5_3 = fsub i32 %mul22_i4_3, i32 %mul23_i5_3" [fft.cpp:123]   --->   Operation 250 'fsub' 't_R_5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 251 [1/5] (7.25ns)   --->   "%t_I_5_3 = fadd i32 %mul24_i4_3, i32 %mul25_i5_3" [fft.cpp:124]   --->   Operation 251 'fadd' 't_I_5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 252 [5/5] (7.25ns)   --->   "%sub27_i5 = fsub i32 %Stage5_R_load, i32 %t_R_5" [fft.cpp:126]   --->   Operation 252 'fsub' 'sub27_i5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 253 [5/5] (7.25ns)   --->   "%sub30_i5 = fsub i32 %Stage5_I_load, i32 %t_I_5" [fft.cpp:127]   --->   Operation 253 'fsub' 'sub30_i5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 254 [5/5] (7.25ns)   --->   "%add33_i5 = fadd i32 %Stage5_R_load, i32 %t_R_5" [fft.cpp:128]   --->   Operation 254 'fadd' 'add33_i5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 255 [5/5] (7.25ns)   --->   "%add36_i5 = fadd i32 %Stage5_I_load, i32 %t_I_5" [fft.cpp:129]   --->   Operation 255 'fadd' 'add36_i5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 256 [5/5] (7.25ns)   --->   "%sub27_i5_1 = fsub i32 %Stage5_R_1_load, i32 %t_R_5_1" [fft.cpp:126]   --->   Operation 256 'fsub' 'sub27_i5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 257 [5/5] (7.25ns)   --->   "%sub30_i5_1 = fsub i32 %Stage5_I_1_load, i32 %t_I_5_1" [fft.cpp:127]   --->   Operation 257 'fsub' 'sub30_i5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 258 [5/5] (7.25ns)   --->   "%add33_i5_1 = fadd i32 %Stage5_R_1_load, i32 %t_R_5_1" [fft.cpp:128]   --->   Operation 258 'fadd' 'add33_i5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 259 [5/5] (7.25ns)   --->   "%add36_i5_1 = fadd i32 %Stage5_I_1_load, i32 %t_I_5_1" [fft.cpp:129]   --->   Operation 259 'fadd' 'add36_i5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 260 [5/5] (7.25ns)   --->   "%sub27_i5_2 = fsub i32 %Stage5_R_2_load, i32 %t_R_5_2" [fft.cpp:126]   --->   Operation 260 'fsub' 'sub27_i5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 261 [5/5] (7.25ns)   --->   "%sub30_i5_2 = fsub i32 %Stage5_I_2_load, i32 %t_I_5_2" [fft.cpp:127]   --->   Operation 261 'fsub' 'sub30_i5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 262 [5/5] (7.25ns)   --->   "%add33_i5_2 = fadd i32 %Stage5_R_2_load, i32 %t_R_5_2" [fft.cpp:128]   --->   Operation 262 'fadd' 'add33_i5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 263 [5/5] (7.25ns)   --->   "%add36_i5_2 = fadd i32 %Stage5_I_2_load, i32 %t_I_5_2" [fft.cpp:129]   --->   Operation 263 'fadd' 'add36_i5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 264 [5/5] (7.25ns)   --->   "%sub27_i5_3 = fsub i32 %Stage5_R_3_load, i32 %t_R_5_3" [fft.cpp:126]   --->   Operation 264 'fsub' 'sub27_i5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 265 [5/5] (7.25ns)   --->   "%sub30_i5_3 = fsub i32 %Stage5_I_3_load, i32 %t_I_5_3" [fft.cpp:127]   --->   Operation 265 'fsub' 'sub30_i5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 266 [5/5] (7.25ns)   --->   "%add33_i5_3 = fadd i32 %Stage5_R_3_load, i32 %t_R_5_3" [fft.cpp:128]   --->   Operation 266 'fadd' 'add33_i5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 267 [5/5] (7.25ns)   --->   "%add36_i5_3 = fadd i32 %Stage5_I_3_load, i32 %t_I_5_3" [fft.cpp:129]   --->   Operation 267 'fadd' 'add36_i5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 268 [4/5] (7.25ns)   --->   "%sub27_i5 = fsub i32 %Stage5_R_load, i32 %t_R_5" [fft.cpp:126]   --->   Operation 268 'fsub' 'sub27_i5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 269 [4/5] (7.25ns)   --->   "%sub30_i5 = fsub i32 %Stage5_I_load, i32 %t_I_5" [fft.cpp:127]   --->   Operation 269 'fsub' 'sub30_i5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 270 [4/5] (7.25ns)   --->   "%add33_i5 = fadd i32 %Stage5_R_load, i32 %t_R_5" [fft.cpp:128]   --->   Operation 270 'fadd' 'add33_i5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 271 [4/5] (7.25ns)   --->   "%add36_i5 = fadd i32 %Stage5_I_load, i32 %t_I_5" [fft.cpp:129]   --->   Operation 271 'fadd' 'add36_i5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 272 [4/5] (7.25ns)   --->   "%sub27_i5_1 = fsub i32 %Stage5_R_1_load, i32 %t_R_5_1" [fft.cpp:126]   --->   Operation 272 'fsub' 'sub27_i5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 273 [4/5] (7.25ns)   --->   "%sub30_i5_1 = fsub i32 %Stage5_I_1_load, i32 %t_I_5_1" [fft.cpp:127]   --->   Operation 273 'fsub' 'sub30_i5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 274 [4/5] (7.25ns)   --->   "%add33_i5_1 = fadd i32 %Stage5_R_1_load, i32 %t_R_5_1" [fft.cpp:128]   --->   Operation 274 'fadd' 'add33_i5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 275 [4/5] (7.25ns)   --->   "%add36_i5_1 = fadd i32 %Stage5_I_1_load, i32 %t_I_5_1" [fft.cpp:129]   --->   Operation 275 'fadd' 'add36_i5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 276 [4/5] (7.25ns)   --->   "%sub27_i5_2 = fsub i32 %Stage5_R_2_load, i32 %t_R_5_2" [fft.cpp:126]   --->   Operation 276 'fsub' 'sub27_i5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 277 [4/5] (7.25ns)   --->   "%sub30_i5_2 = fsub i32 %Stage5_I_2_load, i32 %t_I_5_2" [fft.cpp:127]   --->   Operation 277 'fsub' 'sub30_i5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 278 [4/5] (7.25ns)   --->   "%add33_i5_2 = fadd i32 %Stage5_R_2_load, i32 %t_R_5_2" [fft.cpp:128]   --->   Operation 278 'fadd' 'add33_i5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 279 [4/5] (7.25ns)   --->   "%add36_i5_2 = fadd i32 %Stage5_I_2_load, i32 %t_I_5_2" [fft.cpp:129]   --->   Operation 279 'fadd' 'add36_i5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 280 [4/5] (7.25ns)   --->   "%sub27_i5_3 = fsub i32 %Stage5_R_3_load, i32 %t_R_5_3" [fft.cpp:126]   --->   Operation 280 'fsub' 'sub27_i5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 281 [4/5] (7.25ns)   --->   "%sub30_i5_3 = fsub i32 %Stage5_I_3_load, i32 %t_I_5_3" [fft.cpp:127]   --->   Operation 281 'fsub' 'sub30_i5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 282 [4/5] (7.25ns)   --->   "%add33_i5_3 = fadd i32 %Stage5_R_3_load, i32 %t_R_5_3" [fft.cpp:128]   --->   Operation 282 'fadd' 'add33_i5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 283 [4/5] (7.25ns)   --->   "%add36_i5_3 = fadd i32 %Stage5_I_3_load, i32 %t_I_5_3" [fft.cpp:129]   --->   Operation 283 'fadd' 'add36_i5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 284 [3/5] (7.25ns)   --->   "%sub27_i5 = fsub i32 %Stage5_R_load, i32 %t_R_5" [fft.cpp:126]   --->   Operation 284 'fsub' 'sub27_i5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 285 [3/5] (7.25ns)   --->   "%sub30_i5 = fsub i32 %Stage5_I_load, i32 %t_I_5" [fft.cpp:127]   --->   Operation 285 'fsub' 'sub30_i5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 286 [3/5] (7.25ns)   --->   "%add33_i5 = fadd i32 %Stage5_R_load, i32 %t_R_5" [fft.cpp:128]   --->   Operation 286 'fadd' 'add33_i5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 287 [3/5] (7.25ns)   --->   "%add36_i5 = fadd i32 %Stage5_I_load, i32 %t_I_5" [fft.cpp:129]   --->   Operation 287 'fadd' 'add36_i5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 288 [3/5] (7.25ns)   --->   "%sub27_i5_1 = fsub i32 %Stage5_R_1_load, i32 %t_R_5_1" [fft.cpp:126]   --->   Operation 288 'fsub' 'sub27_i5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 289 [3/5] (7.25ns)   --->   "%sub30_i5_1 = fsub i32 %Stage5_I_1_load, i32 %t_I_5_1" [fft.cpp:127]   --->   Operation 289 'fsub' 'sub30_i5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 290 [3/5] (7.25ns)   --->   "%add33_i5_1 = fadd i32 %Stage5_R_1_load, i32 %t_R_5_1" [fft.cpp:128]   --->   Operation 290 'fadd' 'add33_i5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 291 [3/5] (7.25ns)   --->   "%add36_i5_1 = fadd i32 %Stage5_I_1_load, i32 %t_I_5_1" [fft.cpp:129]   --->   Operation 291 'fadd' 'add36_i5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 292 [3/5] (7.25ns)   --->   "%sub27_i5_2 = fsub i32 %Stage5_R_2_load, i32 %t_R_5_2" [fft.cpp:126]   --->   Operation 292 'fsub' 'sub27_i5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 293 [3/5] (7.25ns)   --->   "%sub30_i5_2 = fsub i32 %Stage5_I_2_load, i32 %t_I_5_2" [fft.cpp:127]   --->   Operation 293 'fsub' 'sub30_i5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 294 [3/5] (7.25ns)   --->   "%add33_i5_2 = fadd i32 %Stage5_R_2_load, i32 %t_R_5_2" [fft.cpp:128]   --->   Operation 294 'fadd' 'add33_i5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 295 [3/5] (7.25ns)   --->   "%add36_i5_2 = fadd i32 %Stage5_I_2_load, i32 %t_I_5_2" [fft.cpp:129]   --->   Operation 295 'fadd' 'add36_i5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 296 [3/5] (7.25ns)   --->   "%sub27_i5_3 = fsub i32 %Stage5_R_3_load, i32 %t_R_5_3" [fft.cpp:126]   --->   Operation 296 'fsub' 'sub27_i5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 297 [3/5] (7.25ns)   --->   "%sub30_i5_3 = fsub i32 %Stage5_I_3_load, i32 %t_I_5_3" [fft.cpp:127]   --->   Operation 297 'fsub' 'sub30_i5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 298 [3/5] (7.25ns)   --->   "%add33_i5_3 = fadd i32 %Stage5_R_3_load, i32 %t_R_5_3" [fft.cpp:128]   --->   Operation 298 'fadd' 'add33_i5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 299 [3/5] (7.25ns)   --->   "%add36_i5_3 = fadd i32 %Stage5_I_3_load, i32 %t_I_5_3" [fft.cpp:129]   --->   Operation 299 'fadd' 'add36_i5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 300 [2/5] (7.25ns)   --->   "%sub27_i5 = fsub i32 %Stage5_R_load, i32 %t_R_5" [fft.cpp:126]   --->   Operation 300 'fsub' 'sub27_i5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 301 [2/5] (7.25ns)   --->   "%sub30_i5 = fsub i32 %Stage5_I_load, i32 %t_I_5" [fft.cpp:127]   --->   Operation 301 'fsub' 'sub30_i5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 302 [2/5] (7.25ns)   --->   "%add33_i5 = fadd i32 %Stage5_R_load, i32 %t_R_5" [fft.cpp:128]   --->   Operation 302 'fadd' 'add33_i5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 303 [2/5] (7.25ns)   --->   "%add36_i5 = fadd i32 %Stage5_I_load, i32 %t_I_5" [fft.cpp:129]   --->   Operation 303 'fadd' 'add36_i5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 304 [2/5] (7.25ns)   --->   "%sub27_i5_1 = fsub i32 %Stage5_R_1_load, i32 %t_R_5_1" [fft.cpp:126]   --->   Operation 304 'fsub' 'sub27_i5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 305 [2/5] (7.25ns)   --->   "%sub30_i5_1 = fsub i32 %Stage5_I_1_load, i32 %t_I_5_1" [fft.cpp:127]   --->   Operation 305 'fsub' 'sub30_i5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 306 [2/5] (7.25ns)   --->   "%add33_i5_1 = fadd i32 %Stage5_R_1_load, i32 %t_R_5_1" [fft.cpp:128]   --->   Operation 306 'fadd' 'add33_i5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 307 [2/5] (7.25ns)   --->   "%add36_i5_1 = fadd i32 %Stage5_I_1_load, i32 %t_I_5_1" [fft.cpp:129]   --->   Operation 307 'fadd' 'add36_i5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 308 [2/5] (7.25ns)   --->   "%sub27_i5_2 = fsub i32 %Stage5_R_2_load, i32 %t_R_5_2" [fft.cpp:126]   --->   Operation 308 'fsub' 'sub27_i5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 309 [2/5] (7.25ns)   --->   "%sub30_i5_2 = fsub i32 %Stage5_I_2_load, i32 %t_I_5_2" [fft.cpp:127]   --->   Operation 309 'fsub' 'sub30_i5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 310 [2/5] (7.25ns)   --->   "%add33_i5_2 = fadd i32 %Stage5_R_2_load, i32 %t_R_5_2" [fft.cpp:128]   --->   Operation 310 'fadd' 'add33_i5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 311 [2/5] (7.25ns)   --->   "%add36_i5_2 = fadd i32 %Stage5_I_2_load, i32 %t_I_5_2" [fft.cpp:129]   --->   Operation 311 'fadd' 'add36_i5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 312 [2/5] (7.25ns)   --->   "%sub27_i5_3 = fsub i32 %Stage5_R_3_load, i32 %t_R_5_3" [fft.cpp:126]   --->   Operation 312 'fsub' 'sub27_i5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 313 [2/5] (7.25ns)   --->   "%sub30_i5_3 = fsub i32 %Stage5_I_3_load, i32 %t_I_5_3" [fft.cpp:127]   --->   Operation 313 'fsub' 'sub30_i5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 314 [2/5] (7.25ns)   --->   "%add33_i5_3 = fadd i32 %Stage5_R_3_load, i32 %t_R_5_3" [fft.cpp:128]   --->   Operation 314 'fadd' 'add33_i5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 315 [2/5] (7.25ns)   --->   "%add36_i5_3 = fadd i32 %Stage5_I_3_load, i32 %t_I_5_3" [fft.cpp:129]   --->   Operation 315 'fadd' 'add36_i5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 316 [1/5] (7.25ns)   --->   "%sub27_i5 = fsub i32 %Stage5_R_load, i32 %t_R_5" [fft.cpp:126]   --->   Operation 316 'fsub' 'sub27_i5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 317 [1/5] (7.25ns)   --->   "%sub30_i5 = fsub i32 %Stage5_I_load, i32 %t_I_5" [fft.cpp:127]   --->   Operation 317 'fsub' 'sub30_i5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 318 [1/5] (7.25ns)   --->   "%add33_i5 = fadd i32 %Stage5_R_load, i32 %t_R_5" [fft.cpp:128]   --->   Operation 318 'fadd' 'add33_i5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 319 [1/5] (7.25ns)   --->   "%add36_i5 = fadd i32 %Stage5_I_load, i32 %t_I_5" [fft.cpp:129]   --->   Operation 319 'fadd' 'add36_i5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 320 [1/5] (7.25ns)   --->   "%sub27_i5_1 = fsub i32 %Stage5_R_1_load, i32 %t_R_5_1" [fft.cpp:126]   --->   Operation 320 'fsub' 'sub27_i5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 321 [1/5] (7.25ns)   --->   "%sub30_i5_1 = fsub i32 %Stage5_I_1_load, i32 %t_I_5_1" [fft.cpp:127]   --->   Operation 321 'fsub' 'sub30_i5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 322 [1/5] (7.25ns)   --->   "%add33_i5_1 = fadd i32 %Stage5_R_1_load, i32 %t_R_5_1" [fft.cpp:128]   --->   Operation 322 'fadd' 'add33_i5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 323 [1/5] (7.25ns)   --->   "%add36_i5_1 = fadd i32 %Stage5_I_1_load, i32 %t_I_5_1" [fft.cpp:129]   --->   Operation 323 'fadd' 'add36_i5_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 324 [1/5] (7.25ns)   --->   "%sub27_i5_2 = fsub i32 %Stage5_R_2_load, i32 %t_R_5_2" [fft.cpp:126]   --->   Operation 324 'fsub' 'sub27_i5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 325 [1/5] (7.25ns)   --->   "%sub30_i5_2 = fsub i32 %Stage5_I_2_load, i32 %t_I_5_2" [fft.cpp:127]   --->   Operation 325 'fsub' 'sub30_i5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 326 [1/5] (7.25ns)   --->   "%add33_i5_2 = fadd i32 %Stage5_R_2_load, i32 %t_R_5_2" [fft.cpp:128]   --->   Operation 326 'fadd' 'add33_i5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 327 [1/5] (7.25ns)   --->   "%add36_i5_2 = fadd i32 %Stage5_I_2_load, i32 %t_I_5_2" [fft.cpp:129]   --->   Operation 327 'fadd' 'add36_i5_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 328 [1/5] (7.25ns)   --->   "%sub27_i5_3 = fsub i32 %Stage5_R_3_load, i32 %t_R_5_3" [fft.cpp:126]   --->   Operation 328 'fsub' 'sub27_i5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 329 [1/5] (7.25ns)   --->   "%sub30_i5_3 = fsub i32 %Stage5_I_3_load, i32 %t_I_5_3" [fft.cpp:127]   --->   Operation 329 'fsub' 'sub30_i5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 330 [1/5] (7.25ns)   --->   "%add33_i5_3 = fadd i32 %Stage5_R_3_load, i32 %t_R_5_3" [fft.cpp:128]   --->   Operation 330 'fadd' 'add33_i5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 331 [1/5] (7.25ns)   --->   "%add36_i5_3 = fadd i32 %Stage5_I_3_load, i32 %t_I_5_3" [fft.cpp:129]   --->   Operation 331 'fadd' 'add36_i5_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 332 [1/1] (0.00ns)   --->   "%Stage6_R_addr = getelementptr i32 %Stage6_R, i64 0, i64 %zext_ln120" [fft.cpp:126]   --->   Operation 332 'getelementptr' 'Stage6_R_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 333 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sub27_i5, i8 %Stage6_R_addr" [fft.cpp:126]   --->   Operation 333 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 334 [1/1] (0.00ns)   --->   "%Stage6_I_addr = getelementptr i32 %Stage6_I, i64 0, i64 %zext_ln120" [fft.cpp:127]   --->   Operation 334 'getelementptr' 'Stage6_I_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 335 [1/1] (3.25ns)   --->   "%store_ln127 = store i32 %sub30_i5, i8 %Stage6_I_addr" [fft.cpp:127]   --->   Operation 335 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 336 [1/1] (0.00ns)   --->   "%Stage6_R_1_addr = getelementptr i32 %Stage6_R_1, i64 0, i64 %zext_ln120_11" [fft.cpp:126]   --->   Operation 336 'getelementptr' 'Stage6_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 337 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sub27_i5_1, i8 %Stage6_R_1_addr" [fft.cpp:126]   --->   Operation 337 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 338 [1/1] (0.00ns)   --->   "%Stage6_I_1_addr = getelementptr i32 %Stage6_I_1, i64 0, i64 %zext_ln120_11" [fft.cpp:127]   --->   Operation 338 'getelementptr' 'Stage6_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 339 [1/1] (3.25ns)   --->   "%store_ln127 = store i32 %sub30_i5_1, i8 %Stage6_I_1_addr" [fft.cpp:127]   --->   Operation 339 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 340 [1/1] (0.00ns)   --->   "%Stage6_R_2_addr = getelementptr i32 %Stage6_R_2, i64 0, i64 %zext_ln120_12" [fft.cpp:126]   --->   Operation 340 'getelementptr' 'Stage6_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 341 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sub27_i5_2, i8 %Stage6_R_2_addr" [fft.cpp:126]   --->   Operation 341 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 342 [1/1] (0.00ns)   --->   "%Stage6_I_2_addr = getelementptr i32 %Stage6_I_2, i64 0, i64 %zext_ln120_12" [fft.cpp:127]   --->   Operation 342 'getelementptr' 'Stage6_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 343 [1/1] (3.25ns)   --->   "%store_ln127 = store i32 %sub30_i5_2, i8 %Stage6_I_2_addr" [fft.cpp:127]   --->   Operation 343 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 344 [1/1] (0.00ns)   --->   "%Stage6_R_3_addr = getelementptr i32 %Stage6_R_3, i64 0, i64 %zext_ln120_13" [fft.cpp:126]   --->   Operation 344 'getelementptr' 'Stage6_R_3_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 345 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sub27_i5_3, i8 %Stage6_R_3_addr" [fft.cpp:126]   --->   Operation 345 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 346 [1/1] (0.00ns)   --->   "%Stage6_I_3_addr = getelementptr i32 %Stage6_I_3, i64 0, i64 %zext_ln120_13" [fft.cpp:127]   --->   Operation 346 'getelementptr' 'Stage6_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 347 [1/1] (3.25ns)   --->   "%store_ln127 = store i32 %sub30_i5_3, i8 %Stage6_I_3_addr" [fft.cpp:127]   --->   Operation 347 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 367 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 367 'ret' 'ret_ln0' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 348 [1/1] (0.00ns)   --->   "%specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [fft.cpp:111]   --->   Operation 348 'specpipeline' 'specpipeline_ln111' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 349 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [fft.cpp:109]   --->   Operation 349 'specloopname' 'specloopname_ln109' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 350 [1/1] (0.00ns)   --->   "%Stage6_R_addr_1 = getelementptr i32 %Stage6_R, i64 0, i64 %zext_ln118" [fft.cpp:128]   --->   Operation 350 'getelementptr' 'Stage6_R_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 351 [1/1] (3.25ns)   --->   "%store_ln128 = store i32 %add33_i5, i8 %Stage6_R_addr_1" [fft.cpp:128]   --->   Operation 351 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 352 [1/1] (0.00ns)   --->   "%Stage6_I_addr_1 = getelementptr i32 %Stage6_I, i64 0, i64 %zext_ln118" [fft.cpp:129]   --->   Operation 352 'getelementptr' 'Stage6_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 353 [1/1] (3.25ns)   --->   "%store_ln129 = store i32 %add36_i5, i8 %Stage6_I_addr_1" [fft.cpp:129]   --->   Operation 353 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 354 [1/1] (0.00ns)   --->   "%Stage6_R_1_addr_1 = getelementptr i32 %Stage6_R_1, i64 0, i64 %zext_ln118_14" [fft.cpp:128]   --->   Operation 354 'getelementptr' 'Stage6_R_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 355 [1/1] (3.25ns)   --->   "%store_ln128 = store i32 %add33_i5_1, i8 %Stage6_R_1_addr_1" [fft.cpp:128]   --->   Operation 355 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 356 [1/1] (0.00ns)   --->   "%Stage6_I_1_addr_1 = getelementptr i32 %Stage6_I_1, i64 0, i64 %zext_ln118_14" [fft.cpp:129]   --->   Operation 356 'getelementptr' 'Stage6_I_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 357 [1/1] (3.25ns)   --->   "%store_ln129 = store i32 %add36_i5_1, i8 %Stage6_I_1_addr_1" [fft.cpp:129]   --->   Operation 357 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 358 [1/1] (0.00ns)   --->   "%Stage6_R_2_addr_1 = getelementptr i32 %Stage6_R_2, i64 0, i64 %zext_ln118_15" [fft.cpp:128]   --->   Operation 358 'getelementptr' 'Stage6_R_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 359 [1/1] (3.25ns)   --->   "%store_ln128 = store i32 %add33_i5_2, i8 %Stage6_R_2_addr_1" [fft.cpp:128]   --->   Operation 359 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 360 [1/1] (0.00ns)   --->   "%Stage6_I_2_addr_1 = getelementptr i32 %Stage6_I_2, i64 0, i64 %zext_ln118_15" [fft.cpp:129]   --->   Operation 360 'getelementptr' 'Stage6_I_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 361 [1/1] (3.25ns)   --->   "%store_ln129 = store i32 %add36_i5_2, i8 %Stage6_I_2_addr_1" [fft.cpp:129]   --->   Operation 361 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 362 [1/1] (0.00ns)   --->   "%Stage6_R_3_addr_1 = getelementptr i32 %Stage6_R_3, i64 0, i64 %zext_ln118_16" [fft.cpp:128]   --->   Operation 362 'getelementptr' 'Stage6_R_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 363 [1/1] (3.25ns)   --->   "%store_ln128 = store i32 %add33_i5_3, i8 %Stage6_R_3_addr_1" [fft.cpp:128]   --->   Operation 363 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 364 [1/1] (0.00ns)   --->   "%Stage6_I_3_addr_1 = getelementptr i32 %Stage6_I_3, i64 0, i64 %zext_ln118_16" [fft.cpp:129]   --->   Operation 364 'getelementptr' 'Stage6_I_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 365 [1/1] (3.25ns)   --->   "%store_ln129 = store i32 %add36_i5_3, i8 %Stage6_I_3_addr_1" [fft.cpp:129]   --->   Operation 365 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.inc.i198.0" [fft.cpp:109]   --->   Operation 366 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.81ns
The critical path consists of the following:
	'alloca' operation ('i_10_0') [19]  (0 ns)
	'load' operation ('i_10_0_load') on local variable 'i_10_0' [23]  (0 ns)
	'or' operation ('or_ln109_11', fft.cpp:109) [73]  (0 ns)
	'add' operation ('add_ln115_11', fft.cpp:115) [82]  (1.82 ns)
	'add' operation ('add_ln116_10', fft.cpp:116) [83]  (1.73 ns)
	'getelementptr' operation ('Stage5_R_1_addr_1', fft.cpp:120) [92]  (0 ns)
	'load' operation ('Stage5_R_1_load_1', fft.cpp:120) on array 'Stage5_R_1' [93]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('W_real_load_8', fft.cpp:113) on array 'W_real' [35]  (3.25 ns)

 <State 3>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul22_i4', fft.cpp:123) [55]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul22_i4', fft.cpp:123) [55]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul22_i4', fft.cpp:123) [55]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul22_i4', fft.cpp:123) [55]  (5.7 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('t_R_5', fft.cpp:123) [57]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('t_R_5', fft.cpp:123) [57]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('t_R_5', fft.cpp:123) [57]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('t_R_5', fft.cpp:123) [57]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('t_R_5', fft.cpp:123) [57]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub27_i5', fft.cpp:126) [61]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub27_i5', fft.cpp:126) [61]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub27_i5', fft.cpp:126) [61]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub27_i5', fft.cpp:126) [61]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub27_i5', fft.cpp:126) [61]  (7.26 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Stage6_R_addr', fft.cpp:126) [62]  (0 ns)
	'store' operation ('store_ln126', fft.cpp:126) of variable 'sub27_i5', fft.cpp:126 on array 'Stage6_R' [64]  (3.25 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Stage6_R_addr_1', fft.cpp:128) [68]  (0 ns)
	'store' operation ('store_ln128', fft.cpp:128) of variable 'add33_i5', fft.cpp:128 on array 'Stage6_R' [70]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
