/* Generated by Yosys 0.38 (git sha1 808ba3ebe, gcc 11.2.1 -fPIC -Os) */

module TDP_RAM18KX2_primitive_inst(WEN_A1, WEN_B1, REN_A1, REN_B1, CLK_A1, CLK_B1, BE_A1, BE_B1, ADDR_A1, ADDR_B1, WDATA_A1, WPARITY_A1, WDATA_B1, WPARITY_B1, RDATA_A1, RPARITY_A1, RDATA_B1, RPARITY_B1, WEN_A2, WEN_B2, REN_A2
, REN_B2, CLK_A2, CLK_B2, BE_A2, BE_B2, ADDR_A2, ADDR_B2, WDATA_A2, WPARITY_A2, WDATA_B2, WPARITY_B2, RDATA_A2, RPARITY_A2, RDATA_B2, RPARITY_B2);
  input [13:0] ADDR_A1;
  input [13:0] ADDR_A2;
  input [13:0] ADDR_B1;
  input [13:0] ADDR_B2;
  input [1:0] BE_A1;
  input [1:0] BE_A2;
  input [1:0] BE_B1;
  input [1:0] BE_B2;
  input CLK_A1;
  input CLK_A2;
  input CLK_B1;
  input CLK_B2;
  output [15:0] RDATA_A1;
  output [15:0] RDATA_A2;
  output [15:0] RDATA_B1;
  output [15:0] RDATA_B2;
  input REN_A1;
  input REN_A2;
  input REN_B1;
  input REN_B2;
  output [1:0] RPARITY_A1;
  output [1:0] RPARITY_A2;
  output [1:0] RPARITY_B1;
  output [1:0] RPARITY_B2;
  input [15:0] WDATA_A1;
  input [15:0] WDATA_A2;
  input [15:0] WDATA_B1;
  input [15:0] WDATA_B2;
  input WEN_A1;
  input WEN_A2;
  input WEN_B1;
  input WEN_B2;
  input [1:0] WPARITY_A1;
  input [1:0] WPARITY_A2;
  input [1:0] WPARITY_B1;
  input [1:0] WPARITY_B2;
  wire \$auto$clkbufmap.cc:317:execute$398 ;
  wire \$auto$clkbufmap.cc:317:execute$401 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:12.16-12.23" *)
  wire [13:0] \$auto$rs_design_edit.cc:1146:execute$773.ADDR_A1 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:30.16-30.23" *)
  wire [13:0] \$auto$rs_design_edit.cc:1146:execute$773.ADDR_A2 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:13.16-13.23" *)
  wire [13:0] \$auto$rs_design_edit.cc:1146:execute$773.ADDR_B1 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:31.16-31.23" *)
  wire [13:0] \$auto$rs_design_edit.cc:1146:execute$773.ADDR_B2 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:10.15-10.20" *)
  wire [1:0] \$auto$rs_design_edit.cc:1146:execute$773.BE_A1 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:28.15-28.20" *)
  wire [1:0] \$auto$rs_design_edit.cc:1146:execute$773.BE_A2 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:11.15-11.20" *)
  wire [1:0] \$auto$rs_design_edit.cc:1146:execute$773.BE_B1 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:29.15-29.20" *)
  wire [1:0] \$auto$rs_design_edit.cc:1146:execute$773.BE_B2 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:8.9-8.15" *)
  wire \$auto$rs_design_edit.cc:1146:execute$773.CLK_A1 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:26.9-26.15" *)
  wire \$auto$rs_design_edit.cc:1146:execute$773.CLK_A2 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:9.9-9.15" *)
  wire \$auto$rs_design_edit.cc:1146:execute$773.CLK_B1 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:27.9-27.15" *)
  wire \$auto$rs_design_edit.cc:1146:execute$773.CLK_B2 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:18.21-18.29" *)
  wire [15:0] \$auto$rs_design_edit.cc:1146:execute$773.RDATA_A1 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:36.21-36.29" *)
  wire [15:0] \$auto$rs_design_edit.cc:1146:execute$773.RDATA_A2 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:20.21-20.29" *)
  wire [15:0] \$auto$rs_design_edit.cc:1146:execute$773.RDATA_B1 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:38.21-38.29" *)
  wire [15:0] \$auto$rs_design_edit.cc:1146:execute$773.RDATA_B2 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:6.9-6.15" *)
  wire \$auto$rs_design_edit.cc:1146:execute$773.REN_A1 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:24.9-24.15" *)
  wire \$auto$rs_design_edit.cc:1146:execute$773.REN_A2 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:7.9-7.15" *)
  wire \$auto$rs_design_edit.cc:1146:execute$773.REN_B1 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:25.9-25.15" *)
  wire \$auto$rs_design_edit.cc:1146:execute$773.REN_B2 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:19.20-19.30" *)
  wire [1:0] \$auto$rs_design_edit.cc:1146:execute$773.RPARITY_A1 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:37.20-37.30" *)
  wire [1:0] \$auto$rs_design_edit.cc:1146:execute$773.RPARITY_A2 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:21.20-21.30" *)
  wire [1:0] \$auto$rs_design_edit.cc:1146:execute$773.RPARITY_B1 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:39.20-39.30" *)
  wire [1:0] \$auto$rs_design_edit.cc:1146:execute$773.RPARITY_B2 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:14.16-14.24" *)
  wire [15:0] \$auto$rs_design_edit.cc:1146:execute$773.WDATA_A1 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:32.16-32.24" *)
  wire [15:0] \$auto$rs_design_edit.cc:1146:execute$773.WDATA_A2 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:16.16-16.24" *)
  wire [15:0] \$auto$rs_design_edit.cc:1146:execute$773.WDATA_B1 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:34.16-34.24" *)
  wire [15:0] \$auto$rs_design_edit.cc:1146:execute$773.WDATA_B2 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:4.9-4.15" *)
  wire \$auto$rs_design_edit.cc:1146:execute$773.WEN_A1 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:22.9-22.15" *)
  wire \$auto$rs_design_edit.cc:1146:execute$773.WEN_A2 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:5.9-5.15" *)
  wire \$auto$rs_design_edit.cc:1146:execute$773.WEN_B1 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:23.9-23.15" *)
  wire \$auto$rs_design_edit.cc:1146:execute$773.WEN_B2 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:15.15-15.25" *)
  wire [1:0] \$auto$rs_design_edit.cc:1146:execute$773.WPARITY_A1 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:33.15-33.25" *)
  wire [1:0] \$auto$rs_design_edit.cc:1146:execute$773.WPARITY_A2 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:17.15-17.25" *)
  wire [1:0] \$auto$rs_design_edit.cc:1146:execute$773.WPARITY_B1 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:35.15-35.25" *)
  wire [1:0] \$auto$rs_design_edit.cc:1146:execute$773.WPARITY_B2 ;
  wire \$auto$rs_design_edit.cc:878:execute$624 ;
  wire \$auto$rs_design_edit.cc:878:execute$625 ;
  wire \$auto$rs_design_edit.cc:878:execute$626 ;
  wire \$auto$rs_design_edit.cc:878:execute$627 ;
  wire \$auto$rs_design_edit.cc:878:execute$628 ;
  wire \$auto$rs_design_edit.cc:878:execute$629 ;
  wire \$auto$rs_design_edit.cc:878:execute$630 ;
  wire \$auto$rs_design_edit.cc:878:execute$631 ;
  wire \$auto$rs_design_edit.cc:878:execute$632 ;
  wire \$auto$rs_design_edit.cc:878:execute$633 ;
  wire \$auto$rs_design_edit.cc:878:execute$634 ;
  wire \$auto$rs_design_edit.cc:878:execute$635 ;
  wire \$auto$rs_design_edit.cc:878:execute$636 ;
  wire \$auto$rs_design_edit.cc:878:execute$637 ;
  wire \$auto$rs_design_edit.cc:878:execute$638 ;
  wire \$auto$rs_design_edit.cc:878:execute$639 ;
  wire \$auto$rs_design_edit.cc:878:execute$640 ;
  wire \$auto$rs_design_edit.cc:878:execute$641 ;
  wire \$auto$rs_design_edit.cc:878:execute$642 ;
  wire \$auto$rs_design_edit.cc:878:execute$643 ;
  wire \$auto$rs_design_edit.cc:878:execute$644 ;
  wire \$auto$rs_design_edit.cc:878:execute$645 ;
  wire \$auto$rs_design_edit.cc:878:execute$646 ;
  wire \$auto$rs_design_edit.cc:878:execute$647 ;
  wire \$auto$rs_design_edit.cc:878:execute$648 ;
  wire \$auto$rs_design_edit.cc:878:execute$649 ;
  wire \$auto$rs_design_edit.cc:878:execute$650 ;
  wire \$auto$rs_design_edit.cc:878:execute$651 ;
  wire \$auto$rs_design_edit.cc:878:execute$652 ;
  wire \$auto$rs_design_edit.cc:878:execute$653 ;
  wire \$auto$rs_design_edit.cc:878:execute$654 ;
  wire \$auto$rs_design_edit.cc:878:execute$655 ;
  wire \$auto$rs_design_edit.cc:878:execute$656 ;
  wire \$auto$rs_design_edit.cc:878:execute$657 ;
  wire \$auto$rs_design_edit.cc:878:execute$658 ;
  wire \$auto$rs_design_edit.cc:878:execute$659 ;
  wire \$auto$rs_design_edit.cc:878:execute$660 ;
  wire \$auto$rs_design_edit.cc:878:execute$661 ;
  wire \$auto$rs_design_edit.cc:878:execute$662 ;
  wire \$auto$rs_design_edit.cc:878:execute$663 ;
  wire \$auto$rs_design_edit.cc:878:execute$664 ;
  wire \$auto$rs_design_edit.cc:878:execute$665 ;
  wire \$auto$rs_design_edit.cc:878:execute$666 ;
  wire \$auto$rs_design_edit.cc:878:execute$667 ;
  wire \$auto$rs_design_edit.cc:878:execute$668 ;
  wire \$auto$rs_design_edit.cc:878:execute$669 ;
  wire \$auto$rs_design_edit.cc:878:execute$670 ;
  wire \$auto$rs_design_edit.cc:878:execute$671 ;
  wire \$auto$rs_design_edit.cc:878:execute$672 ;
  wire \$auto$rs_design_edit.cc:878:execute$673 ;
  wire \$auto$rs_design_edit.cc:878:execute$674 ;
  wire \$auto$rs_design_edit.cc:878:execute$675 ;
  wire \$auto$rs_design_edit.cc:878:execute$676 ;
  wire \$auto$rs_design_edit.cc:878:execute$677 ;
  wire \$auto$rs_design_edit.cc:878:execute$678 ;
  wire \$auto$rs_design_edit.cc:878:execute$679 ;
  wire \$auto$rs_design_edit.cc:878:execute$680 ;
  wire \$auto$rs_design_edit.cc:878:execute$681 ;
  wire \$auto$rs_design_edit.cc:878:execute$682 ;
  wire \$auto$rs_design_edit.cc:878:execute$683 ;
  wire \$auto$rs_design_edit.cc:878:execute$684 ;
  wire \$auto$rs_design_edit.cc:878:execute$685 ;
  wire \$auto$rs_design_edit.cc:878:execute$686 ;
  wire \$auto$rs_design_edit.cc:878:execute$687 ;
  wire \$auto$rs_design_edit.cc:878:execute$688 ;
  wire \$auto$rs_design_edit.cc:878:execute$689 ;
  wire \$auto$rs_design_edit.cc:878:execute$690 ;
  wire \$auto$rs_design_edit.cc:878:execute$691 ;
  wire \$auto$rs_design_edit.cc:878:execute$692 ;
  wire \$auto$rs_design_edit.cc:878:execute$693 ;
  wire \$auto$rs_design_edit.cc:878:execute$694 ;
  wire \$auto$rs_design_edit.cc:878:execute$695 ;
  wire \$auto$rs_design_edit.cc:878:execute$696 ;
  wire \$auto$rs_design_edit.cc:878:execute$697 ;
  wire \$auto$rs_design_edit.cc:878:execute$698 ;
  wire \$auto$rs_design_edit.cc:878:execute$699 ;
  wire \$auto$rs_design_edit.cc:878:execute$700 ;
  wire \$auto$rs_design_edit.cc:878:execute$701 ;
  wire \$auto$rs_design_edit.cc:878:execute$702 ;
  wire \$auto$rs_design_edit.cc:878:execute$703 ;
  wire \$auto$rs_design_edit.cc:878:execute$704 ;
  wire \$auto$rs_design_edit.cc:878:execute$705 ;
  wire \$auto$rs_design_edit.cc:878:execute$706 ;
  wire \$auto$rs_design_edit.cc:878:execute$707 ;
  wire \$auto$rs_design_edit.cc:878:execute$708 ;
  wire \$auto$rs_design_edit.cc:878:execute$709 ;
  wire \$auto$rs_design_edit.cc:878:execute$710 ;
  wire \$auto$rs_design_edit.cc:878:execute$711 ;
  wire \$auto$rs_design_edit.cc:878:execute$712 ;
  wire \$auto$rs_design_edit.cc:878:execute$713 ;
  wire \$auto$rs_design_edit.cc:878:execute$714 ;
  wire \$auto$rs_design_edit.cc:878:execute$715 ;
  wire \$auto$rs_design_edit.cc:878:execute$716 ;
  wire \$auto$rs_design_edit.cc:878:execute$717 ;
  wire \$auto$rs_design_edit.cc:878:execute$718 ;
  wire \$auto$rs_design_edit.cc:878:execute$719 ;
  wire \$auto$rs_design_edit.cc:878:execute$720 ;
  wire \$auto$rs_design_edit.cc:878:execute$721 ;
  wire \$auto$rs_design_edit.cc:878:execute$722 ;
  wire \$auto$rs_design_edit.cc:878:execute$723 ;
  wire \$auto$rs_design_edit.cc:878:execute$724 ;
  wire \$auto$rs_design_edit.cc:878:execute$725 ;
  wire \$auto$rs_design_edit.cc:878:execute$726 ;
  wire \$auto$rs_design_edit.cc:878:execute$727 ;
  wire \$auto$rs_design_edit.cc:878:execute$728 ;
  wire \$auto$rs_design_edit.cc:878:execute$729 ;
  wire \$auto$rs_design_edit.cc:878:execute$730 ;
  wire \$auto$rs_design_edit.cc:878:execute$731 ;
  wire \$auto$rs_design_edit.cc:878:execute$732 ;
  wire \$auto$rs_design_edit.cc:878:execute$733 ;
  wire \$auto$rs_design_edit.cc:878:execute$734 ;
  wire \$auto$rs_design_edit.cc:878:execute$735 ;
  wire \$auto$rs_design_edit.cc:878:execute$736 ;
  wire \$auto$rs_design_edit.cc:878:execute$737 ;
  wire \$auto$rs_design_edit.cc:878:execute$738 ;
  wire \$auto$rs_design_edit.cc:878:execute$739 ;
  wire \$auto$rs_design_edit.cc:878:execute$740 ;
  wire \$auto$rs_design_edit.cc:878:execute$741 ;
  wire \$auto$rs_design_edit.cc:878:execute$742 ;
  wire \$auto$rs_design_edit.cc:878:execute$743 ;
  wire \$auto$rs_design_edit.cc:878:execute$744 ;
  wire \$auto$rs_design_edit.cc:878:execute$745 ;
  wire \$auto$rs_design_edit.cc:878:execute$746 ;
  wire \$auto$rs_design_edit.cc:878:execute$747 ;
  wire \$auto$rs_design_edit.cc:878:execute$748 ;
  wire \$auto$rs_design_edit.cc:878:execute$749 ;
  wire \$auto$rs_design_edit.cc:878:execute$750 ;
  wire \$auto$rs_design_edit.cc:878:execute$751 ;
  wire \$auto$rs_design_edit.cc:878:execute$752 ;
  wire \$auto$rs_design_edit.cc:878:execute$753 ;
  wire \$auto$rs_design_edit.cc:878:execute$754 ;
  wire \$auto$rs_design_edit.cc:878:execute$755 ;
  wire \$auto$rs_design_edit.cc:878:execute$756 ;
  wire \$auto$rs_design_edit.cc:878:execute$757 ;
  wire \$auto$rs_design_edit.cc:878:execute$758 ;
  wire \$auto$rs_design_edit.cc:878:execute$759 ;
  wire \$auto$rs_design_edit.cc:878:execute$760 ;
  wire \$auto$rs_design_edit.cc:878:execute$761 ;
  wire \$auto$rs_design_edit.cc:878:execute$762 ;
  wire \$auto$rs_design_edit.cc:878:execute$763 ;
  wire \$auto$rs_design_edit.cc:878:execute$764 ;
  wire \$auto$rs_design_edit.cc:878:execute$765 ;
  wire \$auto$rs_design_edit.cc:878:execute$766 ;
  wire \$auto$rs_design_edit.cc:878:execute$767 ;
  wire \$auto$rs_design_edit.cc:878:execute$768 ;
  wire \$auto$rs_design_edit.cc:878:execute$769 ;
  wire \$auto$rs_design_edit.cc:878:execute$770 ;
  wire \$auto$rs_design_edit.cc:878:execute$771 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$clkbufmap.cc:317:execute$398 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$clkbufmap.cc:317:execute$401 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$624 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$625 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$626 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$627 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$628 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$629 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$630 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$631 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$632 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$633 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$634 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$635 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$636 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$637 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$638 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$639 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$640 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$641 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$642 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$643 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$644 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$645 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$646 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$647 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$648 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$649 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$650 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$651 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$652 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$653 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$654 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$655 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$656 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$657 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$658 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$659 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$660 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$661 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$662 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$663 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$664 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$665 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$666 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$667 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$668 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$669 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$670 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$671 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$672 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$673 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$674 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$675 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$676 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$677 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$678 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$679 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$680 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$681 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$682 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$683 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$684 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$685 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$686 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$687 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$688 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$689 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$690 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$691 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$692 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$693 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$694 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$695 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$696 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$697 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$698 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$699 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$700 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$701 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$702 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$703 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$704 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$705 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$706 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$707 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$708 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$709 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$710 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$711 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$712 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$713 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$714 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$715 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$716 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$717 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$718 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$719 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$720 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$721 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$722 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$723 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$724 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$725 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$726 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$727 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$728 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$729 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$730 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$731 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$732 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$733 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$734 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$735 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$736 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$737 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$738 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$739 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$740 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$741 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$742 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$743 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$744 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$745 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$746 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$747 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$748 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$749 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$750 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$751 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$752 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$753 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$754 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$755 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$756 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$757 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$758 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$759 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$760 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$761 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$762 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$763 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$764 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$765 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$766 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$767 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$768 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$769 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$770 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$771 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$BE_A1[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$BE_A1[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$BE_A2[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$BE_A2[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$BE_B1[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$BE_B1[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$BE_B2[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$BE_B2[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$CLK_A1 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$CLK_A2 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$CLK_B1 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$CLK_B2 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$REN_A1 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$REN_A2 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$REN_B1 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$REN_B2 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RPARITY_A1[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RPARITY_A1[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RPARITY_A2[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RPARITY_A2[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RPARITY_B1[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RPARITY_B1[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RPARITY_B2[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RPARITY_B2[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WEN_A1 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WEN_A2 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WEN_B1 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WEN_B2 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WPARITY_A1[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WPARITY_A1[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WPARITY_A2[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WPARITY_A2[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WPARITY_B1[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WPARITY_B1[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WPARITY_B2[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WPARITY_B2[1] ;
  wire \$iopadmap$ADDR_A1[0] ;
  wire \$iopadmap$ADDR_A1[10] ;
  wire \$iopadmap$ADDR_A1[11] ;
  wire \$iopadmap$ADDR_A1[12] ;
  wire \$iopadmap$ADDR_A1[13] ;
  wire \$iopadmap$ADDR_A1[1] ;
  wire \$iopadmap$ADDR_A1[2] ;
  wire \$iopadmap$ADDR_A1[3] ;
  wire \$iopadmap$ADDR_A1[4] ;
  wire \$iopadmap$ADDR_A1[5] ;
  wire \$iopadmap$ADDR_A1[6] ;
  wire \$iopadmap$ADDR_A1[7] ;
  wire \$iopadmap$ADDR_A1[8] ;
  wire \$iopadmap$ADDR_A1[9] ;
  wire \$iopadmap$ADDR_A2[0] ;
  wire \$iopadmap$ADDR_A2[10] ;
  wire \$iopadmap$ADDR_A2[11] ;
  wire \$iopadmap$ADDR_A2[12] ;
  wire \$iopadmap$ADDR_A2[13] ;
  wire \$iopadmap$ADDR_A2[1] ;
  wire \$iopadmap$ADDR_A2[2] ;
  wire \$iopadmap$ADDR_A2[3] ;
  wire \$iopadmap$ADDR_A2[4] ;
  wire \$iopadmap$ADDR_A2[5] ;
  wire \$iopadmap$ADDR_A2[6] ;
  wire \$iopadmap$ADDR_A2[7] ;
  wire \$iopadmap$ADDR_A2[8] ;
  wire \$iopadmap$ADDR_A2[9] ;
  wire \$iopadmap$ADDR_B1[0] ;
  wire \$iopadmap$ADDR_B1[10] ;
  wire \$iopadmap$ADDR_B1[11] ;
  wire \$iopadmap$ADDR_B1[12] ;
  wire \$iopadmap$ADDR_B1[13] ;
  wire \$iopadmap$ADDR_B1[1] ;
  wire \$iopadmap$ADDR_B1[2] ;
  wire \$iopadmap$ADDR_B1[3] ;
  wire \$iopadmap$ADDR_B1[4] ;
  wire \$iopadmap$ADDR_B1[5] ;
  wire \$iopadmap$ADDR_B1[6] ;
  wire \$iopadmap$ADDR_B1[7] ;
  wire \$iopadmap$ADDR_B1[8] ;
  wire \$iopadmap$ADDR_B1[9] ;
  wire \$iopadmap$ADDR_B2[0] ;
  wire \$iopadmap$ADDR_B2[10] ;
  wire \$iopadmap$ADDR_B2[11] ;
  wire \$iopadmap$ADDR_B2[12] ;
  wire \$iopadmap$ADDR_B2[13] ;
  wire \$iopadmap$ADDR_B2[1] ;
  wire \$iopadmap$ADDR_B2[2] ;
  wire \$iopadmap$ADDR_B2[3] ;
  wire \$iopadmap$ADDR_B2[4] ;
  wire \$iopadmap$ADDR_B2[5] ;
  wire \$iopadmap$ADDR_B2[6] ;
  wire \$iopadmap$ADDR_B2[7] ;
  wire \$iopadmap$ADDR_B2[8] ;
  wire \$iopadmap$ADDR_B2[9] ;
  wire \$iopadmap$BE_A1[0] ;
  wire \$iopadmap$BE_A1[1] ;
  wire \$iopadmap$BE_A2[0] ;
  wire \$iopadmap$BE_A2[1] ;
  wire \$iopadmap$BE_B1[0] ;
  wire \$iopadmap$BE_B1[1] ;
  wire \$iopadmap$BE_B2[0] ;
  wire \$iopadmap$BE_B2[1] ;
  wire \$iopadmap$CLK_A1 ;
  wire \$iopadmap$CLK_A2 ;
  wire \$iopadmap$CLK_B1 ;
  wire \$iopadmap$CLK_B2 ;
  wire \$iopadmap$RDATA_A1[0] ;
  wire \$iopadmap$RDATA_A1[10] ;
  wire \$iopadmap$RDATA_A1[11] ;
  wire \$iopadmap$RDATA_A1[12] ;
  wire \$iopadmap$RDATA_A1[13] ;
  wire \$iopadmap$RDATA_A1[14] ;
  wire \$iopadmap$RDATA_A1[15] ;
  wire \$iopadmap$RDATA_A1[1] ;
  wire \$iopadmap$RDATA_A1[2] ;
  wire \$iopadmap$RDATA_A1[3] ;
  wire \$iopadmap$RDATA_A1[4] ;
  wire \$iopadmap$RDATA_A1[5] ;
  wire \$iopadmap$RDATA_A1[6] ;
  wire \$iopadmap$RDATA_A1[7] ;
  wire \$iopadmap$RDATA_A1[8] ;
  wire \$iopadmap$RDATA_A1[9] ;
  wire \$iopadmap$RDATA_A2[0] ;
  wire \$iopadmap$RDATA_A2[10] ;
  wire \$iopadmap$RDATA_A2[11] ;
  wire \$iopadmap$RDATA_A2[12] ;
  wire \$iopadmap$RDATA_A2[13] ;
  wire \$iopadmap$RDATA_A2[14] ;
  wire \$iopadmap$RDATA_A2[15] ;
  wire \$iopadmap$RDATA_A2[1] ;
  wire \$iopadmap$RDATA_A2[2] ;
  wire \$iopadmap$RDATA_A2[3] ;
  wire \$iopadmap$RDATA_A2[4] ;
  wire \$iopadmap$RDATA_A2[5] ;
  wire \$iopadmap$RDATA_A2[6] ;
  wire \$iopadmap$RDATA_A2[7] ;
  wire \$iopadmap$RDATA_A2[8] ;
  wire \$iopadmap$RDATA_A2[9] ;
  wire \$iopadmap$RDATA_B1[0] ;
  wire \$iopadmap$RDATA_B1[10] ;
  wire \$iopadmap$RDATA_B1[11] ;
  wire \$iopadmap$RDATA_B1[12] ;
  wire \$iopadmap$RDATA_B1[13] ;
  wire \$iopadmap$RDATA_B1[14] ;
  wire \$iopadmap$RDATA_B1[15] ;
  wire \$iopadmap$RDATA_B1[1] ;
  wire \$iopadmap$RDATA_B1[2] ;
  wire \$iopadmap$RDATA_B1[3] ;
  wire \$iopadmap$RDATA_B1[4] ;
  wire \$iopadmap$RDATA_B1[5] ;
  wire \$iopadmap$RDATA_B1[6] ;
  wire \$iopadmap$RDATA_B1[7] ;
  wire \$iopadmap$RDATA_B1[8] ;
  wire \$iopadmap$RDATA_B1[9] ;
  wire \$iopadmap$RDATA_B2[0] ;
  wire \$iopadmap$RDATA_B2[10] ;
  wire \$iopadmap$RDATA_B2[11] ;
  wire \$iopadmap$RDATA_B2[12] ;
  wire \$iopadmap$RDATA_B2[13] ;
  wire \$iopadmap$RDATA_B2[14] ;
  wire \$iopadmap$RDATA_B2[15] ;
  wire \$iopadmap$RDATA_B2[1] ;
  wire \$iopadmap$RDATA_B2[2] ;
  wire \$iopadmap$RDATA_B2[3] ;
  wire \$iopadmap$RDATA_B2[4] ;
  wire \$iopadmap$RDATA_B2[5] ;
  wire \$iopadmap$RDATA_B2[6] ;
  wire \$iopadmap$RDATA_B2[7] ;
  wire \$iopadmap$RDATA_B2[8] ;
  wire \$iopadmap$RDATA_B2[9] ;
  wire \$iopadmap$REN_A1 ;
  wire \$iopadmap$REN_A2 ;
  wire \$iopadmap$REN_B1 ;
  wire \$iopadmap$REN_B2 ;
  wire \$iopadmap$RPARITY_A1[0] ;
  wire \$iopadmap$RPARITY_A1[1] ;
  wire \$iopadmap$RPARITY_A2[0] ;
  wire \$iopadmap$RPARITY_A2[1] ;
  wire \$iopadmap$RPARITY_B1[0] ;
  wire \$iopadmap$RPARITY_B1[1] ;
  wire \$iopadmap$RPARITY_B2[0] ;
  wire \$iopadmap$RPARITY_B2[1] ;
  wire \$iopadmap$WDATA_A1[0] ;
  wire \$iopadmap$WDATA_A1[10] ;
  wire \$iopadmap$WDATA_A1[11] ;
  wire \$iopadmap$WDATA_A1[12] ;
  wire \$iopadmap$WDATA_A1[13] ;
  wire \$iopadmap$WDATA_A1[14] ;
  wire \$iopadmap$WDATA_A1[15] ;
  wire \$iopadmap$WDATA_A1[1] ;
  wire \$iopadmap$WDATA_A1[2] ;
  wire \$iopadmap$WDATA_A1[3] ;
  wire \$iopadmap$WDATA_A1[4] ;
  wire \$iopadmap$WDATA_A1[5] ;
  wire \$iopadmap$WDATA_A1[6] ;
  wire \$iopadmap$WDATA_A1[7] ;
  wire \$iopadmap$WDATA_A1[8] ;
  wire \$iopadmap$WDATA_A1[9] ;
  wire \$iopadmap$WDATA_A2[0] ;
  wire \$iopadmap$WDATA_A2[10] ;
  wire \$iopadmap$WDATA_A2[11] ;
  wire \$iopadmap$WDATA_A2[12] ;
  wire \$iopadmap$WDATA_A2[13] ;
  wire \$iopadmap$WDATA_A2[14] ;
  wire \$iopadmap$WDATA_A2[15] ;
  wire \$iopadmap$WDATA_A2[1] ;
  wire \$iopadmap$WDATA_A2[2] ;
  wire \$iopadmap$WDATA_A2[3] ;
  wire \$iopadmap$WDATA_A2[4] ;
  wire \$iopadmap$WDATA_A2[5] ;
  wire \$iopadmap$WDATA_A2[6] ;
  wire \$iopadmap$WDATA_A2[7] ;
  wire \$iopadmap$WDATA_A2[8] ;
  wire \$iopadmap$WDATA_A2[9] ;
  wire \$iopadmap$WDATA_B1[0] ;
  wire \$iopadmap$WDATA_B1[10] ;
  wire \$iopadmap$WDATA_B1[11] ;
  wire \$iopadmap$WDATA_B1[12] ;
  wire \$iopadmap$WDATA_B1[13] ;
  wire \$iopadmap$WDATA_B1[14] ;
  wire \$iopadmap$WDATA_B1[15] ;
  wire \$iopadmap$WDATA_B1[1] ;
  wire \$iopadmap$WDATA_B1[2] ;
  wire \$iopadmap$WDATA_B1[3] ;
  wire \$iopadmap$WDATA_B1[4] ;
  wire \$iopadmap$WDATA_B1[5] ;
  wire \$iopadmap$WDATA_B1[6] ;
  wire \$iopadmap$WDATA_B1[7] ;
  wire \$iopadmap$WDATA_B1[8] ;
  wire \$iopadmap$WDATA_B1[9] ;
  wire \$iopadmap$WDATA_B2[0] ;
  wire \$iopadmap$WDATA_B2[10] ;
  wire \$iopadmap$WDATA_B2[11] ;
  wire \$iopadmap$WDATA_B2[12] ;
  wire \$iopadmap$WDATA_B2[13] ;
  wire \$iopadmap$WDATA_B2[14] ;
  wire \$iopadmap$WDATA_B2[15] ;
  wire \$iopadmap$WDATA_B2[1] ;
  wire \$iopadmap$WDATA_B2[2] ;
  wire \$iopadmap$WDATA_B2[3] ;
  wire \$iopadmap$WDATA_B2[4] ;
  wire \$iopadmap$WDATA_B2[5] ;
  wire \$iopadmap$WDATA_B2[6] ;
  wire \$iopadmap$WDATA_B2[7] ;
  wire \$iopadmap$WDATA_B2[8] ;
  wire \$iopadmap$WDATA_B2[9] ;
  wire \$iopadmap$WEN_A1 ;
  wire \$iopadmap$WEN_A2 ;
  wire \$iopadmap$WEN_B1 ;
  wire \$iopadmap$WEN_B2 ;
  wire \$iopadmap$WPARITY_A1[0] ;
  wire \$iopadmap$WPARITY_A1[1] ;
  wire \$iopadmap$WPARITY_A2[0] ;
  wire \$iopadmap$WPARITY_A2[1] ;
  wire \$iopadmap$WPARITY_B1[0] ;
  wire \$iopadmap$WPARITY_B1[1] ;
  wire \$iopadmap$WPARITY_B2[0] ;
  wire \$iopadmap$WPARITY_B2[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:12.16-12.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:12.16-12.23" *)
  wire [13:0] ADDR_A1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:30.16-30.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:30.16-30.23" *)
  wire [13:0] ADDR_A2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:13.16-13.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:13.16-13.23" *)
  wire [13:0] ADDR_B1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:31.16-31.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:31.16-31.23" *)
  wire [13:0] ADDR_B2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:10.15-10.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:10.15-10.20" *)
  wire [1:0] BE_A1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:28.15-28.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:28.15-28.20" *)
  wire [1:0] BE_A2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:11.15-11.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:11.15-11.20" *)
  wire [1:0] BE_B1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:29.15-29.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:29.15-29.20" *)
  wire [1:0] BE_B2;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:8.9-8.15" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:8.9-8.15" *)
  wire CLK_A1;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:26.9-26.15" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:26.9-26.15" *)
  wire CLK_A2;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:9.9-9.15" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:9.9-9.15" *)
  wire CLK_B1;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:27.9-27.15" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:27.9-27.15" *)
  wire CLK_B2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:18.21-18.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:18.21-18.29" *)
  wire [15:0] RDATA_A1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:36.21-36.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:36.21-36.29" *)
  wire [15:0] RDATA_A2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:20.21-20.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:20.21-20.29" *)
  wire [15:0] RDATA_B1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:38.21-38.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:38.21-38.29" *)
  wire [15:0] RDATA_B2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:6.9-6.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:6.9-6.15" *)
  wire REN_A1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:24.9-24.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:24.9-24.15" *)
  wire REN_A2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:7.9-7.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:7.9-7.15" *)
  wire REN_B1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:25.9-25.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:25.9-25.15" *)
  wire REN_B2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:19.20-19.30" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:19.20-19.30" *)
  wire [1:0] RPARITY_A1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:37.20-37.30" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:37.20-37.30" *)
  wire [1:0] RPARITY_A2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:21.20-21.30" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:21.20-21.30" *)
  wire [1:0] RPARITY_B1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:39.20-39.30" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:39.20-39.30" *)
  wire [1:0] RPARITY_B2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:14.16-14.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:14.16-14.24" *)
  wire [15:0] WDATA_A1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:32.16-32.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:32.16-32.24" *)
  wire [15:0] WDATA_A2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:16.16-16.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:16.16-16.24" *)
  wire [15:0] WDATA_B1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:34.16-34.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:34.16-34.24" *)
  wire [15:0] WDATA_B2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:4.9-4.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:4.9-4.15" *)
  wire WEN_A1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:22.9-22.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:22.9-22.15" *)
  wire WEN_A2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:5.9-5.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:5.9-5.15" *)
  wire WEN_B1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:23.9-23.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:23.9-23.15" *)
  wire WEN_B2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:15.15-15.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:15.15-15.25" *)
  wire [1:0] WPARITY_A1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:33.15-33.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:33.15-33.25" *)
  wire [1:0] WPARITY_A2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:17.15-17.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:17.15-17.25" *)
  wire [1:0] WPARITY_B1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:35.15-35.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:35.15-35.25" *)
  wire [1:0] WPARITY_B2;
  fabric_TDP_RAM18KX2_primitive_inst \$auto$rs_design_edit.cc:1144:execute$772  (
    .\$auto$clkbufmap.cc:317:execute$398 (\$auto$clkbufmap.cc:317:execute$398 ),
    .\$auto$clkbufmap.cc:317:execute$401 (\$auto$clkbufmap.cc:317:execute$401 ),
    .\$auto$rs_design_edit.cc:878:execute$624 (\$auto$rs_design_edit.cc:878:execute$624 ),
    .\$auto$rs_design_edit.cc:878:execute$625 (\$auto$rs_design_edit.cc:878:execute$625 ),
    .\$auto$rs_design_edit.cc:878:execute$626 (\$auto$rs_design_edit.cc:878:execute$626 ),
    .\$auto$rs_design_edit.cc:878:execute$627 (\$auto$rs_design_edit.cc:878:execute$627 ),
    .\$auto$rs_design_edit.cc:878:execute$628 (\$auto$rs_design_edit.cc:878:execute$628 ),
    .\$auto$rs_design_edit.cc:878:execute$629 (\$auto$rs_design_edit.cc:878:execute$629 ),
    .\$auto$rs_design_edit.cc:878:execute$630 (\$auto$rs_design_edit.cc:878:execute$630 ),
    .\$auto$rs_design_edit.cc:878:execute$631 (\$auto$rs_design_edit.cc:878:execute$631 ),
    .\$auto$rs_design_edit.cc:878:execute$632 (\$auto$rs_design_edit.cc:878:execute$632 ),
    .\$auto$rs_design_edit.cc:878:execute$633 (\$auto$rs_design_edit.cc:878:execute$633 ),
    .\$auto$rs_design_edit.cc:878:execute$634 (\$auto$rs_design_edit.cc:878:execute$634 ),
    .\$auto$rs_design_edit.cc:878:execute$635 (\$auto$rs_design_edit.cc:878:execute$635 ),
    .\$auto$rs_design_edit.cc:878:execute$636 (\$auto$rs_design_edit.cc:878:execute$636 ),
    .\$auto$rs_design_edit.cc:878:execute$637 (\$auto$rs_design_edit.cc:878:execute$637 ),
    .\$auto$rs_design_edit.cc:878:execute$638 (\$auto$rs_design_edit.cc:878:execute$638 ),
    .\$auto$rs_design_edit.cc:878:execute$639 (\$auto$rs_design_edit.cc:878:execute$639 ),
    .\$auto$rs_design_edit.cc:878:execute$640 (\$auto$rs_design_edit.cc:878:execute$640 ),
    .\$auto$rs_design_edit.cc:878:execute$641 (\$auto$rs_design_edit.cc:878:execute$641 ),
    .\$auto$rs_design_edit.cc:878:execute$642 (\$auto$rs_design_edit.cc:878:execute$642 ),
    .\$auto$rs_design_edit.cc:878:execute$643 (\$auto$rs_design_edit.cc:878:execute$643 ),
    .\$auto$rs_design_edit.cc:878:execute$644 (\$auto$rs_design_edit.cc:878:execute$644 ),
    .\$auto$rs_design_edit.cc:878:execute$645 (\$auto$rs_design_edit.cc:878:execute$645 ),
    .\$auto$rs_design_edit.cc:878:execute$646 (\$auto$rs_design_edit.cc:878:execute$646 ),
    .\$auto$rs_design_edit.cc:878:execute$647 (\$auto$rs_design_edit.cc:878:execute$647 ),
    .\$auto$rs_design_edit.cc:878:execute$648 (\$auto$rs_design_edit.cc:878:execute$648 ),
    .\$auto$rs_design_edit.cc:878:execute$649 (\$auto$rs_design_edit.cc:878:execute$649 ),
    .\$auto$rs_design_edit.cc:878:execute$650 (\$auto$rs_design_edit.cc:878:execute$650 ),
    .\$auto$rs_design_edit.cc:878:execute$651 (\$auto$rs_design_edit.cc:878:execute$651 ),
    .\$auto$rs_design_edit.cc:878:execute$652 (\$auto$rs_design_edit.cc:878:execute$652 ),
    .\$auto$rs_design_edit.cc:878:execute$653 (\$auto$rs_design_edit.cc:878:execute$653 ),
    .\$auto$rs_design_edit.cc:878:execute$654 (\$auto$rs_design_edit.cc:878:execute$654 ),
    .\$auto$rs_design_edit.cc:878:execute$655 (\$auto$rs_design_edit.cc:878:execute$655 ),
    .\$auto$rs_design_edit.cc:878:execute$656 (\$auto$rs_design_edit.cc:878:execute$656 ),
    .\$auto$rs_design_edit.cc:878:execute$657 (\$auto$rs_design_edit.cc:878:execute$657 ),
    .\$auto$rs_design_edit.cc:878:execute$658 (\$auto$rs_design_edit.cc:878:execute$658 ),
    .\$auto$rs_design_edit.cc:878:execute$659 (\$auto$rs_design_edit.cc:878:execute$659 ),
    .\$auto$rs_design_edit.cc:878:execute$660 (\$auto$rs_design_edit.cc:878:execute$660 ),
    .\$auto$rs_design_edit.cc:878:execute$661 (\$auto$rs_design_edit.cc:878:execute$661 ),
    .\$auto$rs_design_edit.cc:878:execute$662 (\$auto$rs_design_edit.cc:878:execute$662 ),
    .\$auto$rs_design_edit.cc:878:execute$663 (\$auto$rs_design_edit.cc:878:execute$663 ),
    .\$auto$rs_design_edit.cc:878:execute$664 (\$auto$rs_design_edit.cc:878:execute$664 ),
    .\$auto$rs_design_edit.cc:878:execute$665 (\$auto$rs_design_edit.cc:878:execute$665 ),
    .\$auto$rs_design_edit.cc:878:execute$666 (\$auto$rs_design_edit.cc:878:execute$666 ),
    .\$auto$rs_design_edit.cc:878:execute$667 (\$auto$rs_design_edit.cc:878:execute$667 ),
    .\$auto$rs_design_edit.cc:878:execute$668 (\$auto$rs_design_edit.cc:878:execute$668 ),
    .\$auto$rs_design_edit.cc:878:execute$669 (\$auto$rs_design_edit.cc:878:execute$669 ),
    .\$auto$rs_design_edit.cc:878:execute$670 (\$auto$rs_design_edit.cc:878:execute$670 ),
    .\$auto$rs_design_edit.cc:878:execute$671 (\$auto$rs_design_edit.cc:878:execute$671 ),
    .\$auto$rs_design_edit.cc:878:execute$672 (\$auto$rs_design_edit.cc:878:execute$672 ),
    .\$auto$rs_design_edit.cc:878:execute$673 (\$auto$rs_design_edit.cc:878:execute$673 ),
    .\$auto$rs_design_edit.cc:878:execute$674 (\$auto$rs_design_edit.cc:878:execute$674 ),
    .\$auto$rs_design_edit.cc:878:execute$675 (\$auto$rs_design_edit.cc:878:execute$675 ),
    .\$auto$rs_design_edit.cc:878:execute$676 (\$auto$rs_design_edit.cc:878:execute$676 ),
    .\$auto$rs_design_edit.cc:878:execute$677 (\$auto$rs_design_edit.cc:878:execute$677 ),
    .\$auto$rs_design_edit.cc:878:execute$678 (\$auto$rs_design_edit.cc:878:execute$678 ),
    .\$auto$rs_design_edit.cc:878:execute$679 (\$auto$rs_design_edit.cc:878:execute$679 ),
    .\$auto$rs_design_edit.cc:878:execute$680 (\$auto$rs_design_edit.cc:878:execute$680 ),
    .\$auto$rs_design_edit.cc:878:execute$681 (\$auto$rs_design_edit.cc:878:execute$681 ),
    .\$auto$rs_design_edit.cc:878:execute$682 (\$auto$rs_design_edit.cc:878:execute$682 ),
    .\$auto$rs_design_edit.cc:878:execute$683 (\$auto$rs_design_edit.cc:878:execute$683 ),
    .\$auto$rs_design_edit.cc:878:execute$684 (\$auto$rs_design_edit.cc:878:execute$684 ),
    .\$auto$rs_design_edit.cc:878:execute$685 (\$auto$rs_design_edit.cc:878:execute$685 ),
    .\$auto$rs_design_edit.cc:878:execute$686 (\$auto$rs_design_edit.cc:878:execute$686 ),
    .\$auto$rs_design_edit.cc:878:execute$687 (\$auto$rs_design_edit.cc:878:execute$687 ),
    .\$auto$rs_design_edit.cc:878:execute$688 (\$auto$rs_design_edit.cc:878:execute$688 ),
    .\$auto$rs_design_edit.cc:878:execute$689 (\$auto$rs_design_edit.cc:878:execute$689 ),
    .\$auto$rs_design_edit.cc:878:execute$690 (\$auto$rs_design_edit.cc:878:execute$690 ),
    .\$auto$rs_design_edit.cc:878:execute$691 (\$auto$rs_design_edit.cc:878:execute$691 ),
    .\$auto$rs_design_edit.cc:878:execute$692 (\$auto$rs_design_edit.cc:878:execute$692 ),
    .\$auto$rs_design_edit.cc:878:execute$693 (\$auto$rs_design_edit.cc:878:execute$693 ),
    .\$auto$rs_design_edit.cc:878:execute$694 (\$auto$rs_design_edit.cc:878:execute$694 ),
    .\$auto$rs_design_edit.cc:878:execute$695 (\$auto$rs_design_edit.cc:878:execute$695 ),
    .\$auto$rs_design_edit.cc:878:execute$696 (\$auto$rs_design_edit.cc:878:execute$696 ),
    .\$auto$rs_design_edit.cc:878:execute$697 (\$auto$rs_design_edit.cc:878:execute$697 ),
    .\$auto$rs_design_edit.cc:878:execute$698 (\$auto$rs_design_edit.cc:878:execute$698 ),
    .\$auto$rs_design_edit.cc:878:execute$699 (\$auto$rs_design_edit.cc:878:execute$699 ),
    .\$auto$rs_design_edit.cc:878:execute$700 (\$auto$rs_design_edit.cc:878:execute$700 ),
    .\$auto$rs_design_edit.cc:878:execute$701 (\$auto$rs_design_edit.cc:878:execute$701 ),
    .\$auto$rs_design_edit.cc:878:execute$702 (\$auto$rs_design_edit.cc:878:execute$702 ),
    .\$auto$rs_design_edit.cc:878:execute$703 (\$auto$rs_design_edit.cc:878:execute$703 ),
    .\$auto$rs_design_edit.cc:878:execute$704 (\$auto$rs_design_edit.cc:878:execute$704 ),
    .\$auto$rs_design_edit.cc:878:execute$705 (\$auto$rs_design_edit.cc:878:execute$705 ),
    .\$auto$rs_design_edit.cc:878:execute$706 (\$auto$rs_design_edit.cc:878:execute$706 ),
    .\$auto$rs_design_edit.cc:878:execute$707 (\$auto$rs_design_edit.cc:878:execute$707 ),
    .\$auto$rs_design_edit.cc:878:execute$708 (\$auto$rs_design_edit.cc:878:execute$708 ),
    .\$auto$rs_design_edit.cc:878:execute$709 (\$auto$rs_design_edit.cc:878:execute$709 ),
    .\$auto$rs_design_edit.cc:878:execute$710 (\$auto$rs_design_edit.cc:878:execute$710 ),
    .\$auto$rs_design_edit.cc:878:execute$711 (\$auto$rs_design_edit.cc:878:execute$711 ),
    .\$auto$rs_design_edit.cc:878:execute$712 (\$auto$rs_design_edit.cc:878:execute$712 ),
    .\$auto$rs_design_edit.cc:878:execute$713 (\$auto$rs_design_edit.cc:878:execute$713 ),
    .\$auto$rs_design_edit.cc:878:execute$714 (\$auto$rs_design_edit.cc:878:execute$714 ),
    .\$auto$rs_design_edit.cc:878:execute$715 (\$auto$rs_design_edit.cc:878:execute$715 ),
    .\$auto$rs_design_edit.cc:878:execute$716 (\$auto$rs_design_edit.cc:878:execute$716 ),
    .\$auto$rs_design_edit.cc:878:execute$717 (\$auto$rs_design_edit.cc:878:execute$717 ),
    .\$auto$rs_design_edit.cc:878:execute$718 (\$auto$rs_design_edit.cc:878:execute$718 ),
    .\$auto$rs_design_edit.cc:878:execute$719 (\$auto$rs_design_edit.cc:878:execute$719 ),
    .\$auto$rs_design_edit.cc:878:execute$720 (\$auto$rs_design_edit.cc:878:execute$720 ),
    .\$auto$rs_design_edit.cc:878:execute$721 (\$auto$rs_design_edit.cc:878:execute$721 ),
    .\$auto$rs_design_edit.cc:878:execute$722 (\$auto$rs_design_edit.cc:878:execute$722 ),
    .\$auto$rs_design_edit.cc:878:execute$723 (\$auto$rs_design_edit.cc:878:execute$723 ),
    .\$auto$rs_design_edit.cc:878:execute$724 (\$auto$rs_design_edit.cc:878:execute$724 ),
    .\$auto$rs_design_edit.cc:878:execute$725 (\$auto$rs_design_edit.cc:878:execute$725 ),
    .\$auto$rs_design_edit.cc:878:execute$726 (\$auto$rs_design_edit.cc:878:execute$726 ),
    .\$auto$rs_design_edit.cc:878:execute$727 (\$auto$rs_design_edit.cc:878:execute$727 ),
    .\$auto$rs_design_edit.cc:878:execute$728 (\$auto$rs_design_edit.cc:878:execute$728 ),
    .\$auto$rs_design_edit.cc:878:execute$729 (\$auto$rs_design_edit.cc:878:execute$729 ),
    .\$auto$rs_design_edit.cc:878:execute$730 (\$auto$rs_design_edit.cc:878:execute$730 ),
    .\$auto$rs_design_edit.cc:878:execute$731 (\$auto$rs_design_edit.cc:878:execute$731 ),
    .\$auto$rs_design_edit.cc:878:execute$732 (\$auto$rs_design_edit.cc:878:execute$732 ),
    .\$auto$rs_design_edit.cc:878:execute$733 (\$auto$rs_design_edit.cc:878:execute$733 ),
    .\$auto$rs_design_edit.cc:878:execute$734 (\$auto$rs_design_edit.cc:878:execute$734 ),
    .\$auto$rs_design_edit.cc:878:execute$735 (\$auto$rs_design_edit.cc:878:execute$735 ),
    .\$auto$rs_design_edit.cc:878:execute$736 (\$auto$rs_design_edit.cc:878:execute$736 ),
    .\$auto$rs_design_edit.cc:878:execute$737 (\$auto$rs_design_edit.cc:878:execute$737 ),
    .\$auto$rs_design_edit.cc:878:execute$738 (\$auto$rs_design_edit.cc:878:execute$738 ),
    .\$auto$rs_design_edit.cc:878:execute$739 (\$auto$rs_design_edit.cc:878:execute$739 ),
    .\$auto$rs_design_edit.cc:878:execute$740 (\$auto$rs_design_edit.cc:878:execute$740 ),
    .\$auto$rs_design_edit.cc:878:execute$741 (\$auto$rs_design_edit.cc:878:execute$741 ),
    .\$auto$rs_design_edit.cc:878:execute$742 (\$auto$rs_design_edit.cc:878:execute$742 ),
    .\$auto$rs_design_edit.cc:878:execute$743 (\$auto$rs_design_edit.cc:878:execute$743 ),
    .\$auto$rs_design_edit.cc:878:execute$744 (\$auto$rs_design_edit.cc:878:execute$744 ),
    .\$auto$rs_design_edit.cc:878:execute$745 (\$auto$rs_design_edit.cc:878:execute$745 ),
    .\$auto$rs_design_edit.cc:878:execute$746 (\$auto$rs_design_edit.cc:878:execute$746 ),
    .\$auto$rs_design_edit.cc:878:execute$747 (\$auto$rs_design_edit.cc:878:execute$747 ),
    .\$auto$rs_design_edit.cc:878:execute$748 (\$auto$rs_design_edit.cc:878:execute$748 ),
    .\$auto$rs_design_edit.cc:878:execute$749 (\$auto$rs_design_edit.cc:878:execute$749 ),
    .\$auto$rs_design_edit.cc:878:execute$750 (\$auto$rs_design_edit.cc:878:execute$750 ),
    .\$auto$rs_design_edit.cc:878:execute$751 (\$auto$rs_design_edit.cc:878:execute$751 ),
    .\$auto$rs_design_edit.cc:878:execute$752 (\$auto$rs_design_edit.cc:878:execute$752 ),
    .\$auto$rs_design_edit.cc:878:execute$753 (\$auto$rs_design_edit.cc:878:execute$753 ),
    .\$auto$rs_design_edit.cc:878:execute$754 (\$auto$rs_design_edit.cc:878:execute$754 ),
    .\$auto$rs_design_edit.cc:878:execute$755 (\$auto$rs_design_edit.cc:878:execute$755 ),
    .\$auto$rs_design_edit.cc:878:execute$756 (\$auto$rs_design_edit.cc:878:execute$756 ),
    .\$auto$rs_design_edit.cc:878:execute$757 (\$auto$rs_design_edit.cc:878:execute$757 ),
    .\$auto$rs_design_edit.cc:878:execute$758 (\$auto$rs_design_edit.cc:878:execute$758 ),
    .\$auto$rs_design_edit.cc:878:execute$759 (\$auto$rs_design_edit.cc:878:execute$759 ),
    .\$auto$rs_design_edit.cc:878:execute$760 (\$auto$rs_design_edit.cc:878:execute$760 ),
    .\$auto$rs_design_edit.cc:878:execute$761 (\$auto$rs_design_edit.cc:878:execute$761 ),
    .\$auto$rs_design_edit.cc:878:execute$762 (\$auto$rs_design_edit.cc:878:execute$762 ),
    .\$auto$rs_design_edit.cc:878:execute$763 (\$auto$rs_design_edit.cc:878:execute$763 ),
    .\$auto$rs_design_edit.cc:878:execute$764 (\$auto$rs_design_edit.cc:878:execute$764 ),
    .\$auto$rs_design_edit.cc:878:execute$765 (\$auto$rs_design_edit.cc:878:execute$765 ),
    .\$auto$rs_design_edit.cc:878:execute$766 (\$auto$rs_design_edit.cc:878:execute$766 ),
    .\$auto$rs_design_edit.cc:878:execute$767 (\$auto$rs_design_edit.cc:878:execute$767 ),
    .\$auto$rs_design_edit.cc:878:execute$768 (\$auto$rs_design_edit.cc:878:execute$768 ),
    .\$auto$rs_design_edit.cc:878:execute$769 (\$auto$rs_design_edit.cc:878:execute$769 ),
    .\$auto$rs_design_edit.cc:878:execute$770 (\$auto$rs_design_edit.cc:878:execute$770 ),
    .\$auto$rs_design_edit.cc:878:execute$771 (\$auto$rs_design_edit.cc:878:execute$771 ),
    .\$iopadmap$ADDR_A1[0] (\$iopadmap$ADDR_A1[0] ),
    .\$iopadmap$ADDR_A1[10] (\$iopadmap$ADDR_A1[10] ),
    .\$iopadmap$ADDR_A1[11] (\$iopadmap$ADDR_A1[11] ),
    .\$iopadmap$ADDR_A1[12] (\$iopadmap$ADDR_A1[12] ),
    .\$iopadmap$ADDR_A1[13] (\$iopadmap$ADDR_A1[13] ),
    .\$iopadmap$ADDR_A1[1] (\$iopadmap$ADDR_A1[1] ),
    .\$iopadmap$ADDR_A1[2] (\$iopadmap$ADDR_A1[2] ),
    .\$iopadmap$ADDR_A1[3] (\$iopadmap$ADDR_A1[3] ),
    .\$iopadmap$ADDR_A1[4] (\$iopadmap$ADDR_A1[4] ),
    .\$iopadmap$ADDR_A1[5] (\$iopadmap$ADDR_A1[5] ),
    .\$iopadmap$ADDR_A1[6] (\$iopadmap$ADDR_A1[6] ),
    .\$iopadmap$ADDR_A1[7] (\$iopadmap$ADDR_A1[7] ),
    .\$iopadmap$ADDR_A1[8] (\$iopadmap$ADDR_A1[8] ),
    .\$iopadmap$ADDR_A1[9] (\$iopadmap$ADDR_A1[9] ),
    .\$iopadmap$ADDR_A2[0] (\$iopadmap$ADDR_A2[0] ),
    .\$iopadmap$ADDR_A2[10] (\$iopadmap$ADDR_A2[10] ),
    .\$iopadmap$ADDR_A2[11] (\$iopadmap$ADDR_A2[11] ),
    .\$iopadmap$ADDR_A2[12] (\$iopadmap$ADDR_A2[12] ),
    .\$iopadmap$ADDR_A2[13] (\$iopadmap$ADDR_A2[13] ),
    .\$iopadmap$ADDR_A2[1] (\$iopadmap$ADDR_A2[1] ),
    .\$iopadmap$ADDR_A2[2] (\$iopadmap$ADDR_A2[2] ),
    .\$iopadmap$ADDR_A2[3] (\$iopadmap$ADDR_A2[3] ),
    .\$iopadmap$ADDR_A2[4] (\$iopadmap$ADDR_A2[4] ),
    .\$iopadmap$ADDR_A2[5] (\$iopadmap$ADDR_A2[5] ),
    .\$iopadmap$ADDR_A2[6] (\$iopadmap$ADDR_A2[6] ),
    .\$iopadmap$ADDR_A2[7] (\$iopadmap$ADDR_A2[7] ),
    .\$iopadmap$ADDR_A2[8] (\$iopadmap$ADDR_A2[8] ),
    .\$iopadmap$ADDR_A2[9] (\$iopadmap$ADDR_A2[9] ),
    .\$iopadmap$ADDR_B1[0] (\$iopadmap$ADDR_B1[0] ),
    .\$iopadmap$ADDR_B1[10] (\$iopadmap$ADDR_B1[10] ),
    .\$iopadmap$ADDR_B1[11] (\$iopadmap$ADDR_B1[11] ),
    .\$iopadmap$ADDR_B1[12] (\$iopadmap$ADDR_B1[12] ),
    .\$iopadmap$ADDR_B1[13] (\$iopadmap$ADDR_B1[13] ),
    .\$iopadmap$ADDR_B1[1] (\$iopadmap$ADDR_B1[1] ),
    .\$iopadmap$ADDR_B1[2] (\$iopadmap$ADDR_B1[2] ),
    .\$iopadmap$ADDR_B1[3] (\$iopadmap$ADDR_B1[3] ),
    .\$iopadmap$ADDR_B1[4] (\$iopadmap$ADDR_B1[4] ),
    .\$iopadmap$ADDR_B1[5] (\$iopadmap$ADDR_B1[5] ),
    .\$iopadmap$ADDR_B1[6] (\$iopadmap$ADDR_B1[6] ),
    .\$iopadmap$ADDR_B1[7] (\$iopadmap$ADDR_B1[7] ),
    .\$iopadmap$ADDR_B1[8] (\$iopadmap$ADDR_B1[8] ),
    .\$iopadmap$ADDR_B1[9] (\$iopadmap$ADDR_B1[9] ),
    .\$iopadmap$ADDR_B2[0] (\$iopadmap$ADDR_B2[0] ),
    .\$iopadmap$ADDR_B2[10] (\$iopadmap$ADDR_B2[10] ),
    .\$iopadmap$ADDR_B2[11] (\$iopadmap$ADDR_B2[11] ),
    .\$iopadmap$ADDR_B2[12] (\$iopadmap$ADDR_B2[12] ),
    .\$iopadmap$ADDR_B2[13] (\$iopadmap$ADDR_B2[13] ),
    .\$iopadmap$ADDR_B2[1] (\$iopadmap$ADDR_B2[1] ),
    .\$iopadmap$ADDR_B2[2] (\$iopadmap$ADDR_B2[2] ),
    .\$iopadmap$ADDR_B2[3] (\$iopadmap$ADDR_B2[3] ),
    .\$iopadmap$ADDR_B2[4] (\$iopadmap$ADDR_B2[4] ),
    .\$iopadmap$ADDR_B2[5] (\$iopadmap$ADDR_B2[5] ),
    .\$iopadmap$ADDR_B2[6] (\$iopadmap$ADDR_B2[6] ),
    .\$iopadmap$ADDR_B2[7] (\$iopadmap$ADDR_B2[7] ),
    .\$iopadmap$ADDR_B2[8] (\$iopadmap$ADDR_B2[8] ),
    .\$iopadmap$ADDR_B2[9] (\$iopadmap$ADDR_B2[9] ),
    .\$iopadmap$BE_A1[0] (\$iopadmap$BE_A1[0] ),
    .\$iopadmap$BE_A1[1] (\$iopadmap$BE_A1[1] ),
    .\$iopadmap$BE_A2[0] (\$iopadmap$BE_A2[0] ),
    .\$iopadmap$BE_A2[1] (\$iopadmap$BE_A2[1] ),
    .\$iopadmap$BE_B1[0] (\$iopadmap$BE_B1[0] ),
    .\$iopadmap$BE_B1[1] (\$iopadmap$BE_B1[1] ),
    .\$iopadmap$BE_B2[0] (\$iopadmap$BE_B2[0] ),
    .\$iopadmap$BE_B2[1] (\$iopadmap$BE_B2[1] ),
    .\$iopadmap$CLK_A2 (\$iopadmap$CLK_A2 ),
    .\$iopadmap$CLK_B2 (\$iopadmap$CLK_B2 ),
    .\$iopadmap$RDATA_A1[0] (\$iopadmap$RDATA_A1[0] ),
    .\$iopadmap$RDATA_A1[10] (\$iopadmap$RDATA_A1[10] ),
    .\$iopadmap$RDATA_A1[11] (\$iopadmap$RDATA_A1[11] ),
    .\$iopadmap$RDATA_A1[12] (\$iopadmap$RDATA_A1[12] ),
    .\$iopadmap$RDATA_A1[13] (\$iopadmap$RDATA_A1[13] ),
    .\$iopadmap$RDATA_A1[14] (\$iopadmap$RDATA_A1[14] ),
    .\$iopadmap$RDATA_A1[15] (\$iopadmap$RDATA_A1[15] ),
    .\$iopadmap$RDATA_A1[1] (\$iopadmap$RDATA_A1[1] ),
    .\$iopadmap$RDATA_A1[2] (\$iopadmap$RDATA_A1[2] ),
    .\$iopadmap$RDATA_A1[3] (\$iopadmap$RDATA_A1[3] ),
    .\$iopadmap$RDATA_A1[4] (\$iopadmap$RDATA_A1[4] ),
    .\$iopadmap$RDATA_A1[5] (\$iopadmap$RDATA_A1[5] ),
    .\$iopadmap$RDATA_A1[6] (\$iopadmap$RDATA_A1[6] ),
    .\$iopadmap$RDATA_A1[7] (\$iopadmap$RDATA_A1[7] ),
    .\$iopadmap$RDATA_A1[8] (\$iopadmap$RDATA_A1[8] ),
    .\$iopadmap$RDATA_A1[9] (\$iopadmap$RDATA_A1[9] ),
    .\$iopadmap$RDATA_A2[0] (\$iopadmap$RDATA_A2[0] ),
    .\$iopadmap$RDATA_A2[10] (\$iopadmap$RDATA_A2[10] ),
    .\$iopadmap$RDATA_A2[11] (\$iopadmap$RDATA_A2[11] ),
    .\$iopadmap$RDATA_A2[12] (\$iopadmap$RDATA_A2[12] ),
    .\$iopadmap$RDATA_A2[13] (\$iopadmap$RDATA_A2[13] ),
    .\$iopadmap$RDATA_A2[14] (\$iopadmap$RDATA_A2[14] ),
    .\$iopadmap$RDATA_A2[15] (\$iopadmap$RDATA_A2[15] ),
    .\$iopadmap$RDATA_A2[1] (\$iopadmap$RDATA_A2[1] ),
    .\$iopadmap$RDATA_A2[2] (\$iopadmap$RDATA_A2[2] ),
    .\$iopadmap$RDATA_A2[3] (\$iopadmap$RDATA_A2[3] ),
    .\$iopadmap$RDATA_A2[4] (\$iopadmap$RDATA_A2[4] ),
    .\$iopadmap$RDATA_A2[5] (\$iopadmap$RDATA_A2[5] ),
    .\$iopadmap$RDATA_A2[6] (\$iopadmap$RDATA_A2[6] ),
    .\$iopadmap$RDATA_A2[7] (\$iopadmap$RDATA_A2[7] ),
    .\$iopadmap$RDATA_A2[8] (\$iopadmap$RDATA_A2[8] ),
    .\$iopadmap$RDATA_A2[9] (\$iopadmap$RDATA_A2[9] ),
    .\$iopadmap$RDATA_B1[0] (\$iopadmap$RDATA_B1[0] ),
    .\$iopadmap$RDATA_B1[10] (\$iopadmap$RDATA_B1[10] ),
    .\$iopadmap$RDATA_B1[11] (\$iopadmap$RDATA_B1[11] ),
    .\$iopadmap$RDATA_B1[12] (\$iopadmap$RDATA_B1[12] ),
    .\$iopadmap$RDATA_B1[13] (\$iopadmap$RDATA_B1[13] ),
    .\$iopadmap$RDATA_B1[14] (\$iopadmap$RDATA_B1[14] ),
    .\$iopadmap$RDATA_B1[15] (\$iopadmap$RDATA_B1[15] ),
    .\$iopadmap$RDATA_B1[1] (\$iopadmap$RDATA_B1[1] ),
    .\$iopadmap$RDATA_B1[2] (\$iopadmap$RDATA_B1[2] ),
    .\$iopadmap$RDATA_B1[3] (\$iopadmap$RDATA_B1[3] ),
    .\$iopadmap$RDATA_B1[4] (\$iopadmap$RDATA_B1[4] ),
    .\$iopadmap$RDATA_B1[5] (\$iopadmap$RDATA_B1[5] ),
    .\$iopadmap$RDATA_B1[6] (\$iopadmap$RDATA_B1[6] ),
    .\$iopadmap$RDATA_B1[7] (\$iopadmap$RDATA_B1[7] ),
    .\$iopadmap$RDATA_B1[8] (\$iopadmap$RDATA_B1[8] ),
    .\$iopadmap$RDATA_B1[9] (\$iopadmap$RDATA_B1[9] ),
    .\$iopadmap$RDATA_B2[0] (\$iopadmap$RDATA_B2[0] ),
    .\$iopadmap$RDATA_B2[10] (\$iopadmap$RDATA_B2[10] ),
    .\$iopadmap$RDATA_B2[11] (\$iopadmap$RDATA_B2[11] ),
    .\$iopadmap$RDATA_B2[12] (\$iopadmap$RDATA_B2[12] ),
    .\$iopadmap$RDATA_B2[13] (\$iopadmap$RDATA_B2[13] ),
    .\$iopadmap$RDATA_B2[14] (\$iopadmap$RDATA_B2[14] ),
    .\$iopadmap$RDATA_B2[15] (\$iopadmap$RDATA_B2[15] ),
    .\$iopadmap$RDATA_B2[1] (\$iopadmap$RDATA_B2[1] ),
    .\$iopadmap$RDATA_B2[2] (\$iopadmap$RDATA_B2[2] ),
    .\$iopadmap$RDATA_B2[3] (\$iopadmap$RDATA_B2[3] ),
    .\$iopadmap$RDATA_B2[4] (\$iopadmap$RDATA_B2[4] ),
    .\$iopadmap$RDATA_B2[5] (\$iopadmap$RDATA_B2[5] ),
    .\$iopadmap$RDATA_B2[6] (\$iopadmap$RDATA_B2[6] ),
    .\$iopadmap$RDATA_B2[7] (\$iopadmap$RDATA_B2[7] ),
    .\$iopadmap$RDATA_B2[8] (\$iopadmap$RDATA_B2[8] ),
    .\$iopadmap$RDATA_B2[9] (\$iopadmap$RDATA_B2[9] ),
    .\$iopadmap$REN_A1 (\$iopadmap$REN_A1 ),
    .\$iopadmap$REN_A2 (\$iopadmap$REN_A2 ),
    .\$iopadmap$REN_B1 (\$iopadmap$REN_B1 ),
    .\$iopadmap$REN_B2 (\$iopadmap$REN_B2 ),
    .\$iopadmap$RPARITY_A1[0] (\$iopadmap$RPARITY_A1[0] ),
    .\$iopadmap$RPARITY_A1[1] (\$iopadmap$RPARITY_A1[1] ),
    .\$iopadmap$RPARITY_A2[0] (\$iopadmap$RPARITY_A2[0] ),
    .\$iopadmap$RPARITY_A2[1] (\$iopadmap$RPARITY_A2[1] ),
    .\$iopadmap$RPARITY_B1[0] (\$iopadmap$RPARITY_B1[0] ),
    .\$iopadmap$RPARITY_B1[1] (\$iopadmap$RPARITY_B1[1] ),
    .\$iopadmap$RPARITY_B2[0] (\$iopadmap$RPARITY_B2[0] ),
    .\$iopadmap$RPARITY_B2[1] (\$iopadmap$RPARITY_B2[1] ),
    .\$iopadmap$WDATA_A1[0] (\$iopadmap$WDATA_A1[0] ),
    .\$iopadmap$WDATA_A1[10] (\$iopadmap$WDATA_A1[10] ),
    .\$iopadmap$WDATA_A1[11] (\$iopadmap$WDATA_A1[11] ),
    .\$iopadmap$WDATA_A1[12] (\$iopadmap$WDATA_A1[12] ),
    .\$iopadmap$WDATA_A1[13] (\$iopadmap$WDATA_A1[13] ),
    .\$iopadmap$WDATA_A1[14] (\$iopadmap$WDATA_A1[14] ),
    .\$iopadmap$WDATA_A1[15] (\$iopadmap$WDATA_A1[15] ),
    .\$iopadmap$WDATA_A1[1] (\$iopadmap$WDATA_A1[1] ),
    .\$iopadmap$WDATA_A1[2] (\$iopadmap$WDATA_A1[2] ),
    .\$iopadmap$WDATA_A1[3] (\$iopadmap$WDATA_A1[3] ),
    .\$iopadmap$WDATA_A1[4] (\$iopadmap$WDATA_A1[4] ),
    .\$iopadmap$WDATA_A1[5] (\$iopadmap$WDATA_A1[5] ),
    .\$iopadmap$WDATA_A1[6] (\$iopadmap$WDATA_A1[6] ),
    .\$iopadmap$WDATA_A1[7] (\$iopadmap$WDATA_A1[7] ),
    .\$iopadmap$WDATA_A1[8] (\$iopadmap$WDATA_A1[8] ),
    .\$iopadmap$WDATA_A1[9] (\$iopadmap$WDATA_A1[9] ),
    .\$iopadmap$WDATA_A2[0] (\$iopadmap$WDATA_A2[0] ),
    .\$iopadmap$WDATA_A2[10] (\$iopadmap$WDATA_A2[10] ),
    .\$iopadmap$WDATA_A2[11] (\$iopadmap$WDATA_A2[11] ),
    .\$iopadmap$WDATA_A2[12] (\$iopadmap$WDATA_A2[12] ),
    .\$iopadmap$WDATA_A2[13] (\$iopadmap$WDATA_A2[13] ),
    .\$iopadmap$WDATA_A2[14] (\$iopadmap$WDATA_A2[14] ),
    .\$iopadmap$WDATA_A2[15] (\$iopadmap$WDATA_A2[15] ),
    .\$iopadmap$WDATA_A2[1] (\$iopadmap$WDATA_A2[1] ),
    .\$iopadmap$WDATA_A2[2] (\$iopadmap$WDATA_A2[2] ),
    .\$iopadmap$WDATA_A2[3] (\$iopadmap$WDATA_A2[3] ),
    .\$iopadmap$WDATA_A2[4] (\$iopadmap$WDATA_A2[4] ),
    .\$iopadmap$WDATA_A2[5] (\$iopadmap$WDATA_A2[5] ),
    .\$iopadmap$WDATA_A2[6] (\$iopadmap$WDATA_A2[6] ),
    .\$iopadmap$WDATA_A2[7] (\$iopadmap$WDATA_A2[7] ),
    .\$iopadmap$WDATA_A2[8] (\$iopadmap$WDATA_A2[8] ),
    .\$iopadmap$WDATA_A2[9] (\$iopadmap$WDATA_A2[9] ),
    .\$iopadmap$WDATA_B1[0] (\$iopadmap$WDATA_B1[0] ),
    .\$iopadmap$WDATA_B1[10] (\$iopadmap$WDATA_B1[10] ),
    .\$iopadmap$WDATA_B1[11] (\$iopadmap$WDATA_B1[11] ),
    .\$iopadmap$WDATA_B1[12] (\$iopadmap$WDATA_B1[12] ),
    .\$iopadmap$WDATA_B1[13] (\$iopadmap$WDATA_B1[13] ),
    .\$iopadmap$WDATA_B1[14] (\$iopadmap$WDATA_B1[14] ),
    .\$iopadmap$WDATA_B1[15] (\$iopadmap$WDATA_B1[15] ),
    .\$iopadmap$WDATA_B1[1] (\$iopadmap$WDATA_B1[1] ),
    .\$iopadmap$WDATA_B1[2] (\$iopadmap$WDATA_B1[2] ),
    .\$iopadmap$WDATA_B1[3] (\$iopadmap$WDATA_B1[3] ),
    .\$iopadmap$WDATA_B1[4] (\$iopadmap$WDATA_B1[4] ),
    .\$iopadmap$WDATA_B1[5] (\$iopadmap$WDATA_B1[5] ),
    .\$iopadmap$WDATA_B1[6] (\$iopadmap$WDATA_B1[6] ),
    .\$iopadmap$WDATA_B1[7] (\$iopadmap$WDATA_B1[7] ),
    .\$iopadmap$WDATA_B1[8] (\$iopadmap$WDATA_B1[8] ),
    .\$iopadmap$WDATA_B1[9] (\$iopadmap$WDATA_B1[9] ),
    .\$iopadmap$WDATA_B2[0] (\$iopadmap$WDATA_B2[0] ),
    .\$iopadmap$WDATA_B2[10] (\$iopadmap$WDATA_B2[10] ),
    .\$iopadmap$WDATA_B2[11] (\$iopadmap$WDATA_B2[11] ),
    .\$iopadmap$WDATA_B2[12] (\$iopadmap$WDATA_B2[12] ),
    .\$iopadmap$WDATA_B2[13] (\$iopadmap$WDATA_B2[13] ),
    .\$iopadmap$WDATA_B2[14] (\$iopadmap$WDATA_B2[14] ),
    .\$iopadmap$WDATA_B2[15] (\$iopadmap$WDATA_B2[15] ),
    .\$iopadmap$WDATA_B2[1] (\$iopadmap$WDATA_B2[1] ),
    .\$iopadmap$WDATA_B2[2] (\$iopadmap$WDATA_B2[2] ),
    .\$iopadmap$WDATA_B2[3] (\$iopadmap$WDATA_B2[3] ),
    .\$iopadmap$WDATA_B2[4] (\$iopadmap$WDATA_B2[4] ),
    .\$iopadmap$WDATA_B2[5] (\$iopadmap$WDATA_B2[5] ),
    .\$iopadmap$WDATA_B2[6] (\$iopadmap$WDATA_B2[6] ),
    .\$iopadmap$WDATA_B2[7] (\$iopadmap$WDATA_B2[7] ),
    .\$iopadmap$WDATA_B2[8] (\$iopadmap$WDATA_B2[8] ),
    .\$iopadmap$WDATA_B2[9] (\$iopadmap$WDATA_B2[9] ),
    .\$iopadmap$WEN_A1 (\$iopadmap$WEN_A1 ),
    .\$iopadmap$WEN_A2 (\$iopadmap$WEN_A2 ),
    .\$iopadmap$WEN_B1 (\$iopadmap$WEN_B1 ),
    .\$iopadmap$WEN_B2 (\$iopadmap$WEN_B2 ),
    .\$iopadmap$WPARITY_A1[0] (\$iopadmap$WPARITY_A1[0] ),
    .\$iopadmap$WPARITY_A1[1] (\$iopadmap$WPARITY_A1[1] ),
    .\$iopadmap$WPARITY_A2[0] (\$iopadmap$WPARITY_A2[0] ),
    .\$iopadmap$WPARITY_A2[1] (\$iopadmap$WPARITY_A2[1] ),
    .\$iopadmap$WPARITY_B1[0] (\$iopadmap$WPARITY_B1[0] ),
    .\$iopadmap$WPARITY_B1[1] (\$iopadmap$WPARITY_B1[1] ),
    .\$iopadmap$WPARITY_B2[0] (\$iopadmap$WPARITY_B2[0] ),
    .\$iopadmap$WPARITY_B2[1] (\$iopadmap$WPARITY_B2[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$clkbufmap.cc:284:execute$396  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$CLK_A1 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$clkbufmap.cc:317:execute$398 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$clkbufmap.cc:284:execute$399  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$CLK_B1 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$clkbufmap.cc:317:execute$401 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$624 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_A1 [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A1_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$625 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_A1 [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A1_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$626 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_A1 [10]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A1_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$627 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_A1 [11]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A1_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$628 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_A1 [12]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A1_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$629 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_A1 [13]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A1_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$630 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_A1 [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A1_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$631 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_A1 [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A1_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$632 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_A1 [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A1_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$633 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_A1 [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A1_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$634 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_A1 [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A1_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$635 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_A1 [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A1_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$636 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_A1 [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A1_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$637 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_A1 [9]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$638 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_A2 [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A2_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$639 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_A2 [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A2_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$640 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_A2 [10]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A2_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$641 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_A2 [11]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A2_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$642 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_A2 [12]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A2_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$643 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_A2 [13]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A2_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$644 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_A2 [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A2_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$645 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_A2 [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A2_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$646 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_A2 [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A2_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$647 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_A2 [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A2_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$648 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_A2 [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A2_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$649 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_A2 [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A2_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$650 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_A2 [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A2_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$651 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_A2 [9]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$652 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_B1 [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B1_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$653 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_B1 [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B1_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$654 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_B1 [10]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B1_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$655 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_B1 [11]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B1_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$656 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_B1 [12]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B1_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$657 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_B1 [13]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B1_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$658 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_B1 [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B1_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$659 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_B1 [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B1_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$660 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_B1 [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B1_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$661 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_B1 [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B1_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$662 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_B1 [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B1_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$663 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_B1 [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B1_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$664 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_B1 [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B1_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$665 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_B1 [9]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$666 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_B2 [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B2_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$667 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_B2 [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B2_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$668 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_B2 [10]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B2_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$669 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_B2 [11]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B2_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$670 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_B2 [12]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B2_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$671 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_B2 [13]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B2_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$672 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_B2 [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B2_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$673 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_B2 [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B2_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$674 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_B2 [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B2_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$675 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_B2 [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B2_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$676 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_B2 [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B2_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$677 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_B2 [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B2_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$678 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_B2 [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B2_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$679 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.ADDR_B2 [9]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.BE_A1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$680 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.BE_A1 [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$BE_A1[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.BE_A1_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$681 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.BE_A1 [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$BE_A1[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.BE_A2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$682 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.BE_A2 [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$BE_A2[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.BE_A2_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$683 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.BE_A2 [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$BE_A2[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.BE_B1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$684 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.BE_B1 [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$BE_B1[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.BE_B1_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$685 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.BE_B1 [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$BE_B1[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.BE_B2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$686 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.BE_B2 [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$BE_B2[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.BE_B2_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$687 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.BE_B2 [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$BE_B2[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.CLK_A1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$688 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.CLK_A1 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$CLK_A1 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.CLK_A2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$689 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.CLK_A2 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$CLK_A2 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.CLK_B1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$690 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.CLK_B1 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$CLK_B1 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.CLK_B2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$691 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.CLK_B2 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$CLK_B2 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[0] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A1 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[1] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A1 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[10] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A1 [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[11] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A1 [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[12] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A1 [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[13] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A1 [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[14] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A1 [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[15] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A1 [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[2] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A1 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[3] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A1 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[4] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A1 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[5] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A1 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[6] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A1 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[7] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A1 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[8] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A1 [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[9] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A1 [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[0] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A2 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[1] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A2 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[10] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A2 [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[11] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A2 [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[12] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A2 [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[13] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A2 [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[14] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A2 [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[15] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A2 [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[2] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A2 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[3] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A2 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[4] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A2 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[5] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A2 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[6] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A2 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[7] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A2 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[8] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A2 [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[9] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_A2 [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[0] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B1 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[1] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B1 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[10] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B1 [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[11] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B1 [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[12] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B1 [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[13] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B1 [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[14] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B1 [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[15] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B1 [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[2] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B1 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[3] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B1 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[4] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B1 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[5] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B1 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[6] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B1 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[7] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B1 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[8] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B1 [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[9] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B1 [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[0] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B2 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[1] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B2 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[10] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B2 [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[11] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B2 [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[12] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B2 [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[13] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B2 [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[14] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B2 [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[15] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B2 [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[2] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B2 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[3] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B2 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[4] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B2 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[5] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B2 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[6] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B2 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[7] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B2 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[8] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B2 [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[9] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RDATA_B2 [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.REN_A1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$692 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.REN_A1 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$REN_A1 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.REN_A2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$693 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.REN_A2 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$REN_A2 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.REN_B1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$694 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.REN_B1 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$REN_B1 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.REN_B2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$695 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.REN_B2 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$REN_B2 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RPARITY_A1  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RPARITY_A1[0] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RPARITY_A1 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RPARITY_A1_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RPARITY_A1[1] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RPARITY_A1 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RPARITY_A2  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RPARITY_A2[0] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RPARITY_A2 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RPARITY_A2_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RPARITY_A2[1] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RPARITY_A2 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RPARITY_B1  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RPARITY_B1[0] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RPARITY_B1 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RPARITY_B1_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RPARITY_B1[1] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RPARITY_B1 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RPARITY_B2  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RPARITY_B2[0] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RPARITY_B2 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.RPARITY_B2_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RPARITY_B2[1] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$773.RPARITY_B2 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$696 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A1 [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$697 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A1 [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$698 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A1 [10]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$699 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A1 [11]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$700 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A1 [12]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$701 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A1 [13]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$702 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A1 [14]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[14] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$703 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A1 [15]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[15] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$704 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A1 [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$705 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A1 [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$706 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A1 [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$707 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A1 [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$708 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A1 [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$709 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A1 [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$710 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A1 [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$711 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A1 [9]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$712 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A2 [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$713 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A2 [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$714 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A2 [10]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$715 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A2 [11]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$716 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A2 [12]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$717 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A2 [13]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$718 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A2 [14]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[14] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$719 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A2 [15]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[15] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$720 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A2 [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$721 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A2 [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$722 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A2 [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$723 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A2 [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$724 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A2 [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$725 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A2 [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$726 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A2 [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$727 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_A2 [9]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$728 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B1 [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$729 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B1 [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$730 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B1 [10]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$731 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B1 [11]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$732 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B1 [12]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$733 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B1 [13]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$734 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B1 [14]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[14] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$735 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B1 [15]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[15] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$736 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B1 [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$737 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B1 [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$738 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B1 [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$739 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B1 [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$740 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B1 [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$741 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B1 [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$742 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B1 [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$743 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B1 [9]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$744 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B2 [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$745 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B2 [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$746 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B2 [10]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$747 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B2 [11]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$748 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B2 [12]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$749 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B2 [13]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$750 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B2 [14]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[14] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$751 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B2 [15]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[15] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$752 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B2 [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$753 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B2 [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$754 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B2 [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$755 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B2 [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$756 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B2 [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$757 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B2 [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$758 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B2 [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$759 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WDATA_B2 [9]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WEN_A1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$760 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WEN_A1 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WEN_A1 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WEN_A2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$761 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WEN_A2 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WEN_A2 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WEN_B1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$762 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WEN_B1 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WEN_B1 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WEN_B2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$763 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WEN_B2 ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WEN_B2 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WPARITY_A1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$764 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WPARITY_A1 [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WPARITY_A1[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WPARITY_A1_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$765 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WPARITY_A1 [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WPARITY_A1[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WPARITY_A2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$766 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WPARITY_A2 [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WPARITY_A2[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WPARITY_A2_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$767 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WPARITY_A2 [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WPARITY_A2[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WPARITY_B1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$768 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WPARITY_B1 [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WPARITY_B1[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WPARITY_B1_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$769 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WPARITY_B1 [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WPARITY_B1[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WPARITY_B2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$770 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WPARITY_B2 [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WPARITY_B2[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$TDP_RAM18KX2_primitive_inst.WPARITY_B2_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$771 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$773.WPARITY_B2 [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WPARITY_B2[1] )
  );
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$771  = \$auto$rs_design_edit.cc:878:execute$771 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$770  = \$auto$rs_design_edit.cc:878:execute$770 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$769  = \$auto$rs_design_edit.cc:878:execute$769 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$768  = \$auto$rs_design_edit.cc:878:execute$768 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$767  = \$auto$rs_design_edit.cc:878:execute$767 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$766  = \$auto$rs_design_edit.cc:878:execute$766 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$765  = \$auto$rs_design_edit.cc:878:execute$765 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$764  = \$auto$rs_design_edit.cc:878:execute$764 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$763  = \$auto$rs_design_edit.cc:878:execute$763 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$762  = \$auto$rs_design_edit.cc:878:execute$762 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$761  = \$auto$rs_design_edit.cc:878:execute$761 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$760  = \$auto$rs_design_edit.cc:878:execute$760 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$759  = \$auto$rs_design_edit.cc:878:execute$759 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$758  = \$auto$rs_design_edit.cc:878:execute$758 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$757  = \$auto$rs_design_edit.cc:878:execute$757 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$756  = \$auto$rs_design_edit.cc:878:execute$756 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$755  = \$auto$rs_design_edit.cc:878:execute$755 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$754  = \$auto$rs_design_edit.cc:878:execute$754 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$753  = \$auto$rs_design_edit.cc:878:execute$753 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$752  = \$auto$rs_design_edit.cc:878:execute$752 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$751  = \$auto$rs_design_edit.cc:878:execute$751 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$750  = \$auto$rs_design_edit.cc:878:execute$750 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$749  = \$auto$rs_design_edit.cc:878:execute$749 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$748  = \$auto$rs_design_edit.cc:878:execute$748 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$747  = \$auto$rs_design_edit.cc:878:execute$747 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$746  = \$auto$rs_design_edit.cc:878:execute$746 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$745  = \$auto$rs_design_edit.cc:878:execute$745 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$744  = \$auto$rs_design_edit.cc:878:execute$744 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$743  = \$auto$rs_design_edit.cc:878:execute$743 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$742  = \$auto$rs_design_edit.cc:878:execute$742 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$741  = \$auto$rs_design_edit.cc:878:execute$741 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$740  = \$auto$rs_design_edit.cc:878:execute$740 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$739  = \$auto$rs_design_edit.cc:878:execute$739 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$738  = \$auto$rs_design_edit.cc:878:execute$738 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$737  = \$auto$rs_design_edit.cc:878:execute$737 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$736  = \$auto$rs_design_edit.cc:878:execute$736 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$735  = \$auto$rs_design_edit.cc:878:execute$735 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$734  = \$auto$rs_design_edit.cc:878:execute$734 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$733  = \$auto$rs_design_edit.cc:878:execute$733 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$732  = \$auto$rs_design_edit.cc:878:execute$732 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$731  = \$auto$rs_design_edit.cc:878:execute$731 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$730  = \$auto$rs_design_edit.cc:878:execute$730 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$729  = \$auto$rs_design_edit.cc:878:execute$729 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$728  = \$auto$rs_design_edit.cc:878:execute$728 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$727  = \$auto$rs_design_edit.cc:878:execute$727 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$726  = \$auto$rs_design_edit.cc:878:execute$726 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$725  = \$auto$rs_design_edit.cc:878:execute$725 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$724  = \$auto$rs_design_edit.cc:878:execute$724 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$723  = \$auto$rs_design_edit.cc:878:execute$723 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$722  = \$auto$rs_design_edit.cc:878:execute$722 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$721  = \$auto$rs_design_edit.cc:878:execute$721 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$720  = \$auto$rs_design_edit.cc:878:execute$720 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$719  = \$auto$rs_design_edit.cc:878:execute$719 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$718  = \$auto$rs_design_edit.cc:878:execute$718 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$717  = \$auto$rs_design_edit.cc:878:execute$717 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$716  = \$auto$rs_design_edit.cc:878:execute$716 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$715  = \$auto$rs_design_edit.cc:878:execute$715 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$714  = \$auto$rs_design_edit.cc:878:execute$714 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$713  = \$auto$rs_design_edit.cc:878:execute$713 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$712  = \$auto$rs_design_edit.cc:878:execute$712 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$711  = \$auto$rs_design_edit.cc:878:execute$711 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$710  = \$auto$rs_design_edit.cc:878:execute$710 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$709  = \$auto$rs_design_edit.cc:878:execute$709 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$708  = \$auto$rs_design_edit.cc:878:execute$708 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$707  = \$auto$rs_design_edit.cc:878:execute$707 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$706  = \$auto$rs_design_edit.cc:878:execute$706 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$705  = \$auto$rs_design_edit.cc:878:execute$705 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$704  = \$auto$rs_design_edit.cc:878:execute$704 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$703  = \$auto$rs_design_edit.cc:878:execute$703 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$702  = \$auto$rs_design_edit.cc:878:execute$702 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$701  = \$auto$rs_design_edit.cc:878:execute$701 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$700  = \$auto$rs_design_edit.cc:878:execute$700 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$699  = \$auto$rs_design_edit.cc:878:execute$699 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$698  = \$auto$rs_design_edit.cc:878:execute$698 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$697  = \$auto$rs_design_edit.cc:878:execute$697 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$696  = \$auto$rs_design_edit.cc:878:execute$696 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$695  = \$auto$rs_design_edit.cc:878:execute$695 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$694  = \$auto$rs_design_edit.cc:878:execute$694 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$693  = \$auto$rs_design_edit.cc:878:execute$693 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$692  = \$auto$rs_design_edit.cc:878:execute$692 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$691  = \$auto$rs_design_edit.cc:878:execute$691 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$690  = \$auto$rs_design_edit.cc:878:execute$690 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$689  = \$auto$rs_design_edit.cc:878:execute$689 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$688  = \$auto$rs_design_edit.cc:878:execute$688 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$687  = \$auto$rs_design_edit.cc:878:execute$687 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$686  = \$auto$rs_design_edit.cc:878:execute$686 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$685  = \$auto$rs_design_edit.cc:878:execute$685 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$684  = \$auto$rs_design_edit.cc:878:execute$684 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$683  = \$auto$rs_design_edit.cc:878:execute$683 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$682  = \$auto$rs_design_edit.cc:878:execute$682 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$681  = \$auto$rs_design_edit.cc:878:execute$681 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$680  = \$auto$rs_design_edit.cc:878:execute$680 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$679  = \$auto$rs_design_edit.cc:878:execute$679 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$678  = \$auto$rs_design_edit.cc:878:execute$678 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$677  = \$auto$rs_design_edit.cc:878:execute$677 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$676  = \$auto$rs_design_edit.cc:878:execute$676 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$675  = \$auto$rs_design_edit.cc:878:execute$675 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$674  = \$auto$rs_design_edit.cc:878:execute$674 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$673  = \$auto$rs_design_edit.cc:878:execute$673 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$672  = \$auto$rs_design_edit.cc:878:execute$672 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$671  = \$auto$rs_design_edit.cc:878:execute$671 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$670  = \$auto$rs_design_edit.cc:878:execute$670 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$669  = \$auto$rs_design_edit.cc:878:execute$669 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$668  = \$auto$rs_design_edit.cc:878:execute$668 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$667  = \$auto$rs_design_edit.cc:878:execute$667 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$666  = \$auto$rs_design_edit.cc:878:execute$666 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$665  = \$auto$rs_design_edit.cc:878:execute$665 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$664  = \$auto$rs_design_edit.cc:878:execute$664 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$663  = \$auto$rs_design_edit.cc:878:execute$663 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$662  = \$auto$rs_design_edit.cc:878:execute$662 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$661  = \$auto$rs_design_edit.cc:878:execute$661 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$660  = \$auto$rs_design_edit.cc:878:execute$660 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$659  = \$auto$rs_design_edit.cc:878:execute$659 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$658  = \$auto$rs_design_edit.cc:878:execute$658 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$657  = \$auto$rs_design_edit.cc:878:execute$657 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$656  = \$auto$rs_design_edit.cc:878:execute$656 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$655  = \$auto$rs_design_edit.cc:878:execute$655 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$654  = \$auto$rs_design_edit.cc:878:execute$654 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$653  = \$auto$rs_design_edit.cc:878:execute$653 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$652  = \$auto$rs_design_edit.cc:878:execute$652 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$651  = \$auto$rs_design_edit.cc:878:execute$651 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$650  = \$auto$rs_design_edit.cc:878:execute$650 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$649  = \$auto$rs_design_edit.cc:878:execute$649 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$648  = \$auto$rs_design_edit.cc:878:execute$648 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$647  = \$auto$rs_design_edit.cc:878:execute$647 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$646  = \$auto$rs_design_edit.cc:878:execute$646 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$645  = \$auto$rs_design_edit.cc:878:execute$645 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$644  = \$auto$rs_design_edit.cc:878:execute$644 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$643  = \$auto$rs_design_edit.cc:878:execute$643 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$642  = \$auto$rs_design_edit.cc:878:execute$642 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$641  = \$auto$rs_design_edit.cc:878:execute$641 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$640  = \$auto$rs_design_edit.cc:878:execute$640 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$639  = \$auto$rs_design_edit.cc:878:execute$639 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$638  = \$auto$rs_design_edit.cc:878:execute$638 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$637  = \$auto$rs_design_edit.cc:878:execute$637 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$636  = \$auto$rs_design_edit.cc:878:execute$636 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$635  = \$auto$rs_design_edit.cc:878:execute$635 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$634  = \$auto$rs_design_edit.cc:878:execute$634 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$633  = \$auto$rs_design_edit.cc:878:execute$633 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$632  = \$auto$rs_design_edit.cc:878:execute$632 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$631  = \$auto$rs_design_edit.cc:878:execute$631 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$630  = \$auto$rs_design_edit.cc:878:execute$630 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$629  = \$auto$rs_design_edit.cc:878:execute$629 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$628  = \$auto$rs_design_edit.cc:878:execute$628 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$627  = \$auto$rs_design_edit.cc:878:execute$627 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$626  = \$auto$rs_design_edit.cc:878:execute$626 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$625  = \$auto$rs_design_edit.cc:878:execute$625 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$rs_design_edit.cc:878:execute$624  = \$auto$rs_design_edit.cc:878:execute$624 ;
  assign \$auto$clkbufmap.cc:317:execute$398  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$clkbufmap.cc:317:execute$398 ;
  assign \$auto$clkbufmap.cc:317:execute$401  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$auto$clkbufmap.cc:317:execute$401 ;
  assign \$iopadmap$ADDR_A1[0]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[0] ;
  assign \$iopadmap$ADDR_A1[10]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[10] ;
  assign \$iopadmap$ADDR_A1[11]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[11] ;
  assign \$iopadmap$ADDR_A1[12]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[12] ;
  assign \$iopadmap$ADDR_A1[13]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[13] ;
  assign \$iopadmap$ADDR_A1[1]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[1] ;
  assign \$iopadmap$ADDR_A1[2]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[2] ;
  assign \$iopadmap$ADDR_A1[3]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[3] ;
  assign \$iopadmap$ADDR_A1[4]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[4] ;
  assign \$iopadmap$ADDR_A1[5]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[5] ;
  assign \$iopadmap$ADDR_A1[6]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[6] ;
  assign \$iopadmap$ADDR_A1[7]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[7] ;
  assign \$iopadmap$ADDR_A1[8]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[8] ;
  assign \$iopadmap$ADDR_A1[9]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A1[9] ;
  assign \$iopadmap$ADDR_A2[0]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[0] ;
  assign \$iopadmap$ADDR_A2[10]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[10] ;
  assign \$iopadmap$ADDR_A2[11]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[11] ;
  assign \$iopadmap$ADDR_A2[12]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[12] ;
  assign \$iopadmap$ADDR_A2[13]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[13] ;
  assign \$iopadmap$ADDR_A2[1]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[1] ;
  assign \$iopadmap$ADDR_A2[2]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[2] ;
  assign \$iopadmap$ADDR_A2[3]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[3] ;
  assign \$iopadmap$ADDR_A2[4]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[4] ;
  assign \$iopadmap$ADDR_A2[5]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[5] ;
  assign \$iopadmap$ADDR_A2[6]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[6] ;
  assign \$iopadmap$ADDR_A2[7]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[7] ;
  assign \$iopadmap$ADDR_A2[8]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[8] ;
  assign \$iopadmap$ADDR_A2[9]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_A2[9] ;
  assign \$iopadmap$ADDR_B1[0]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[0] ;
  assign \$iopadmap$ADDR_B1[10]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[10] ;
  assign \$iopadmap$ADDR_B1[11]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[11] ;
  assign \$iopadmap$ADDR_B1[12]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[12] ;
  assign \$iopadmap$ADDR_B1[13]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[13] ;
  assign \$iopadmap$ADDR_B1[1]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[1] ;
  assign \$iopadmap$ADDR_B1[2]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[2] ;
  assign \$iopadmap$ADDR_B1[3]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[3] ;
  assign \$iopadmap$ADDR_B1[4]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[4] ;
  assign \$iopadmap$ADDR_B1[5]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[5] ;
  assign \$iopadmap$ADDR_B1[6]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[6] ;
  assign \$iopadmap$ADDR_B1[7]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[7] ;
  assign \$iopadmap$ADDR_B1[8]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[8] ;
  assign \$iopadmap$ADDR_B1[9]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B1[9] ;
  assign \$iopadmap$ADDR_B2[0]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[0] ;
  assign \$iopadmap$ADDR_B2[10]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[10] ;
  assign \$iopadmap$ADDR_B2[11]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[11] ;
  assign \$iopadmap$ADDR_B2[12]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[12] ;
  assign \$iopadmap$ADDR_B2[13]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[13] ;
  assign \$iopadmap$ADDR_B2[1]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[1] ;
  assign \$iopadmap$ADDR_B2[2]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[2] ;
  assign \$iopadmap$ADDR_B2[3]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[3] ;
  assign \$iopadmap$ADDR_B2[4]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[4] ;
  assign \$iopadmap$ADDR_B2[5]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[5] ;
  assign \$iopadmap$ADDR_B2[6]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[6] ;
  assign \$iopadmap$ADDR_B2[7]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[7] ;
  assign \$iopadmap$ADDR_B2[8]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[8] ;
  assign \$iopadmap$ADDR_B2[9]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$ADDR_B2[9] ;
  assign \$iopadmap$BE_A1[0]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$BE_A1[0] ;
  assign \$iopadmap$BE_A1[1]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$BE_A1[1] ;
  assign \$iopadmap$BE_A2[0]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$BE_A2[0] ;
  assign \$iopadmap$BE_A2[1]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$BE_A2[1] ;
  assign \$iopadmap$BE_B1[0]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$BE_B1[0] ;
  assign \$iopadmap$BE_B1[1]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$BE_B1[1] ;
  assign \$iopadmap$BE_B2[0]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$BE_B2[0] ;
  assign \$iopadmap$BE_B2[1]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$BE_B2[1] ;
  assign \$iopadmap$CLK_A2  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$CLK_A2 ;
  assign \$iopadmap$CLK_B2  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$CLK_B2 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[0]  = \$iopadmap$RDATA_A1[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[10]  = \$iopadmap$RDATA_A1[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[11]  = \$iopadmap$RDATA_A1[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[12]  = \$iopadmap$RDATA_A1[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[13]  = \$iopadmap$RDATA_A1[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[14]  = \$iopadmap$RDATA_A1[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[15]  = \$iopadmap$RDATA_A1[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[1]  = \$iopadmap$RDATA_A1[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[2]  = \$iopadmap$RDATA_A1[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[3]  = \$iopadmap$RDATA_A1[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[4]  = \$iopadmap$RDATA_A1[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[5]  = \$iopadmap$RDATA_A1[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[6]  = \$iopadmap$RDATA_A1[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[7]  = \$iopadmap$RDATA_A1[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[8]  = \$iopadmap$RDATA_A1[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A1[9]  = \$iopadmap$RDATA_A1[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[0]  = \$iopadmap$RDATA_A2[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[10]  = \$iopadmap$RDATA_A2[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[11]  = \$iopadmap$RDATA_A2[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[12]  = \$iopadmap$RDATA_A2[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[13]  = \$iopadmap$RDATA_A2[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[14]  = \$iopadmap$RDATA_A2[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[15]  = \$iopadmap$RDATA_A2[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[1]  = \$iopadmap$RDATA_A2[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[2]  = \$iopadmap$RDATA_A2[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[3]  = \$iopadmap$RDATA_A2[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[4]  = \$iopadmap$RDATA_A2[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[5]  = \$iopadmap$RDATA_A2[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[6]  = \$iopadmap$RDATA_A2[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[7]  = \$iopadmap$RDATA_A2[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[8]  = \$iopadmap$RDATA_A2[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_A2[9]  = \$iopadmap$RDATA_A2[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[0]  = \$iopadmap$RDATA_B1[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[10]  = \$iopadmap$RDATA_B1[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[11]  = \$iopadmap$RDATA_B1[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[12]  = \$iopadmap$RDATA_B1[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[13]  = \$iopadmap$RDATA_B1[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[14]  = \$iopadmap$RDATA_B1[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[15]  = \$iopadmap$RDATA_B1[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[1]  = \$iopadmap$RDATA_B1[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[2]  = \$iopadmap$RDATA_B1[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[3]  = \$iopadmap$RDATA_B1[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[4]  = \$iopadmap$RDATA_B1[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[5]  = \$iopadmap$RDATA_B1[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[6]  = \$iopadmap$RDATA_B1[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[7]  = \$iopadmap$RDATA_B1[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[8]  = \$iopadmap$RDATA_B1[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B1[9]  = \$iopadmap$RDATA_B1[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[0]  = \$iopadmap$RDATA_B2[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[10]  = \$iopadmap$RDATA_B2[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[11]  = \$iopadmap$RDATA_B2[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[12]  = \$iopadmap$RDATA_B2[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[13]  = \$iopadmap$RDATA_B2[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[14]  = \$iopadmap$RDATA_B2[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[15]  = \$iopadmap$RDATA_B2[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[1]  = \$iopadmap$RDATA_B2[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[2]  = \$iopadmap$RDATA_B2[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[3]  = \$iopadmap$RDATA_B2[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[4]  = \$iopadmap$RDATA_B2[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[5]  = \$iopadmap$RDATA_B2[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[6]  = \$iopadmap$RDATA_B2[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[7]  = \$iopadmap$RDATA_B2[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[8]  = \$iopadmap$RDATA_B2[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RDATA_B2[9]  = \$iopadmap$RDATA_B2[9] ;
  assign \$iopadmap$REN_A1  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$REN_A1 ;
  assign \$iopadmap$REN_A2  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$REN_A2 ;
  assign \$iopadmap$REN_B1  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$REN_B1 ;
  assign \$iopadmap$REN_B2  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$REN_B2 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RPARITY_A1[0]  = \$iopadmap$RPARITY_A1[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RPARITY_A1[1]  = \$iopadmap$RPARITY_A1[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RPARITY_A2[0]  = \$iopadmap$RPARITY_A2[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RPARITY_A2[1]  = \$iopadmap$RPARITY_A2[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RPARITY_B1[0]  = \$iopadmap$RPARITY_B1[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RPARITY_B1[1]  = \$iopadmap$RPARITY_B1[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RPARITY_B2[0]  = \$iopadmap$RPARITY_B2[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$RPARITY_B2[1]  = \$iopadmap$RPARITY_B2[1] ;
  assign \$iopadmap$WDATA_A1[0]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[0] ;
  assign \$iopadmap$WDATA_A1[10]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[10] ;
  assign \$iopadmap$WDATA_A1[11]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[11] ;
  assign \$iopadmap$WDATA_A1[12]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[12] ;
  assign \$iopadmap$WDATA_A1[13]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[13] ;
  assign \$iopadmap$WDATA_A1[14]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[14] ;
  assign \$iopadmap$WDATA_A1[15]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[15] ;
  assign \$iopadmap$WDATA_A1[1]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[1] ;
  assign \$iopadmap$WDATA_A1[2]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[2] ;
  assign \$iopadmap$WDATA_A1[3]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[3] ;
  assign \$iopadmap$WDATA_A1[4]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[4] ;
  assign \$iopadmap$WDATA_A1[5]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[5] ;
  assign \$iopadmap$WDATA_A1[6]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[6] ;
  assign \$iopadmap$WDATA_A1[7]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[7] ;
  assign \$iopadmap$WDATA_A1[8]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[8] ;
  assign \$iopadmap$WDATA_A1[9]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A1[9] ;
  assign \$iopadmap$WDATA_A2[0]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[0] ;
  assign \$iopadmap$WDATA_A2[10]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[10] ;
  assign \$iopadmap$WDATA_A2[11]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[11] ;
  assign \$iopadmap$WDATA_A2[12]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[12] ;
  assign \$iopadmap$WDATA_A2[13]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[13] ;
  assign \$iopadmap$WDATA_A2[14]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[14] ;
  assign \$iopadmap$WDATA_A2[15]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[15] ;
  assign \$iopadmap$WDATA_A2[1]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[1] ;
  assign \$iopadmap$WDATA_A2[2]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[2] ;
  assign \$iopadmap$WDATA_A2[3]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[3] ;
  assign \$iopadmap$WDATA_A2[4]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[4] ;
  assign \$iopadmap$WDATA_A2[5]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[5] ;
  assign \$iopadmap$WDATA_A2[6]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[6] ;
  assign \$iopadmap$WDATA_A2[7]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[7] ;
  assign \$iopadmap$WDATA_A2[8]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[8] ;
  assign \$iopadmap$WDATA_A2[9]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_A2[9] ;
  assign \$iopadmap$WDATA_B1[0]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[0] ;
  assign \$iopadmap$WDATA_B1[10]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[10] ;
  assign \$iopadmap$WDATA_B1[11]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[11] ;
  assign \$iopadmap$WDATA_B1[12]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[12] ;
  assign \$iopadmap$WDATA_B1[13]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[13] ;
  assign \$iopadmap$WDATA_B1[14]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[14] ;
  assign \$iopadmap$WDATA_B1[15]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[15] ;
  assign \$iopadmap$WDATA_B1[1]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[1] ;
  assign \$iopadmap$WDATA_B1[2]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[2] ;
  assign \$iopadmap$WDATA_B1[3]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[3] ;
  assign \$iopadmap$WDATA_B1[4]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[4] ;
  assign \$iopadmap$WDATA_B1[5]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[5] ;
  assign \$iopadmap$WDATA_B1[6]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[6] ;
  assign \$iopadmap$WDATA_B1[7]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[7] ;
  assign \$iopadmap$WDATA_B1[8]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[8] ;
  assign \$iopadmap$WDATA_B1[9]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B1[9] ;
  assign \$iopadmap$WDATA_B2[0]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[0] ;
  assign \$iopadmap$WDATA_B2[10]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[10] ;
  assign \$iopadmap$WDATA_B2[11]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[11] ;
  assign \$iopadmap$WDATA_B2[12]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[12] ;
  assign \$iopadmap$WDATA_B2[13]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[13] ;
  assign \$iopadmap$WDATA_B2[14]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[14] ;
  assign \$iopadmap$WDATA_B2[15]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[15] ;
  assign \$iopadmap$WDATA_B2[1]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[1] ;
  assign \$iopadmap$WDATA_B2[2]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[2] ;
  assign \$iopadmap$WDATA_B2[3]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[3] ;
  assign \$iopadmap$WDATA_B2[4]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[4] ;
  assign \$iopadmap$WDATA_B2[5]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[5] ;
  assign \$iopadmap$WDATA_B2[6]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[6] ;
  assign \$iopadmap$WDATA_B2[7]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[7] ;
  assign \$iopadmap$WDATA_B2[8]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[8] ;
  assign \$iopadmap$WDATA_B2[9]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WDATA_B2[9] ;
  assign \$iopadmap$WEN_A1  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WEN_A1 ;
  assign \$iopadmap$WEN_A2  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WEN_A2 ;
  assign \$iopadmap$WEN_B1  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WEN_B1 ;
  assign \$iopadmap$WEN_B2  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WEN_B2 ;
  assign \$iopadmap$WPARITY_A1[0]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WPARITY_A1[0] ;
  assign \$iopadmap$WPARITY_A1[1]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WPARITY_A1[1] ;
  assign \$iopadmap$WPARITY_A2[0]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WPARITY_A2[0] ;
  assign \$iopadmap$WPARITY_A2[1]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WPARITY_A2[1] ;
  assign \$iopadmap$WPARITY_B1[0]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WPARITY_B1[0] ;
  assign \$iopadmap$WPARITY_B1[1]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WPARITY_B1[1] ;
  assign \$iopadmap$WPARITY_B2[0]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WPARITY_B2[0] ;
  assign \$iopadmap$WPARITY_B2[1]  = \$flatten$auto$rs_design_edit.cc:1146:execute$773.$iopadmap$WPARITY_B2[1] ;
  assign \$auto$rs_design_edit.cc:1146:execute$773.ADDR_A1  = ADDR_A1;
  assign \$auto$rs_design_edit.cc:1146:execute$773.ADDR_A2  = ADDR_A2;
  assign \$auto$rs_design_edit.cc:1146:execute$773.ADDR_B1  = ADDR_B1;
  assign \$auto$rs_design_edit.cc:1146:execute$773.ADDR_B2  = ADDR_B2;
  assign \$auto$rs_design_edit.cc:1146:execute$773.BE_A1  = BE_A1;
  assign \$auto$rs_design_edit.cc:1146:execute$773.BE_A2  = BE_A2;
  assign \$auto$rs_design_edit.cc:1146:execute$773.BE_B1  = BE_B1;
  assign \$auto$rs_design_edit.cc:1146:execute$773.BE_B2  = BE_B2;
  assign \$auto$rs_design_edit.cc:1146:execute$773.CLK_A1  = CLK_A1;
  assign \$auto$rs_design_edit.cc:1146:execute$773.CLK_A2  = CLK_A2;
  assign \$auto$rs_design_edit.cc:1146:execute$773.CLK_B1  = CLK_B1;
  assign \$auto$rs_design_edit.cc:1146:execute$773.CLK_B2  = CLK_B2;
  assign RDATA_A1 = \$auto$rs_design_edit.cc:1146:execute$773.RDATA_A1 ;
  assign RDATA_A2 = \$auto$rs_design_edit.cc:1146:execute$773.RDATA_A2 ;
  assign RDATA_B1 = \$auto$rs_design_edit.cc:1146:execute$773.RDATA_B1 ;
  assign RDATA_B2 = \$auto$rs_design_edit.cc:1146:execute$773.RDATA_B2 ;
  assign \$auto$rs_design_edit.cc:1146:execute$773.REN_A1  = REN_A1;
  assign \$auto$rs_design_edit.cc:1146:execute$773.REN_A2  = REN_A2;
  assign \$auto$rs_design_edit.cc:1146:execute$773.REN_B1  = REN_B1;
  assign \$auto$rs_design_edit.cc:1146:execute$773.REN_B2  = REN_B2;
  assign RPARITY_A1 = \$auto$rs_design_edit.cc:1146:execute$773.RPARITY_A1 ;
  assign RPARITY_A2 = \$auto$rs_design_edit.cc:1146:execute$773.RPARITY_A2 ;
  assign RPARITY_B1 = \$auto$rs_design_edit.cc:1146:execute$773.RPARITY_B1 ;
  assign RPARITY_B2 = \$auto$rs_design_edit.cc:1146:execute$773.RPARITY_B2 ;
  assign \$auto$rs_design_edit.cc:1146:execute$773.WDATA_A1  = WDATA_A1;
  assign \$auto$rs_design_edit.cc:1146:execute$773.WDATA_A2  = WDATA_A2;
  assign \$auto$rs_design_edit.cc:1146:execute$773.WDATA_B1  = WDATA_B1;
  assign \$auto$rs_design_edit.cc:1146:execute$773.WDATA_B2  = WDATA_B2;
  assign \$auto$rs_design_edit.cc:1146:execute$773.WEN_A1  = WEN_A1;
  assign \$auto$rs_design_edit.cc:1146:execute$773.WEN_A2  = WEN_A2;
  assign \$auto$rs_design_edit.cc:1146:execute$773.WEN_B1  = WEN_B1;
  assign \$auto$rs_design_edit.cc:1146:execute$773.WEN_B2  = WEN_B2;
  assign \$auto$rs_design_edit.cc:1146:execute$773.WPARITY_A1  = WPARITY_A1;
  assign \$auto$rs_design_edit.cc:1146:execute$773.WPARITY_A2  = WPARITY_A2;
  assign \$auto$rs_design_edit.cc:1146:execute$773.WPARITY_B1  = WPARITY_B1;
  assign \$auto$rs_design_edit.cc:1146:execute$773.WPARITY_B2  = WPARITY_B2;
endmodule
