{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744193189364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744193189373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 09 03:06:28 2025 " "Processing started: Wed Apr 09 03:06:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744193189373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1744193189373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MC68K -c MC68K " "Command: quartus_sta MC68K -c MC68K" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1744193189373 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1744193189532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1744193191056 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1744193191056 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744193191094 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744193191094 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744193191927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744193191927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744193191927 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1744193191927 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1744193191927 ""}
{ "Info" "ISTA_SDC_FOUND" "vga_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'vga_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1744193191961 ""}
{ "Info" "ISTA_SDC_FOUND" "M68k.sdc " "Reading SDC File: 'M68k.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1744193191970 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 10 CLOCK2_50 port " "Ignored filter at M68k.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191971 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1744193191972 ""}  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191972 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 11 CLOCK3_50 port " "Ignored filter at M68k.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191972 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1744193191972 ""}  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191972 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 12 CLOCK4_50 port " "Ignored filter at M68k.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191972 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1744193191973 ""}  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191973 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1744193191973 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 19 TD_CLK27 port " "Ignored filter at M68k.sdc(19): TD_CLK27 could not be matched with a port" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191973 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1744193191973 ""}  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191973 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1744193191976 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1744193191976 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1744193191976 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -phase 180.00 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -phase 180.00 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1744193191976 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744193191976 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1744193191976 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " "create_clock -period 39.000 -name I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1744193191980 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744193191980 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 61 TD_DATA* port " "Ignored filter at M68k.sdc(61): TD_DATA* could not be matched with a port" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191981 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 61 tv_27m clock " "Ignored filter at M68k.sdc(61): tv_27m could not be matched with a clock" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191981 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1744193191981 ""}  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191981 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(61): Argument -clock is not an object ID" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191981 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1744193191982 ""}  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191982 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(62): Argument -clock is not an object ID" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191982 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 63 TD_HS port " "Ignored filter at M68k.sdc(63): TD_HS could not be matched with a port" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191982 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1744193191983 ""}  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(63): Argument -clock is not an object ID" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 64 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1744193191983 ""}  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 64 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(64): Argument -clock is not an object ID" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191983 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 65 TD_VS port " "Ignored filter at M68k.sdc(65): TD_VS could not be matched with a port" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 65 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1744193191984 ""}  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191984 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 65 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(65): Argument -clock is not an object ID" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191984 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 66 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1744193191984 ""}  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191984 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 66 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(66): Argument -clock is not an object ID" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191984 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 98 VGA_BLANK port " "Ignored filter at M68k.sdc(98): VGA_BLANK could not be matched with a port" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191985 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay M68k.sdc 98 Argument <targets> is an empty collection " "Ignored set_output_delay at M68k.sdc(98): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1744193191986 ""}  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191986 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay M68k.sdc 99 Argument <targets> is an empty collection " "Ignored set_output_delay at M68k.sdc(99): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1744193191986 ""}  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191986 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 113 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] clock " "Ignored filter at M68k.sdc(113): speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] could not be matched with a clock" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 113 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191986 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path M68k.sdc 113 Argument <to> is an empty collection " "Ignored set_false_path at M68k.sdc(113): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from  \[get_clocks \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  -to  \[get_clocks \{speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]\}\] " "set_false_path  -from  \[get_clocks \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  -to  \[get_clocks \{speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]\}\]" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1744193191986 ""}  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191986 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path M68k.sdc 114 Argument <from> is an empty collection " "Ignored set_false_path at M68k.sdc(114): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from  \[get_clocks \{speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]\}\]  -to  \[get_clocks \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "set_false_path  -from  \[get_clocks \{speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]\}\]  -to  \[get_clocks \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1744193191987 ""}  } { { "C:/CosmicImpalasM68K/M68k.sdc" "" { Text "C:/CosmicImpalasM68K/M68k.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1744193191987 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1744193192031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1744193192031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1744193192031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1744193192031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1744193192031 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1744193192031 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744193192207 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1744193192222 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1744193192251 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1744193192626 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1744193192626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.724 " "Worst-case setup slack is -11.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.724            -276.326 clk_vga  " "  -11.724            -276.326 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.769              -5.769 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.769              -5.769 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.327              -9.347 clk_dram  " "   -5.327              -9.347 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.508               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.508               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.100               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.100               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.370               0.000 altera_reserved_tck  " "   22.370               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.201               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   34.201               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744193192629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.859 " "Worst-case hold slack is -0.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.859              -1.684 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.859              -1.684 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.064              -0.231 altera_reserved_tck  " "   -0.064              -0.231 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.258               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.303               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "    0.483               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.033               0.000 clk_vga  " "    8.033               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.167               0.000 clk_dram  " "    9.167               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744193192676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 34.597 " "Worst-case recovery slack is 34.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.597               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   34.597               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   59.456               0.000 altera_reserved_tck  " "   59.456               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744193192683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.510 " "Worst-case removal slack is 0.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.510               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.941               0.000 altera_reserved_tck  " "    0.941               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744193192691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.974 " "Worst-case minimum pulse width slack is 0.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.974               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.974               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.424               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.424               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.749               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.749               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.259               0.000 CLOCK_50  " "    9.259               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.354               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.354               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.496               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   18.496               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.336               0.000 altera_reserved_tck  " "   29.336               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193192700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744193192700 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744193192819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744193192819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744193192819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744193192819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 106.543 ns " "Worst Case Available Settling Time: 106.543 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744193192819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744193192819 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744193192819 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1744193192824 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1744193192875 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1744193197464 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1744193197961 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1744193197961 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1744193197961 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1744193197961 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1744193197961 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1744193197961 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744193198150 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1744193198350 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1744193198350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.505 " "Worst-case setup slack is -11.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.505            -271.148 clk_vga  " "  -11.505            -271.148 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.200              -5.200 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.200              -5.200 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.946              -8.575 clk_dram  " "   -4.946              -8.575 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.963               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.963               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.224               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.224               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.552               0.000 altera_reserved_tck  " "   22.552               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.276               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   34.276               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744193198353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.742 " "Worst-case hold slack is -0.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742              -1.451 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.742              -1.451 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.064              -0.242 altera_reserved_tck  " "   -0.064              -0.242 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.137               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.269               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "    0.489               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.920               0.000 clk_vga  " "    7.920               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.938               0.000 clk_dram  " "    8.938               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744193198404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 34.935 " "Worst-case recovery slack is 34.935" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.935               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   34.935               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   59.592               0.000 altera_reserved_tck  " "   59.592               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744193198408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.558 " "Worst-case removal slack is 0.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.558               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.876               0.000 altera_reserved_tck  " "    0.876               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744193198413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.048 " "Worst-case minimum pulse width slack is 1.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.048               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.048               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.501               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.501               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.875               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.875               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.293               0.000 CLOCK_50  " "    9.293               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.419               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.419               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.523               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   18.523               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.331               0.000 altera_reserved_tck  " "   29.331               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193198423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744193198423 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744193198527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744193198527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744193198527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744193198527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 107.084 ns " "Worst Case Available Settling Time: 107.084 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744193198527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744193198527 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744193198527 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1744193198532 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1744193198812 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1744193203256 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1744193203763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1744193203763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1744193203763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1744193203763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1744193203763 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1744193203763 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744193203927 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1744193203983 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1744193203983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.081 " "Worst-case setup slack is -7.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193203987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193203987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.081            -166.832 clk_vga  " "   -7.081            -166.832 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193203987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.890              -4.890 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.890              -4.890 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193203987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 clk_dram  " "    0.360               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193203987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.629               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.629               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193203987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.375               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.375               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193203987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.519               0.000 altera_reserved_tck  " "   24.519               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193203987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.901               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   35.901               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193203987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744193203987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.371 " "Worst-case hold slack is -0.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.371              -0.729 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.371              -0.729 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.075              -0.287 altera_reserved_tck  " "   -0.075              -0.287 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "    0.192               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.244               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.272               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.193               0.000 clk_vga  " "    4.193               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.156               0.000 clk_dram  " "    5.156               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744193204058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 36.600 " "Worst-case recovery slack is 36.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.600               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   36.600               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   60.457               0.000 altera_reserved_tck  " "   60.457               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744193204064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.434 " "Worst-case removal slack is 0.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.434               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 altera_reserved_tck  " "    0.479               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744193204071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.314 " "Worst-case minimum pulse width slack is 1.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.314               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.314               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.697               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.697               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.874               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.874               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.150               0.000 CLOCK_50  " "    9.150               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.160               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.160               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.815               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   18.815               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.170               0.000 altera_reserved_tck  " "   29.170               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744193204083 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744193204216 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744193204216 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744193204216 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744193204216 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 111.466 ns " "Worst Case Available Settling Time: 111.466 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744193204216 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744193204216 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744193204216 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1744193204228 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1744193204747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1744193204747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1744193204747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1744193204747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1744193204747 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1744193204747 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744193204911 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1744193204951 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1744193204951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.755 " "Worst-case setup slack is -6.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.755            -158.687 clk_vga  " "   -6.755            -158.687 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.868              -3.868 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.868              -3.868 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.778               0.000 clk_dram  " "    0.778               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.278               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.278               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.699               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.699               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.766               0.000 altera_reserved_tck  " "   24.766               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.193               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   36.193               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193204957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744193204957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.342 " "Worst-case hold slack is -0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193205004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193205004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.342              -0.671 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.342              -0.671 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193205004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -0.323 altera_reserved_tck  " "   -0.081              -0.323 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193205004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "    0.177               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193205004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.216               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193205004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.228               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193205004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.894               0.000 clk_vga  " "    3.894               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193205004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.805               0.000 clk_dram  " "    4.805               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193205004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744193205004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 36.981 " "Worst-case recovery slack is 36.981" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193205009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193205009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.981               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   36.981               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193205009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   60.658               0.000 altera_reserved_tck  " "   60.658               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193205009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744193205009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.385 " "Worst-case removal slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193205013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193205013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.385               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193205013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 altera_reserved_tck  " "    0.418               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193205013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744193205013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.341 " "Worst-case minimum pulse width slack is 1.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193205024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193205024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.341               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.341               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193205024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.712               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.712               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193205024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.921               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.921               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193205024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.112               0.000 CLOCK_50  " "    9.112               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193205024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.189               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.189               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193205024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.857               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   18.857               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193205024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.164               0.000 altera_reserved_tck  " "   29.164               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744193205024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744193205024 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744193205123 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744193205123 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744193205123 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744193205123 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 112.322 ns " "Worst Case Available Settling Time: 112.322 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744193205123 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744193205123 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744193205123 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1744193208191 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1744193208201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 36 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5562 " "Peak virtual memory: 5562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744193208417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 09 03:06:48 2025 " "Processing ended: Wed Apr 09 03:06:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744193208417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744193208417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744193208417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1744193208417 ""}
