#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5560c408dd90 .scope module, "test" "test" 2 30;
 .timescale -9 -12;
v0x5560c40ae4b0_0 .var "CLK", 0 0;
v0x5560c40ae570_0 .var "REG_W_ID", 2 0;
v0x5560c40ae640_0 .var "RS_ID", 2 0;
v0x5560c40ae740_0 .var "RT_ID", 2 0;
v0x5560c40ae810_0 .net "Reg_RData1", 15 0, v0x5560c40adf40_0;  1 drivers
v0x5560c40ae8b0_0 .net "Reg_RData2", 15 0, v0x5560c40ae070_0;  1 drivers
v0x5560c40ae980_0 .var "Reg_WData", 15 0;
v0x5560c40aea50_0 .var "Reg_WE", 0 0;
v0x5560c40aeb20_0 .var/i "i", 31 0;
S_0x5560c408df10 .scope module, "i_Reg" "Reg" 2 40, 2 3 0, S_0x5560c408dd90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 3 "RS_ID"
    .port_info 2 /INPUT 3 "RT_ID"
    .port_info 3 /INPUT 3 "REG_W_ID"
    .port_info 4 /INPUT 1 "Reg_WE"
    .port_info 5 /OUTPUT 16 "Reg_RData1"
    .port_info 6 /OUTPUT 16 "Reg_RData2"
    .port_info 7 /INPUT 16 "Reg_WData"
v0x5560c408aa10_0 .net "CLK", 0 0, v0x5560c40ae4b0_0;  1 drivers
v0x5560c408aab0_0 .net "REG_W_ID", 2 0, v0x5560c40ae570_0;  1 drivers
v0x5560c40adda0_0 .net "RS_ID", 2 0, v0x5560c40ae640_0;  1 drivers
v0x5560c40ade60_0 .net "RT_ID", 2 0, v0x5560c40ae740_0;  1 drivers
v0x5560c40adf40_0 .var "Reg_RData1", 15 0;
v0x5560c40ae070_0 .var "Reg_RData2", 15 0;
v0x5560c40ae150_0 .net "Reg_WData", 15 0, v0x5560c40ae980_0;  1 drivers
v0x5560c40ae230_0 .net "Reg_WE", 0 0, v0x5560c40aea50_0;  1 drivers
v0x5560c40ae2f0 .array/s "Register", 7 0, 15 0;
E_0x5560c40815a0 .event posedge, v0x5560c408aa10_0;
    .scope S_0x5560c408df10;
T_0 ;
    %end;
    .thread T_0;
    .scope S_0x5560c408df10;
T_1 ;
    %wait E_0x5560c40815a0;
    %load/vec4 v0x5560c40ae230_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x5560c40ae150_0;
    %load/vec4 v0x5560c408aab0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560c40ae2f0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5560c40adda0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5560c40ae2f0, 4;
    %assign/vec4 v0x5560c40adf40_0, 0;
T_1.1 ;
    %load/vec4 v0x5560c40ade60_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5560c40ae2f0, 4;
    %assign/vec4 v0x5560c40ae070_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5560c408dd90;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560c40ae4b0_0, 0, 1;
    %vpi_call 2 44 "$monitor", "RS_ID = %d, RT_ID = %d, REG_W_ID = %d, Reg_WE = %d, Reg_RData1 = %d, Reg_RData2 = %d, Reg_WData = %d", v0x5560c40ae640_0, v0x5560c40ae740_0, v0x5560c40ae570_0, v0x5560c40aea50_0, v0x5560c40ae810_0, v0x5560c40ae8b0_0, v0x5560c40ae980_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5560c40aeb20_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x5560c40aeb20_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x5560c40aeb20_0;
    %addi 1, 0, 32;
    %pad/s 16;
    %ix/getv/s 4, v0x5560c40aeb20_0;
    %store/vec4a v0x5560c40ae2f0, 4, 0;
    %vpi_call 2 48 "$display", "Register[%d] = %d", v0x5560c40aeb20_0, &A<v0x5560c40ae2f0, v0x5560c40aeb20_0 > {0 0 0};
    %load/vec4 v0x5560c40aeb20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5560c40aeb20_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %load/vec4 v0x5560c40ae4b0_0;
    %inv;
    %store/vec4 v0x5560c40ae4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5560c40aea50_0, 0, 1;
    %pushi/vec4 123, 0, 16;
    %store/vec4 v0x5560c40ae980_0, 0, 16;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5560c40ae570_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560c40ae4b0_0, 0, 1;
    %delay 4000, 0;
    %load/vec4 v0x5560c40ae4b0_0;
    %inv;
    %store/vec4 v0x5560c40ae4b0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5560c40ae640_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5560c40ae740_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560c40aea50_0, 0, 1;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Reg.v";
