// Seed: 2109737422
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    input logic id_3,
    output logic id_4,
    output logic id_5,
    input id_6,
    input id_7
    , id_22,
    output logic id_8,
    output id_9,
    input logic id_10,
    output id_11,
    input id_12,
    output logic id_13,
    input id_14,
    input logic id_15,
    output logic id_16,
    input logic id_17,
    input logic id_18,
    output id_19,
    input logic id_20,
    output id_21
);
  always @(posedge id_14) begin
    id_5 = id_0[1];
  end
endmodule
