{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672150047429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672150047435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 27 22:07:27 2022 " "Processing started: Tue Dec 27 22:07:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672150047435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672150047435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LittleDinosaur -c LittleDinosaur " "Command: quartus_map --read_settings_files=on --write_settings_files=off LittleDinosaur -c LittleDinosaur" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672150047435 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672150047878 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672150047878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "littledinosaur.v 1 1 " "Found 1 design units, including 1 entities, in source file littledinosaur.v" { { "Info" "ISGN_ENTITY_NAME" "1 LittleDinosaur " "Found entity 1: LittleDinosaur" {  } { { "LittleDinosaur.v" "" { Text "C:/LittleDinosaur_verilog/LittleDinosaur.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672150056898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672150056898 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LittleDinosaur " "Elaborating entity \"LittleDinosaur\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672150056925 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cactusImg LittleDinosaur.v(15) " "Verilog HDL or VHDL warning at LittleDinosaur.v(15): object \"cactusImg\" assigned a value but never read" {  } { { "LittleDinosaur.v" "" { Text "C:/LittleDinosaur_verilog/LittleDinosaur.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1672150056925 "|LittleDinosaur"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "40 0 40 LittleDinosaur.v(21) " "Verilog HDL warning at LittleDinosaur.v(21): number of words (40) in memory file does not match the number of elements in the address range \[0:40\]" {  } { { "LittleDinosaur.v" "" { Text "C:/LittleDinosaur_verilog/LittleDinosaur.v" 21 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1672150056925 "|LittleDinosaur"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "40 0 40 LittleDinosaur.v(22) " "Verilog HDL warning at LittleDinosaur.v(22): number of words (40) in memory file does not match the number of elements in the address range \[0:40\]" {  } { { "LittleDinosaur.v" "" { Text "C:/LittleDinosaur_verilog/LittleDinosaur.v" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1672150056925 "|LittleDinosaur"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "cactusImg LittleDinosaur.v(18) " "Verilog HDL warning at LittleDinosaur.v(18): initial value for variable cactusImg should be constant" {  } { { "LittleDinosaur.v" "" { Text "C:/LittleDinosaur_verilog/LittleDinosaur.v" 18 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1672150056925 "|LittleDinosaur"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dinosourImg.data_a 0 LittleDinosaur.v(14) " "Net \"dinosourImg.data_a\" at LittleDinosaur.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "LittleDinosaur.v" "" { Text "C:/LittleDinosaur_verilog/LittleDinosaur.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1672150056925 "|LittleDinosaur"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dinosourImg.waddr_a 0 LittleDinosaur.v(14) " "Net \"dinosourImg.waddr_a\" at LittleDinosaur.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "LittleDinosaur.v" "" { Text "C:/LittleDinosaur_verilog/LittleDinosaur.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1672150056925 "|LittleDinosaur"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dinosourImg.we_a 0 LittleDinosaur.v(14) " "Net \"dinosourImg.we_a\" at LittleDinosaur.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "LittleDinosaur.v" "" { Text "C:/LittleDinosaur_verilog/LittleDinosaur.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1672150056925 "|LittleDinosaur"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "dinosourImg " "RAM logic \"dinosourImg\" is uninferred due to inappropriate RAM size" {  } { { "LittleDinosaur.v" "dinosourImg" { Text "C:/LittleDinosaur_verilog/LittleDinosaur.v" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1672150057141 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1672150057141 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 41 C:/LittleDinosaur_verilog/db/LittleDinosaur.ram0_LittleDinosaur_1a33864d.hdl.mif " "Memory depth (64) in the design file differs from memory depth (41) in the Memory Initialization File \"C:/LittleDinosaur_verilog/db/LittleDinosaur.ram0_LittleDinosaur_1a33864d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1672150057142 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/LittleDinosaur_verilog/db/LittleDinosaur.ram0_LittleDinosaur_1a33864d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/LittleDinosaur_verilog/db/LittleDinosaur.ram0_LittleDinosaur_1a33864d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1672150057145 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1672150057305 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1672150057420 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672150057505 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672150057505 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "LittleDinosaur.v" "" { Text "C:/LittleDinosaur_verilog/LittleDinosaur.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672150057541 "|LittleDinosaur|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1672150057541 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "195 " "Implemented 195 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672150057541 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672150057541 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1672150057541 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672150057541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672150057550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 27 22:07:37 2022 " "Processing ended: Tue Dec 27 22:07:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672150057550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672150057550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672150057550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672150057550 ""}
