--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml atlysWrapperDebugUDPStack.twx
atlysWrapperDebugUDPStack.ncd -o atlysWrapperDebugUDPStack.twr
atlysWrapperDebugUDPStack.pcf -ucf AtlysGeneralBasic.ucf

Design file:              atlysWrapperDebugUDPStack.ncd
Physical constraint file: atlysWrapperDebugUDPStack.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock phyrxclk
------------+------------+------------+------------+------------+-------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                   | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)  | Phase  |
------------+------------+------------+------------+------------+-------------------+--------+
BTN<0>      |    2.640(R)|      SLOW  |   -1.299(R)|      SLOW  |phygtxclk_OBUF_BUFG|   0.000|
BTN<5>      |    1.202(R)|      FAST  |    0.033(R)|      SLOW  |phygtxclk_OBUF_BUFG|   0.000|
phyRXD<0>   |    0.503(R)|      FAST  |    0.153(R)|      SLOW  |phygtxclk_OBUF_BUFG|   0.000|
phyRXD<1>   |    0.562(R)|      FAST  |    0.155(R)|      SLOW  |phygtxclk_OBUF_BUFG|   0.000|
phyRXD<2>   |    1.201(R)|      SLOW  |   -0.689(R)|      SLOW  |phygtxclk_OBUF_BUFG|   0.000|
phyRXD<3>   |    3.217(R)|      SLOW  |   -2.073(R)|      FAST  |phygtxclk_OBUF_BUFG|   0.000|
phyRXD<4>   |    1.237(R)|      SLOW  |   -0.740(R)|      SLOW  |phygtxclk_OBUF_BUFG|   0.000|
phyRXD<5>   |    1.121(R)|      SLOW  |   -0.633(R)|      SLOW  |phygtxclk_OBUF_BUFG|   0.000|
phyRXD<6>   |    1.138(R)|      SLOW  |   -0.646(R)|      SLOW  |phygtxclk_OBUF_BUFG|   0.000|
phyRXD<7>   |    1.161(R)|      SLOW  |   -0.662(R)|      SLOW  |phygtxclk_OBUF_BUFG|   0.000|
------------+------------+------------+------------+------------+-------------------+--------+

Clock phyrxclk to Pad
--------------+-----------------+------------+-----------------+------------+-------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                   | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)  | Phase  |
--------------+-----------------+------------+-----------------+------------+-------------------+--------+
LED<0>        |        11.832(R)|      SLOW  |         6.698(R)|      FAST  |phygtxclk_OBUF_BUFG|   0.000|
phyTXD<0>     |         8.760(R)|      SLOW  |         4.194(R)|      FAST  |phygtxclk_OBUF_BUFG|   0.000|
phyTXD<1>     |         8.806(R)|      SLOW  |         4.132(R)|      FAST  |phygtxclk_OBUF_BUFG|   0.000|
phyTXD<2>     |         8.901(R)|      SLOW  |         4.155(R)|      FAST  |phygtxclk_OBUF_BUFG|   0.000|
phyTXD<3>     |         8.893(R)|      SLOW  |         4.187(R)|      FAST  |phygtxclk_OBUF_BUFG|   0.000|
phyTXD<4>     |         9.153(R)|      SLOW  |         4.159(R)|      FAST  |phygtxclk_OBUF_BUFG|   0.000|
phyTXD<5>     |         8.926(R)|      SLOW  |         4.396(R)|      FAST  |phygtxclk_OBUF_BUFG|   0.000|
phyTXD<6>     |         9.199(R)|      SLOW  |         4.288(R)|      FAST  |phygtxclk_OBUF_BUFG|   0.000|
phyTXD<7>     |         8.817(R)|      SLOW  |         4.299(R)|      FAST  |phygtxclk_OBUF_BUFG|   0.000|
phytxen       |         8.276(R)|      SLOW  |         4.034(R)|      FAST  |phygtxclk_OBUF_BUFG|   0.000|
serial_clk_out|         9.727(R)|      SLOW  |         5.413(R)|      FAST  |phygtxclk_OBUF_BUFG|   0.000|
--------------+-----------------+------------+-----------------+------------+-------------------+--------+

Clock to Setup on destination clock phyrxclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
phyrxclk       |    5.858|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
phyrxclk       |phygtxclk      |    5.248|
---------------+---------------+---------+


Analysis completed Tue Jun 02 17:37:02 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 268 MB



