// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Package auto-generated by `reggen` containing data structure

package dma_reg_pkg;

  // Address widths within the block
  parameter int BlockAw = 6;

  ////////////////////////////
  // Typedefs for registers //
  ////////////////////////////

  typedef struct packed {logic [31:0] q;} dma_reg2hw_src_ptr_reg_t;

  typedef struct packed {logic [31:0] q;} dma_reg2hw_dst_ptr_reg_t;

  typedef struct packed {logic [31:0] q;} dma_reg2hw_addr_bcst_ptr_reg_t;

  typedef struct packed {
    logic [31:0] q;
    logic        qe;
  } dma_reg2hw_size_reg_t;

  typedef struct packed {
    struct packed {
      logic q;
      logic re;
    } ready;
    struct packed {
      logic q;
      logic re;
    } window_done;
  } dma_reg2hw_status_reg_t;

  typedef struct packed {
    struct packed {logic [7:0] q;} src_ptr_inc;
    struct packed {logic [7:0] q;} dst_ptr_inc;
    struct packed {logic [7:0] q;} bcst_ptr_inc;
  } dma_reg2hw_ptr_inc_reg_t;

  typedef struct packed {
    struct packed {logic [15:0] q;} rx_trigger_slot;
    struct packed {logic [15:0] q;} tx_trigger_slot;
  } dma_reg2hw_slot_reg_t;

  typedef struct packed {
    struct packed {logic [15:0] q;} bx_trigger_slot;
    struct packed {logic [15:0] q;} dx_trigger_slot;
  } dma_reg2hw_bslot_reg_t;

  typedef struct packed {logic [1:0] q;} dma_reg2hw_data_type_reg_t;

  typedef struct packed {logic [1:0] q;} dma_reg2hw_mode_reg_t;

  typedef struct packed {logic [31:0] q;} dma_reg2hw_window_size_reg_t;

  typedef struct packed {logic [31:0] q;} dma_reg2hw_window_count_reg_t;

  typedef struct packed {
    struct packed {logic q;} transaction_done;
    struct packed {logic q;} window_done;
  } dma_reg2hw_interrupt_en_reg_t;

  typedef struct packed {
    struct packed {logic d;} ready;
    struct packed {logic d;} window_done;
  } dma_hw2reg_status_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } dma_hw2reg_window_count_reg_t;

  // Register -> HW type
  typedef struct packed {
    dma_reg2hw_src_ptr_reg_t src_ptr;  // [290:259]
    dma_reg2hw_dst_ptr_reg_t dst_ptr;  // [258:227]
    dma_reg2hw_addr_bcst_ptr_reg_t addr_bcst_ptr;  // [226:195]
    dma_reg2hw_size_reg_t size;  // [194:162]
    dma_reg2hw_status_reg_t status;  // [161:158]
    dma_reg2hw_ptr_inc_reg_t ptr_inc;  // [157:134]
    dma_reg2hw_slot_reg_t slot;  // [133:102]
    dma_reg2hw_bslot_reg_t bslot;  // [101:70]
    dma_reg2hw_data_type_reg_t data_type;  // [69:68]
    dma_reg2hw_mode_reg_t mode;  // [67:66]
    dma_reg2hw_window_size_reg_t window_size;  // [65:34]
    dma_reg2hw_window_count_reg_t window_count;  // [33:2]
    dma_reg2hw_interrupt_en_reg_t interrupt_en;  // [1:0]
  } dma_reg2hw_t;

  // HW -> register type
  typedef struct packed {
    dma_hw2reg_status_reg_t status;  // [34:33]
    dma_hw2reg_window_count_reg_t window_count;  // [32:0]
  } dma_hw2reg_t;

  // Register offsets
  parameter logic [BlockAw-1:0] DMA_SRC_PTR_OFFSET = 6'h0;
  parameter logic [BlockAw-1:0] DMA_DST_PTR_OFFSET = 6'h4;
  parameter logic [BlockAw-1:0] DMA_ADDR_BCST_PTR_OFFSET = 6'h8;
  parameter logic [BlockAw-1:0] DMA_SIZE_OFFSET = 6'hc;
  parameter logic [BlockAw-1:0] DMA_STATUS_OFFSET = 6'h10;
  parameter logic [BlockAw-1:0] DMA_PTR_INC_OFFSET = 6'h14;
  parameter logic [BlockAw-1:0] DMA_SLOT_OFFSET = 6'h18;
  parameter logic [BlockAw-1:0] DMA_BSLOT_OFFSET = 6'h1c;
  parameter logic [BlockAw-1:0] DMA_DATA_TYPE_OFFSET = 6'h20;
  parameter logic [BlockAw-1:0] DMA_MODE_OFFSET = 6'h24;
  parameter logic [BlockAw-1:0] DMA_WINDOW_SIZE_OFFSET = 6'h28;
  parameter logic [BlockAw-1:0] DMA_WINDOW_COUNT_OFFSET = 6'h2c;
  parameter logic [BlockAw-1:0] DMA_INTERRUPT_EN_OFFSET = 6'h30;

  // Reset values for hwext registers and their fields
  parameter logic [1:0] DMA_STATUS_RESVAL = 2'h1;
  parameter logic [0:0] DMA_STATUS_READY_RESVAL = 1'h1;
  parameter logic [0:0] DMA_STATUS_WINDOW_DONE_RESVAL = 1'h0;

  // Register index
  typedef enum int {
    DMA_SRC_PTR,
    DMA_DST_PTR,
    DMA_ADDR_BCST_PTR,
    DMA_SIZE,
    DMA_STATUS,
    DMA_PTR_INC,
    DMA_SLOT,
    DMA_BSLOT,
    DMA_DATA_TYPE,
    DMA_MODE,
    DMA_WINDOW_SIZE,
    DMA_WINDOW_COUNT,
    DMA_INTERRUPT_EN
  } dma_id_e;

  // Register width information to check illegal writes
  parameter logic [3:0] DMA_PERMIT[13] = '{
      4'b1111,  // index[ 0] DMA_SRC_PTR
      4'b1111,  // index[ 1] DMA_DST_PTR
      4'b1111,  // index[ 2] DMA_ADDR_BCST_PTR
      4'b1111,  // index[ 3] DMA_SIZE
      4'b0001,  // index[ 4] DMA_STATUS
      4'b0111,  // index[ 5] DMA_PTR_INC
      4'b1111,  // index[ 6] DMA_SLOT
      4'b1111,  // index[ 7] DMA_BSLOT
      4'b0001,  // index[ 8] DMA_DATA_TYPE
      4'b0001,  // index[ 9] DMA_MODE
      4'b1111,  // index[10] DMA_WINDOW_SIZE
      4'b1111,  // index[11] DMA_WINDOW_COUNT
      4'b0001  // index[12] DMA_INTERRUPT_EN
  };

endpackage

