Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Mon Aug 15 14:38:21 2016
| Host             : DESKTOP-UNM7EP2 running 64-bit major release  (build 9200)
| Command          : report_power -file red_pitaya_top_power_routed.rpt -pb red_pitaya_top_power_summary_routed.pb -rpx red_pitaya_top_power_routed.rpx
| Design           : red_pitaya_top
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.010 |
| Dynamic (W)              | 1.864 |
| Device Static (W)        | 0.145 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 61.8  |
| Junction Temperature (C) | 48.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.032 |       14 |       --- |             --- |
| Slice Logic              |     0.022 |    10606 |       --- |             --- |
|   LUT as Logic           |     0.018 |     3953 |     17600 |           22.46 |
|   CARRY4                 |     0.002 |      361 |      4400 |            8.20 |
|   Register               |     0.002 |     4799 |     35200 |           13.63 |
|   LUT as Distributed RAM |    <0.001 |      160 |      6000 |            2.67 |
|   F7/F8 Muxes            |    <0.001 |       25 |     17600 |            0.14 |
|   LUT as Shift Register  |    <0.001 |       69 |      6000 |            1.15 |
|   Others                 |     0.000 |      282 |       --- |             --- |
| Signals                  |     0.035 |     8589 |       --- |             --- |
| Block RAM                |     0.077 |       31 |        60 |           51.67 |
| PLL                      |     0.097 |        1 |         2 |           50.00 |
| DSPs                     |     0.018 |       15 |        80 |           18.75 |
| I/O                      |     0.288 |       87 |       100 |           87.00 |
| XADC                     |     0.004 |        1 |       --- |             --- |
| PS7                      |     1.292 |        1 |       --- |             --- |
| Static Power             |     0.145 |          |           |                 |
| Total                    |     2.010 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.193 |       0.183 |      0.009 |
| Vccaux    |       1.800 |     0.069 |       0.057 |      0.012 |
| Vcco33    |       3.300 |     0.085 |       0.084 |      0.001 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.002 |       0.001 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.009 |       0.006 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.712 |       0.678 |      0.034 |
| Vccpaux   |       1.800 |     0.038 |       0.027 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |
| Vcco_mio0 |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco_mio1 |       2.500 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------+-----------------------------------------------------------------------+-----------------+
| Clock          | Domain                                                                | Constraint (ns) |
+----------------+-----------------------------------------------------------------------+-----------------+
| adc_clk        | adc_clk_p_i                                                           |             8.0 |
| clk_fb         | pll/clk_fb                                                            |             8.0 |
| clk_fpga_3     | i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3] |             5.0 |
| pll_adc_clk    | pll/pll_adc_clk                                                       |             8.0 |
| pll_dac_clk_1x | pll/pll_dac_clk_1x                                                    |             8.0 |
| pll_dac_clk_2p | pll/pll_dac_clk_2p                                                    |             4.0 |
| pll_dac_clk_2x | pll/pll_dac_clk_2x                                                    |             4.0 |
| pll_pwm_clk    | pll/pll_pwm_clk                                                       |             4.0 |
+----------------+-----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------+-----------+
| Name                                                    | Power (W) |
+---------------------------------------------------------+-----------+
| red_pitaya_top                                          |     1.864 |
|   Mixing                                                |     0.002 |
|   i_ams                                                 |    <0.001 |
|   i_asg                                                 |     0.049 |
|     ch[0]                                               |     0.023 |
|     ch[1]                                               |     0.023 |
|   i_hk                                                  |     0.001 |
|   i_iobufn[0]                                           |    <0.001 |
|   i_iobufn[1]                                           |    <0.001 |
|   i_iobufn[2]                                           |    <0.001 |
|   i_iobufn[3]                                           |    <0.001 |
|   i_iobufn[4]                                           |    <0.001 |
|   i_iobufn[5]                                           |    <0.001 |
|   i_iobufn[6]                                           |    <0.001 |
|   i_iobufn[7]                                           |    <0.001 |
|   i_iobufp[0]                                           |    <0.001 |
|   i_iobufp[1]                                           |    <0.001 |
|   i_iobufp[2]                                           |    <0.001 |
|   i_iobufp[3]                                           |    <0.001 |
|   i_iobufp[4]                                           |    <0.001 |
|   i_iobufp[5]                                           |    <0.001 |
|   i_iobufp[6]                                           |    <0.001 |
|   i_iobufp[7]                                           |    <0.001 |
|   i_pid                                                 |     0.001 |
|   i_ps                                                  |     1.324 |
|     axi_master[0]                                       |     0.002 |
|       axi_awfifo_reg_0_15_0_5                           |    <0.001 |
|       axi_awfifo_reg_0_15_12_17                         |    <0.001 |
|       axi_awfifo_reg_0_15_18_23                         |    <0.001 |
|       axi_awfifo_reg_0_15_24_29                         |    <0.001 |
|       axi_awfifo_reg_0_15_30_35                         |    <0.001 |
|       axi_awfifo_reg_0_15_36_36                         |    <0.001 |
|       axi_awfifo_reg_0_15_6_11                          |    <0.001 |
|       axi_wfifo_reg_0_15_0_5                            |    <0.001 |
|       axi_wfifo_reg_0_15_12_17                          |    <0.001 |
|       axi_wfifo_reg_0_15_18_23                          |    <0.001 |
|       axi_wfifo_reg_0_15_24_29                          |    <0.001 |
|       axi_wfifo_reg_0_15_30_35                          |    <0.001 |
|       axi_wfifo_reg_0_15_36_41                          |    <0.001 |
|       axi_wfifo_reg_0_15_42_47                          |    <0.001 |
|       axi_wfifo_reg_0_15_48_53                          |    <0.001 |
|       axi_wfifo_reg_0_15_54_59                          |    <0.001 |
|       axi_wfifo_reg_0_15_60_65                          |    <0.001 |
|       axi_wfifo_reg_0_15_66_71                          |    <0.001 |
|       axi_wfifo_reg_0_15_6_11                           |    <0.001 |
|       axi_wfifo_reg_0_15_72_72                          |    <0.001 |
|     axi_master[1]                                       |     0.002 |
|       axi_awfifo_reg_0_15_0_5                           |    <0.001 |
|       axi_awfifo_reg_0_15_12_17                         |    <0.001 |
|       axi_awfifo_reg_0_15_18_23                         |    <0.001 |
|       axi_awfifo_reg_0_15_24_29                         |    <0.001 |
|       axi_awfifo_reg_0_15_30_35                         |    <0.001 |
|       axi_awfifo_reg_0_15_36_36                         |    <0.001 |
|       axi_awfifo_reg_0_15_6_11                          |    <0.001 |
|       axi_wfifo_reg_0_15_0_5                            |    <0.001 |
|       axi_wfifo_reg_0_15_12_17                          |    <0.001 |
|       axi_wfifo_reg_0_15_18_23                          |    <0.001 |
|       axi_wfifo_reg_0_15_24_29                          |    <0.001 |
|       axi_wfifo_reg_0_15_30_35                          |    <0.001 |
|       axi_wfifo_reg_0_15_36_41                          |    <0.001 |
|       axi_wfifo_reg_0_15_42_47                          |    <0.001 |
|       axi_wfifo_reg_0_15_48_53                          |    <0.001 |
|       axi_wfifo_reg_0_15_54_59                          |    <0.001 |
|       axi_wfifo_reg_0_15_60_65                          |    <0.001 |
|       axi_wfifo_reg_0_15_66_71                          |    <0.001 |
|       axi_wfifo_reg_0_15_6_11                           |    <0.001 |
|       axi_wfifo_reg_0_15_72_72                          |    <0.001 |
|     axi_slave_gp0                                       |     0.005 |
|     system_i                                            |     1.315 |
|       system_i                                          |     1.315 |
|         axi_protocol_converter_0                        |     0.013 |
|           inst                                          |     0.013 |
|             gen_axilite.gen_b2s_conv.axilite_b2s        |     0.013 |
|               RD.ar_channel_0                           |     0.003 |
|                 ar_cmd_fsm_0                            |    <0.001 |
|                 cmd_translator_0                        |     0.002 |
|                   incr_cmd_0                            |    <0.001 |
|                   wrap_cmd_0                            |     0.001 |
|               RD.r_channel_0                            |     0.002 |
|                 rd_data_fifo_0                          |     0.001 |
|                 transaction_fifo_0                      |    <0.001 |
|               SI_REG                                    |     0.004 |
|                 ar_pipe                                 |     0.001 |
|                 aw_pipe                                 |     0.001 |
|                 b_pipe                                  |    <0.001 |
|                 r_pipe                                  |     0.001 |
|               WR.aw_channel_0                           |     0.003 |
|                 aw_cmd_fsm_0                            |     0.001 |
|                 cmd_translator_0                        |     0.002 |
|                   incr_cmd_0                            |    <0.001 |
|                   wrap_cmd_0                            |     0.001 |
|               WR.b_channel_0                            |    <0.001 |
|                 bid_fifo_0                              |    <0.001 |
|                 bresp_fifo_0                            |    <0.001 |
|         proc_sys_reset                                  |    <0.001 |
|           U0                                            |    <0.001 |
|             EXT_LPF                                     |    <0.001 |
|               ACTIVE_LOW_EXT.ACT_LO_EXT                 |    <0.001 |
|             SEQ                                         |    <0.001 |
|               SEQ_COUNTER                               |    <0.001 |
|         processing_system7                              |     1.293 |
|           inst                                          |     1.293 |
|         xadc                                            |     0.008 |
|           inst                                          |     0.008 |
|             AXI_LITE_IPIF_I                             |     0.002 |
|               I_SLAVE_ATTACHMENT                        |     0.002 |
|                 I_DECODER                               |     0.001 |
|             AXI_XADC_CORE_I                             |     0.005 |
|             INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I        |    <0.001 |
|             SOFT_RESET_I                                |    <0.001 |
|   i_scope                                               |     0.076 |
|     i_dfilt1_cha                                        |     0.009 |
|     i_dfilt1_chb                                        |     0.010 |
|     i_wr0                                               |     0.004 |
|     i_wr1                                               |     0.004 |
|   locking                                               |     0.014 |
|     LUT_inst1                                           |     0.007 |
|       U0                                                |     0.007 |
|         i_synth                                         |     0.007 |
|           i_dds                                         |     0.007 |
|             I_SINCOS.i_comp_eff.i_eff                   |     0.003 |
|               MULT_PI_U                                 |     0.001 |
|                 i_synth_option.i_synth_model            |     0.001 |
|                   opt_vx7.i_uniwrap                     |     0.001 |
|               S1_SIN_U                                  |     0.001 |
|                 i_synth_option.i_synth_model            |     0.001 |
|                   opt_vx7.i_uniwrap                     |     0.001 |
|               STG3_DX_PI                                |    <0.001 |
|               STG3_SIN_DELAY                            |    <0.001 |
|             I_SINCOS.i_std_rom.i_rom                    |     0.004 |
|               i_rtl.i_half_table.i_has_cos.i_addr_reg_b |    <0.001 |
|               i_rtl.i_half_table.i_has_sin.i_addr_reg_a |    <0.001 |
|               i_rtl.i_half_table.i_rom_reg_a            |    <0.001 |
|               i_rtl.i_half_table.i_rom_reg_b            |    <0.001 |
|     LUT_inst2                                           |     0.007 |
|       U0                                                |     0.007 |
|         i_synth                                         |     0.007 |
|           i_dds                                         |     0.007 |
|             I_SINCOS.i_comp_eff.i_eff                   |     0.003 |
|               MULT_PI_U                                 |     0.001 |
|                 i_synth_option.i_synth_model            |     0.001 |
|                   opt_vx7.i_uniwrap                     |     0.001 |
|               S1_SIN_U                                  |     0.001 |
|                 i_synth_option.i_synth_model            |     0.001 |
|                   opt_vx7.i_uniwrap                     |     0.001 |
|               STG3_DX_PI                                |    <0.001 |
|               STG3_SIN_DELAY                            |    <0.001 |
|             I_SINCOS.i_std_rom.i_rom                    |     0.004 |
|               i_rtl.i_half_table.i_has_cos.i_addr_reg_b |    <0.001 |
|               i_rtl.i_half_table.i_has_sin.i_addr_reg_a |    <0.001 |
|               i_rtl.i_half_table.i_rom_reg_a            |    <0.001 |
|               i_rtl.i_half_table.i_rom_reg_b            |    <0.001 |
|     PG_inst                                             |    <0.001 |
|       U0                                                |    <0.001 |
|         i_synth                                         |    <0.001 |
|           i_dds                                         |    <0.001 |
|             I_PHASEGEN.i_conventional_accum.i_accum     |    <0.001 |
|               i_fabric.i_common.i_phase_acc             |    <0.001 |
|               i_fabric.i_one_channel.i_accum            |    <0.001 |
|           i_has_nd_rdy_pipe.valid_phase_read_del        |    <0.001 |
|   pll                                                   |     0.097 |
|   pwm[0]                                                |     0.001 |
|   pwm[1]                                                |     0.001 |
|   pwm[2]                                                |     0.001 |
|   pwm[3]                                                |     0.001 |
+---------------------------------------------------------+-----------+


