Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: G:/xilinx_vivado/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto cfd6a0fdc80e41e2bc5f7cabcb165e64 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 256 differs from formal bit length 512 for port msg_out [C:/Users/rajandeep/Desktop/RSA/RSA.srcs/sim_1/new/tb_main.v:10]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod(WIDTH=512)
Compiling module xil_defaultlib.inverter(WIDTH=256)
Compiling module xil_defaultlib.mod_exp(WIDTH=256)
Compiling module xil_defaultlib.control(WIDTH=256)
Compiling module xil_defaultlib.tb_main
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_main_behav
