vendor_name = ModelSim
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/tb_par2ser.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/par2ser.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/i2sound output vhdl/DE10_Standard_i2sound_vhdl.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/i2sound output/keytr_new.v
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/i2sound output/keytr.v
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/i2sound output/i2c.v
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/i2sound output/HEX.v
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/i2sound output/DE10_Standard_i2sound.v
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/i2sound output/clock_500.v
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/Top_Level.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiNoteNumberToSampleTicks_verilog.v
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiProcessor_verilog.v
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog.v
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_tb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiProcessor_tb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/WaveTable2Rom_bb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/WaveTable1Rom_bb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/WaveTable0Rom_bb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/SampleMixer.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiNoteNumberToSampleTicks.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiProcessor.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/Synthesizer.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/SoundModule.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/SoundModule_tb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiNoteNumberToSampleTicks_tb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/Synthesizer_tb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/SampleMixer_tb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/parallel2serial.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/parallel2serial_tb.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/synth.sdc
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/db/synth.cbx.xml
design_name = par2ser
instance = comp, \data_out~output\, data_out~output, par2ser, 1
instance = comp, \busy~output\, busy~output, par2ser, 1
instance = comp, \frame~output\, frame~output, par2ser, 1
instance = comp, \clk~input\, clk~input, par2ser, 1
instance = comp, \clk~inputCLKENA0\, clk~inputCLKENA0, par2ser, 1
instance = comp, \load~input\, load~input, par2ser, 1
instance = comp, \cnt[3]~1\, cnt[3]~1, par2ser, 1
instance = comp, \rst~input\, rst~input, par2ser, 1
instance = comp, \cnt[3]\, cnt[3], par2ser, 1
instance = comp, \cnt[4]~0\, cnt[4]~0, par2ser, 1
instance = comp, \cnt[4]\, cnt[4], par2ser, 1
instance = comp, \cnt[0]~4\, cnt[0]~4, par2ser, 1
instance = comp, \cnt[0]\, cnt[0], par2ser, 1
instance = comp, \cnt[1]~3\, cnt[1]~3, par2ser, 1
instance = comp, \cnt[1]\, cnt[1], par2ser, 1
instance = comp, \cnt[2]~2\, cnt[2]~2, par2ser, 1
instance = comp, \cnt[2]\, cnt[2], par2ser, 1
instance = comp, \data_in[13]~input\, data_in[13]~input, par2ser, 1
instance = comp, \reg[13]~feeder\, reg[13]~feeder, par2ser, 1
instance = comp, \reg[13]\, reg[13], par2ser, 1
instance = comp, \data_in[12]~input\, data_in[12]~input, par2ser, 1
instance = comp, \reg[12]~feeder\, reg[12]~feeder, par2ser, 1
instance = comp, \reg[12]\, reg[12], par2ser, 1
instance = comp, \data_in[9]~input\, data_in[9]~input, par2ser, 1
instance = comp, \reg[9]\, reg[9], par2ser, 1
instance = comp, \data_in[8]~input\, data_in[8]~input, par2ser, 1
instance = comp, \reg[8]\, reg[8], par2ser, 1
instance = comp, \data_in[11]~input\, data_in[11]~input, par2ser, 1
instance = comp, \reg[11]\, reg[11], par2ser, 1
instance = comp, \data_in[10]~input\, data_in[10]~input, par2ser, 1
instance = comp, \reg[10]\, reg[10], par2ser, 1
instance = comp, \Mux0~17\, Mux0~17, par2ser, 1
instance = comp, \data_in[15]~input\, data_in[15]~input, par2ser, 1
instance = comp, \reg[15]~feeder\, reg[15]~feeder, par2ser, 1
instance = comp, \reg[15]\, reg[15], par2ser, 1
instance = comp, \data_in[14]~input\, data_in[14]~input, par2ser, 1
instance = comp, \reg[14]\, reg[14], par2ser, 1
instance = comp, \Mux0~4\, Mux0~4, par2ser, 1
instance = comp, \data_in[3]~input\, data_in[3]~input, par2ser, 1
instance = comp, \reg[3]\, reg[3], par2ser, 1
instance = comp, \data_in[0]~input\, data_in[0]~input, par2ser, 1
instance = comp, \reg[0]\, reg[0], par2ser, 1
instance = comp, \data_in[1]~input\, data_in[1]~input, par2ser, 1
instance = comp, \reg[1]\, reg[1], par2ser, 1
instance = comp, \data_in[2]~input\, data_in[2]~input, par2ser, 1
instance = comp, \reg[2]\, reg[2], par2ser, 1
instance = comp, \Mux0~13\, Mux0~13, par2ser, 1
instance = comp, \data_in[5]~input\, data_in[5]~input, par2ser, 1
instance = comp, \reg[5]\, reg[5], par2ser, 1
instance = comp, \data_in[4]~input\, data_in[4]~input, par2ser, 1
instance = comp, \reg[4]\, reg[4], par2ser, 1
instance = comp, \data_in[7]~input\, data_in[7]~input, par2ser, 1
instance = comp, \reg[7]~feeder\, reg[7]~feeder, par2ser, 1
instance = comp, \reg[7]\, reg[7], par2ser, 1
instance = comp, \data_in[6]~input\, data_in[6]~input, par2ser, 1
instance = comp, \reg[6]\, reg[6], par2ser, 1
instance = comp, \Mux0~0\, Mux0~0, par2ser, 1
instance = comp, \data_in[21]~input\, data_in[21]~input, par2ser, 1
instance = comp, \reg[21]~feeder\, reg[21]~feeder, par2ser, 1
instance = comp, \reg[21]\, reg[21], par2ser, 1
instance = comp, \data_in[20]~input\, data_in[20]~input, par2ser, 1
instance = comp, \reg[20]~feeder\, reg[20]~feeder, par2ser, 1
instance = comp, \reg[20]\, reg[20], par2ser, 1
instance = comp, \data_in[23]~input\, data_in[23]~input, par2ser, 1
instance = comp, \reg[23]\, reg[23], par2ser, 1
instance = comp, \data_in[17]~input\, data_in[17]~input, par2ser, 1
instance = comp, \reg[17]~feeder\, reg[17]~feeder, par2ser, 1
instance = comp, \reg[17]\, reg[17], par2ser, 1
instance = comp, \data_in[16]~input\, data_in[16]~input, par2ser, 1
instance = comp, \reg[16]\, reg[16], par2ser, 1
instance = comp, \data_in[19]~input\, data_in[19]~input, par2ser, 1
instance = comp, \reg[19]~feeder\, reg[19]~feeder, par2ser, 1
instance = comp, \reg[19]\, reg[19], par2ser, 1
instance = comp, \data_in[18]~input\, data_in[18]~input, par2ser, 1
instance = comp, \reg[18]\, reg[18], par2ser, 1
instance = comp, \Mux0~21\, Mux0~21, par2ser, 1
instance = comp, \data_in[22]~input\, data_in[22]~input, par2ser, 1
instance = comp, \reg[22]\, reg[22], par2ser, 1
instance = comp, \Mux0~8\, Mux0~8, par2ser, 1
instance = comp, \Mux0~12\, Mux0~12, par2ser, 1
instance = comp, \Equal0~0\, Equal0~0, par2ser, 1
instance = comp, \frame_s[1]\, frame_s[1], par2ser, 1
instance = comp, \busy~0\, busy~0, par2ser, 1
instance = comp, \Equal1~0\, Equal1~0, par2ser, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, par2ser, 1
