--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf platform.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7004 paths analyzed, 888 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.651ns.
--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_9 (SLICE_X25Y117.D2), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_4 (FF)
  Destination:          comm_fpga_fx2/count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.600ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_4 to comm_fpga_fx2/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y116.AQ      Tcko                  0.391   comm_fpga_fx2/chanAddr<6>
                                                       comm_fpga_fx2/chanAddr_4
    SLICE_X13Y111.C4     net (fanout=2)        1.341   comm_fpga_fx2/chanAddr<4>
    SLICE_X13Y111.C      Tilo                  0.259   comm_fpga_fx2/_n0227_inv
                                                       GND_4_o_chanAddr[6]_equal_4_o<6>_SW0
    SLICE_X22Y111.C5     net (fanout=4)        2.684   N5
    SLICE_X22Y111.C      Tilo                  0.204   N212
                                                       comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o1
    SLICE_X4Y118.C2      net (fanout=2)        3.887   comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o
    SLICE_X4Y118.C       Tilo                  0.205   comm_fpga_fx2/count<13>
                                                       comm_fpga_fx2/_n0223_inv1
    SLICE_X25Y117.D2     net (fanout=18)       4.307   comm_fpga_fx2/_n0223_inv
    SLICE_X25Y117.CLK    Tas                   0.322   comm_fpga_fx2/count<9>
                                                       comm_fpga_fx2/count_9_rstpot
                                                       comm_fpga_fx2/count_9
    -------------------------------------------------  ---------------------------
    Total                                     13.600ns (1.381ns logic, 12.219ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_5 (FF)
  Destination:          comm_fpga_fx2/count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.559ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_5 to comm_fpga_fx2/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y116.BQ      Tcko                  0.391   comm_fpga_fx2/chanAddr<6>
                                                       comm_fpga_fx2/chanAddr_5
    SLICE_X13Y111.C5     net (fanout=2)        1.300   comm_fpga_fx2/chanAddr<5>
    SLICE_X13Y111.C      Tilo                  0.259   comm_fpga_fx2/_n0227_inv
                                                       GND_4_o_chanAddr[6]_equal_4_o<6>_SW0
    SLICE_X22Y111.C5     net (fanout=4)        2.684   N5
    SLICE_X22Y111.C      Tilo                  0.204   N212
                                                       comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o1
    SLICE_X4Y118.C2      net (fanout=2)        3.887   comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o
    SLICE_X4Y118.C       Tilo                  0.205   comm_fpga_fx2/count<13>
                                                       comm_fpga_fx2/_n0223_inv1
    SLICE_X25Y117.D2     net (fanout=18)       4.307   comm_fpga_fx2/_n0223_inv
    SLICE_X25Y117.CLK    Tas                   0.322   comm_fpga_fx2/count<9>
                                                       comm_fpga_fx2/count_9_rstpot
                                                       comm_fpga_fx2/count_9
    -------------------------------------------------  ---------------------------
    Total                                     13.559ns (1.381ns logic, 12.178ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_6 (FF)
  Destination:          comm_fpga_fx2/count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.516ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_6 to comm_fpga_fx2/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y116.CQ      Tcko                  0.391   comm_fpga_fx2/chanAddr<6>
                                                       comm_fpga_fx2/chanAddr_6
    SLICE_X22Y111.D3     net (fanout=5)        3.879   comm_fpga_fx2/chanAddr<6>
    SLICE_X22Y111.D      Tilo                  0.203   N212
                                                       GND_4_o_chanAddr[6]_equal_4_o<6>_SW3
    SLICE_X22Y111.C6     net (fanout=1)        0.118   N212
    SLICE_X22Y111.C      Tilo                  0.204   N212
                                                       comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o1
    SLICE_X4Y118.C2      net (fanout=2)        3.887   comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o
    SLICE_X4Y118.C       Tilo                  0.205   comm_fpga_fx2/count<13>
                                                       comm_fpga_fx2/_n0223_inv1
    SLICE_X25Y117.D2     net (fanout=18)       4.307   comm_fpga_fx2/_n0223_inv
    SLICE_X25Y117.CLK    Tas                   0.322   comm_fpga_fx2/count<9>
                                                       comm_fpga_fx2/count_9_rstpot
                                                       comm_fpga_fx2/count_9
    -------------------------------------------------  ---------------------------
    Total                                     13.516ns (1.325ns logic, 12.191ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_8 (SLICE_X25Y117.D2), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_4 (FF)
  Destination:          comm_fpga_fx2/count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.505ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_4 to comm_fpga_fx2/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y116.AQ      Tcko                  0.391   comm_fpga_fx2/chanAddr<6>
                                                       comm_fpga_fx2/chanAddr_4
    SLICE_X13Y111.C4     net (fanout=2)        1.341   comm_fpga_fx2/chanAddr<4>
    SLICE_X13Y111.C      Tilo                  0.259   comm_fpga_fx2/_n0227_inv
                                                       GND_4_o_chanAddr[6]_equal_4_o<6>_SW0
    SLICE_X22Y111.C5     net (fanout=4)        2.684   N5
    SLICE_X22Y111.C      Tilo                  0.204   N212
                                                       comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o1
    SLICE_X4Y118.C2      net (fanout=2)        3.887   comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o
    SLICE_X4Y118.C       Tilo                  0.205   comm_fpga_fx2/count<13>
                                                       comm_fpga_fx2/_n0223_inv1
    SLICE_X25Y117.D2     net (fanout=18)       4.307   comm_fpga_fx2/_n0223_inv
    SLICE_X25Y117.CLK    Tas                   0.227   comm_fpga_fx2/count<9>
                                                       comm_fpga_fx2/count_8_rstpot
                                                       comm_fpga_fx2/count_8
    -------------------------------------------------  ---------------------------
    Total                                     13.505ns (1.286ns logic, 12.219ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_5 (FF)
  Destination:          comm_fpga_fx2/count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.464ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_5 to comm_fpga_fx2/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y116.BQ      Tcko                  0.391   comm_fpga_fx2/chanAddr<6>
                                                       comm_fpga_fx2/chanAddr_5
    SLICE_X13Y111.C5     net (fanout=2)        1.300   comm_fpga_fx2/chanAddr<5>
    SLICE_X13Y111.C      Tilo                  0.259   comm_fpga_fx2/_n0227_inv
                                                       GND_4_o_chanAddr[6]_equal_4_o<6>_SW0
    SLICE_X22Y111.C5     net (fanout=4)        2.684   N5
    SLICE_X22Y111.C      Tilo                  0.204   N212
                                                       comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o1
    SLICE_X4Y118.C2      net (fanout=2)        3.887   comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o
    SLICE_X4Y118.C       Tilo                  0.205   comm_fpga_fx2/count<13>
                                                       comm_fpga_fx2/_n0223_inv1
    SLICE_X25Y117.D2     net (fanout=18)       4.307   comm_fpga_fx2/_n0223_inv
    SLICE_X25Y117.CLK    Tas                   0.227   comm_fpga_fx2/count<9>
                                                       comm_fpga_fx2/count_8_rstpot
                                                       comm_fpga_fx2/count_8
    -------------------------------------------------  ---------------------------
    Total                                     13.464ns (1.286ns logic, 12.178ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_6 (FF)
  Destination:          comm_fpga_fx2/count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.421ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_6 to comm_fpga_fx2/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y116.CQ      Tcko                  0.391   comm_fpga_fx2/chanAddr<6>
                                                       comm_fpga_fx2/chanAddr_6
    SLICE_X22Y111.D3     net (fanout=5)        3.879   comm_fpga_fx2/chanAddr<6>
    SLICE_X22Y111.D      Tilo                  0.203   N212
                                                       GND_4_o_chanAddr[6]_equal_4_o<6>_SW3
    SLICE_X22Y111.C6     net (fanout=1)        0.118   N212
    SLICE_X22Y111.C      Tilo                  0.204   N212
                                                       comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o1
    SLICE_X4Y118.C2      net (fanout=2)        3.887   comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o
    SLICE_X4Y118.C       Tilo                  0.205   comm_fpga_fx2/count<13>
                                                       comm_fpga_fx2/_n0223_inv1
    SLICE_X25Y117.D2     net (fanout=18)       4.307   comm_fpga_fx2/_n0223_inv
    SLICE_X25Y117.CLK    Tas                   0.227   comm_fpga_fx2/count<9>
                                                       comm_fpga_fx2/count_8_rstpot
                                                       comm_fpga_fx2/count_8
    -------------------------------------------------  ---------------------------
    Total                                     13.421ns (1.230ns logic, 12.191ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_7 (SLICE_X25Y117.C5), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_4 (FF)
  Destination:          comm_fpga_fx2/count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.338ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_4 to comm_fpga_fx2/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y116.AQ      Tcko                  0.391   comm_fpga_fx2/chanAddr<6>
                                                       comm_fpga_fx2/chanAddr_4
    SLICE_X13Y111.C4     net (fanout=2)        1.341   comm_fpga_fx2/chanAddr<4>
    SLICE_X13Y111.C      Tilo                  0.259   comm_fpga_fx2/_n0227_inv
                                                       GND_4_o_chanAddr[6]_equal_4_o<6>_SW0
    SLICE_X22Y111.C5     net (fanout=4)        2.684   N5
    SLICE_X22Y111.C      Tilo                  0.204   N212
                                                       comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o1
    SLICE_X4Y118.C2      net (fanout=2)        3.887   comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o
    SLICE_X4Y118.C       Tilo                  0.205   comm_fpga_fx2/count<13>
                                                       comm_fpga_fx2/_n0223_inv1
    SLICE_X25Y117.C5     net (fanout=18)       4.045   comm_fpga_fx2/_n0223_inv
    SLICE_X25Y117.CLK    Tas                   0.322   comm_fpga_fx2/count<9>
                                                       comm_fpga_fx2/count_7_rstpot
                                                       comm_fpga_fx2/count_7
    -------------------------------------------------  ---------------------------
    Total                                     13.338ns (1.381ns logic, 11.957ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_5 (FF)
  Destination:          comm_fpga_fx2/count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.297ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_5 to comm_fpga_fx2/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y116.BQ      Tcko                  0.391   comm_fpga_fx2/chanAddr<6>
                                                       comm_fpga_fx2/chanAddr_5
    SLICE_X13Y111.C5     net (fanout=2)        1.300   comm_fpga_fx2/chanAddr<5>
    SLICE_X13Y111.C      Tilo                  0.259   comm_fpga_fx2/_n0227_inv
                                                       GND_4_o_chanAddr[6]_equal_4_o<6>_SW0
    SLICE_X22Y111.C5     net (fanout=4)        2.684   N5
    SLICE_X22Y111.C      Tilo                  0.204   N212
                                                       comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o1
    SLICE_X4Y118.C2      net (fanout=2)        3.887   comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o
    SLICE_X4Y118.C       Tilo                  0.205   comm_fpga_fx2/count<13>
                                                       comm_fpga_fx2/_n0223_inv1
    SLICE_X25Y117.C5     net (fanout=18)       4.045   comm_fpga_fx2/_n0223_inv
    SLICE_X25Y117.CLK    Tas                   0.322   comm_fpga_fx2/count<9>
                                                       comm_fpga_fx2/count_7_rstpot
                                                       comm_fpga_fx2/count_7
    -------------------------------------------------  ---------------------------
    Total                                     13.297ns (1.381ns logic, 11.916ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_6 (FF)
  Destination:          comm_fpga_fx2/count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.254ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_6 to comm_fpga_fx2/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y116.CQ      Tcko                  0.391   comm_fpga_fx2/chanAddr<6>
                                                       comm_fpga_fx2/chanAddr_6
    SLICE_X22Y111.D3     net (fanout=5)        3.879   comm_fpga_fx2/chanAddr<6>
    SLICE_X22Y111.D      Tilo                  0.203   N212
                                                       GND_4_o_chanAddr[6]_equal_4_o<6>_SW3
    SLICE_X22Y111.C6     net (fanout=1)        0.118   N212
    SLICE_X22Y111.C      Tilo                  0.204   N212
                                                       comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o1
    SLICE_X4Y118.C2      net (fanout=2)        3.887   comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o
    SLICE_X4Y118.C       Tilo                  0.205   comm_fpga_fx2/count<13>
                                                       comm_fpga_fx2/_n0223_inv1
    SLICE_X25Y117.C5     net (fanout=18)       4.045   comm_fpga_fx2/_n0223_inv
    SLICE_X25Y117.CLK    Tas                   0.322   comm_fpga_fx2/count<9>
                                                       comm_fpga_fx2/count_7_rstpot
                                                       comm_fpga_fx2/count_7
    -------------------------------------------------  ---------------------------
    Total                                     13.254ns (1.325ns logic, 11.929ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6 (SLICE_X12Y103.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6 (FF)
  Destination:          read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y103.CQ     Tcko                  0.200   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6
    SLICE_X12Y103.CX     net (fanout=3)        0.103   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>
    SLICE_X12Y103.CLK    Tckdi       (-Th)    -0.106   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[6]_GND_46_o_add_0_OUT_xor<6>11
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.306ns logic, 0.103ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_27 (SLICE_X4Y123.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_fpga_fx2/count_27 (FF)
  Destination:          comm_fpga_fx2/count_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_fpga_fx2/count_27 to comm_fpga_fx2/count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y123.AQ      Tcko                  0.200   comm_fpga_fx2/count<30>
                                                       comm_fpga_fx2/count_27
    SLICE_X4Y123.A6      net (fanout=3)        0.031   comm_fpga_fx2/count<27>
    SLICE_X4Y123.CLK     Tah         (-Th)    -0.190   comm_fpga_fx2/count<30>
                                                       comm_fpga_fx2/Mmux_count_next34
                                                       comm_fpga_fx2/count_27
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0 (SLICE_X24Y94.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0 (FF)
  Destination:          write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0 to write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y94.AQ      Tcko                  0.200   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0
    SLICE_X24Y94.A6      net (fanout=9)        0.048   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<0>
    SLICE_X24Y94.CLK     Tah         (-Th)    -0.190   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/wr_pntr<0>_inv1_INV_0
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.390ns logic, 0.048ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y53.CLKAWRCLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y53.CLKBRDCLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   13.651|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7004 paths, 0 nets, and 1077 connections

Design statistics:
   Minimum period:  13.651ns{1}   (Maximum frequency:  73.255MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Mar 29 09:09:32 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 458 MB



