// Seed: 1781844989
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    output tri id_2,
    input wand id_3,
    input supply0 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input supply0 id_7
);
  tri id_9 = id_9 == 1;
  module_2(
      id_3, id_3, id_4, id_1, id_5, id_3, id_6, id_6, id_2, id_2
  );
endmodule
module module_1 #(
    parameter id_5 = 32'd6,
    parameter id_6 = 32'd83
) (
    output tri0 id_0,
    input tri id_1,
    input supply1 id_2
);
  wire id_4;
  module_0(
      id_2, id_0, id_0, id_2, id_2, id_0, id_2, id_1
  ); defparam id_5.id_6 = 1'b0;
endmodule
module module_2 #(
    parameter id_12 = 32'd84,
    parameter id_13 = 32'd8
) (
    input wor id_0,
    input wor id_1,
    input wor id_2
    , id_11,
    output uwire id_3,
    output supply1 id_4,
    input wor id_5,
    input uwire id_6,
    input wire id_7,
    output tri id_8,
    output wor id_9
);
  defparam id_12.id_13 = {id_7{1 == ~id_6}} == id_0;
endmodule
