

================================================================
== Vitis HLS Report for 'threshold'
================================================================
* Date:           Mon Jul  4 22:30:48 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.091 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      260|      260|  2.600 us|  2.600 us|  260|  260|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_threshold_Pipeline_VITIS_LOOP_86_1_fu_57  |threshold_Pipeline_VITIS_LOOP_86_1  |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|     44|    154|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     61|    -|
|Register         |        -|   -|      5|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     49|    217|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+------------------------------------+---------+----+----+-----+-----+
    |                   Instance                   |               Module               | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------+------------------------------------+---------+----+----+-----+-----+
    |grp_threshold_Pipeline_VITIS_LOOP_86_1_fu_57  |threshold_Pipeline_VITIS_LOOP_86_1  |        0|   0|  44|  154|    0|
    +----------------------------------------------+------------------------------------+---------+----+----+-----+-----+
    |Total                                         |                                    |        0|   0|  44|  154|    0|
    +----------------------------------------------+------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |Out_r_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm    |  20|          4|    1|          4|
    |ap_done      |   9|          2|    1|          2|
    |in_r_ce0     |   9|          2|    1|          2|
    |in_r_read    |  14|          3|    1|          3|
    +-------------+----+-----------+-----+-----------+
    |Total        |  61|         13|    5|         13|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+---+----+-----+-----------+
    |                            Name                           | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                  |  3|   0|    3|          0|
    |ap_done_reg                                                |  1|   0|    1|          0|
    |grp_threshold_Pipeline_VITIS_LOOP_86_1_fu_57_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                      |  5|   0|    5|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|     threshold|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|     threshold|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|     threshold|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|     threshold|  return value|
|ap_continue    |   in|    1|  ap_ctrl_hs|     threshold|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|     threshold|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|     threshold|  return value|
|in_r_empty_n   |   in|    1|  ap_ctrl_hs|     threshold|  return value|
|in_r_read      |  out|    1|  ap_ctrl_hs|     threshold|  return value|
|in_r_address0  |  out|    8|    mem_fifo|          in_r|         array|
|in_r_ce0       |  out|    1|    mem_fifo|          in_r|         array|
|in_r_q0        |   in|    8|    mem_fifo|          in_r|         array|
|Out_r_din      |  out|   32|     ap_fifo|         Out_r|       pointer|
|Out_r_full_n   |   in|    1|     ap_fifo|         Out_r|       pointer|
|Out_r_write    |  out|    1|     ap_fifo|         Out_r|       pointer|
+---------------+-----+-----+------------+--------------+--------------+

