{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573737057088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573737057089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 13:10:56 2019 " "Processing started: Thu Nov 14 13:10:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573737057089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737057089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUProjectFinal -c CPUProjectFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUProjectFinal -c CPUProjectFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737057090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573737057367 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573737057368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32_en.v 1 1 " "Found 1 design units, including 1 entities, in source file register32_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 register32_en " "Found entity 1: register32_en" {  } { { "register32_en.v" "" { Text "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/register32_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DisplayDriver.v 1 1 " "Found 1 design units, including 1 entities, in source file DisplayDriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayDriver " "Found entity 1: DisplayDriver" {  } { { "DisplayDriver.v" "" { Text "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/DisplayDriver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaydriverfull.bdf 1 1 " "Found 1 design units, including 1 entities, in source file displaydriverfull.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 displaydriverfull " "Found entity 1: displaydriverfull" {  } { { "displaydriverfull.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/displaydriverfull.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "six.bdf 1 1 " "Found 1 design units, including 1 entities, in source file six.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 six " "Found entity 1: six" {  } { { "six.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/six.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "five.bdf 1 1 " "Found 1 design units, including 1 entities, in source file five.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 five " "Found entity 1: five" {  } { { "five.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/five.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four " "Found entity 1: four" {  } { { "four.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/four.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three.bdf 1 1 " "Found 1 design units, including 1 entities, in source file three.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 three " "Found entity 1: three" {  } { { "three.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/three.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two.bdf 1 1 " "Found 1 design units, including 1 entities, in source file two.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 two " "Found entity 1: two" {  } { { "two.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/two.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one.bdf 1 1 " "Found 1 design units, including 1 entities, in source file one.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 one " "Found entity 1: one" {  } { { "one.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/one.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero.bdf 1 1 " "Found 1 design units, including 1 entities, in source file zero.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zero " "Found entity 1: zero" {  } { { "zero.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/zero.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SevenSegmentDisplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SevenSegmentDisplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplay " "Found entity 1: SevenSegmentDisplay" {  } { { "SevenSegmentDisplay.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/SevenSegmentDisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwobitwithenable.bdf 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwobitwithenable.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 thirtytwobitwithenable " "Found entity 1: thirtytwobitwithenable" {  } { { "thirtytwobitwithenable.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/thirtytwobitwithenable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlebitwithenable.bdf 1 1 " "Found 1 design units, including 1 entities, in source file singlebitwithenable.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 singlebitwithenable " "Found entity 1: singlebitwithenable" {  } { { "singlebitwithenable.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/singlebitwithenable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multi.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "multi.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/multi.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ResettableDFlipFlop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ResettableDFlipFlop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ResettableDFlipFlop " "Found entity 1: ResettableDFlipFlop" {  } { { "ResettableDFlipFlop.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/ResettableDFlipFlop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FourBitRegister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FourBitRegister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitRegister " "Found entity 1: FourBitRegister" {  } { { "FourBitRegister.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/FourBitRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ThirtyTwoBitRegister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ThirtyTwoBitRegister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoBitRegister " "Found entity 1: ThirtyTwoBitRegister" {  } { { "ThirtyTwoBitRegister.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/ThirtyTwoBitRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MainDecoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MainDecoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder " "Found entity 1: MainDecoder" {  } { { "MainDecoder.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/MainDecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUDecoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ALUDecoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDecoder " "Found entity 1: ALUDecoder" {  } { { "ALUDecoder.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/ALUDecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ZeroExtend.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ZeroExtend.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroExtend " "Found entity 1: ZeroExtend" {  } { { "ZeroExtend.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/ZeroExtend.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SingleBitFourNumberMultiplexer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SingleBitFourNumberMultiplexer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SingleBitFourNumberMultiplexer " "Found entity 1: SingleBitFourNumberMultiplexer" {  } { { "SingleBitFourNumberMultiplexer.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/SingleBitFourNumberMultiplexer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FourBitComparator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FourBitComparator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitComparator " "Found entity 1: FourBitComparator" {  } { { "FourBitComparator.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/FourBitComparator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FourBitFourNumberMultiplexer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FourBitFourNumberMultiplexer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitFourNumberMultiplexer " "Found entity 1: FourBitFourNumberMultiplexer" {  } { { "FourBitFourNumberMultiplexer.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/FourBitFourNumberMultiplexer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ThirtytwoBitFourNumberMultiplexer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ThirtytwoBitFourNumberMultiplexer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtytwoBitFourNumberMultiplexer " "Found entity 1: ThirtytwoBitFourNumberMultiplexer" {  } { { "ThirtytwoBitFourNumberMultiplexer.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/ThirtytwoBitFourNumberMultiplexer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ThirtyTwoBitComparator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ThirtyTwoBitComparator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoBitComparator " "Found entity 1: ThirtyTwoBitComparator" {  } { { "ThirtyTwoBitComparator.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/ThirtyTwoBitComparator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockDivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockDivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.v" "" { Text "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/clockDivider.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitmultiplexer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fivebitmultiplexer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fivebitmultiplexer " "Found entity 1: fivebitmultiplexer" {  } { { "fivebitmultiplexer.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/fivebitmultiplexer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtend.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SignExtend.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/SignExtend.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtendPro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SignExtendPro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtendPro " "Found entity 1: SignExtendPro" {  } { { "SignExtendPro.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/SignExtendPro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LeftShift.bdf 1 1 " "Found 1 design units, including 1 entities, in source file LeftShift.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LeftShift " "Found entity 1: LeftShift" {  } { { "LeftShift.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/LeftShift.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LeftShiftPro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file LeftShiftPro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LeftShiftPro " "Found entity 1: LeftShiftPro" {  } { { "LeftShiftPro.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/LeftShiftPro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LeftShiftLittle.bdf 1 1 " "Found 1 design units, including 1 entities, in source file LeftShiftLittle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LeftShiftLittle " "Found entity 1: LeftShiftLittle" {  } { { "LeftShiftLittle.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/LeftShiftLittle.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdderCLA.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FullAdderCLA.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdderCLA " "Found entity 1: FullAdderCLA" {  } { { "FullAdderCLA.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/FullAdderCLA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HalfAdderCLA.bdf 1 1 " "Found 1 design units, including 1 entities, in source file HalfAdderCLA.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdderCLA " "Found entity 1: HalfAdderCLA" {  } { { "HalfAdderCLA.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/HalfAdderCLA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FourBitAdderCLA.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FourBitAdderCLA.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitAdderCLA " "Found entity 1: FourBitAdderCLA" {  } { { "FourBitAdderCLA.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/FourBitAdderCLA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ThirtytwoFullAdder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ThirtytwoFullAdder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtytwoFullAdder " "Found entity 1: ThirtytwoFullAdder" {  } { { "ThirtytwoFullAdder.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/ThirtytwoFullAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitmultiplexer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fourbitmultiplexer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fourbitmultiplexer " "Found entity 1: fourbitmultiplexer" {  } { { "fourbitmultiplexer.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/fourbitmultiplexer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwobitmultiplexer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwobitmultiplexer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 thirtytwobitmultiplexer " "Found entity 1: thirtytwobitmultiplexer" {  } { { "thirtytwobitmultiplexer.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/thirtytwobitmultiplexer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlebitmultiplexer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file singlebitmultiplexer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 singlebitmultiplexer " "Found entity 1: singlebitmultiplexer" {  } { { "singlebitmultiplexer.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/singlebitmultiplexer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sl2_26.v 1 1 " "Found 1 design units, including 1 entities, in source file sl2_26.v" { { "Info" "ISGN_ENTITY_NAME" "1 sl2_26 " "Found entity 1: sl2_26" {  } { { "sl2_26.v" "" { Text "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/sl2_26.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sl2.v 1 1 " "Found 1 design units, including 1 entities, in source file sl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "sl2.v" "" { Text "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/sl2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.v 1 1 " "Found 1 design units, including 1 entities, in source file signext.v" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.v" "" { Text "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/signext.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-Behavioral " "Found design unit 1: rom-Behavioral" {  } { { "ROM.vhd" "" { Text "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/ROM.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066727 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "ROM.vhd" "" { Text "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.v 1 1 " "Found 1 design units, including 1 entities, in source file register32.v" { { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "register32.v" "" { Text "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/register32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/regfile.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_5 " "Found entity 1: mux2_5" {  } { { "mux2_5.v" "" { Text "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/mux2_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/dmem.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockDivider_075Hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clockDivider_075Hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider_075Hz " "Found entity 1: clockDivider_075Hz" {  } { { "clockDivider_075Hz.v" "" { Text "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/clockDivider_075Hz.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control_Unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Control_Unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/Control_Unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D_latch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file D_latch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D_latch " "Found entity 1: D_latch" {  } { { "D_latch.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/D_latch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SevenSegmentPro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SevenSegmentPro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentPro " "Found entity 1: SevenSegmentPro" {  } { { "SevenSegmentPro.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/SevenSegmentPro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DisplayDriver_part.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DisplayDriver_part.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayDriver_part " "Found entity 1: DisplayDriver_part" {  } { { "DisplayDriver_part.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/DisplayDriver_part.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DisplayDrive_new.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DisplayDrive_new.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayDrive_new " "Found entity 1: DisplayDrive_new" {  } { { "DisplayDrive_new.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/DisplayDrive_new.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066761 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573737066824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayDrive_new DisplayDrive_new:inst12 " "Elaborating entity \"DisplayDrive_new\" for hierarchy \"DisplayDrive_new:inst12\"" {  } { { "CPU.bdf" "inst12" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/CPU.bdf" { { 616 2520 2696 776 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlebitwithenable DisplayDrive_new:inst12\|singlebitwithenable:inst8 " "Elaborating entity \"singlebitwithenable\" for hierarchy \"DisplayDrive_new:inst12\|singlebitwithenable:inst8\"" {  } { { "DisplayDrive_new.bdf" "inst8" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/DisplayDrive_new.bdf" { { 624 1576 1696 752 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ResettableDFlipFlop DisplayDrive_new:inst12\|singlebitwithenable:inst8\|ResettableDFlipFlop:inst " "Elaborating entity \"ResettableDFlipFlop\" for hierarchy \"DisplayDrive_new:inst12\|singlebitwithenable:inst8\|ResettableDFlipFlop:inst\"" {  } { { "singlebitwithenable.bdf" "inst" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/singlebitwithenable.bdf" { { 296 1544 1640 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_latch DisplayDrive_new:inst12\|singlebitwithenable:inst8\|ResettableDFlipFlop:inst\|D_latch:inst4 " "Elaborating entity \"D_latch\" for hierarchy \"DisplayDrive_new:inst12\|singlebitwithenable:inst8\|ResettableDFlipFlop:inst\|D_latch:inst4\"" {  } { { "ResettableDFlipFlop.bdf" "inst4" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/ResettableDFlipFlop.bdf" { { 416 1704 1824 512 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi DisplayDrive_new:inst12\|singlebitwithenable:inst8\|multi:inst2 " "Elaborating entity \"multi\" for hierarchy \"DisplayDrive_new:inst12\|singlebitwithenable:inst8\|multi:inst2\"" {  } { { "singlebitwithenable.bdf" "inst2" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/singlebitwithenable.bdf" { { 384 832 928 480 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThirtyTwoBitComparator DisplayDrive_new:inst12\|ThirtyTwoBitComparator:inst2 " "Elaborating entity \"ThirtyTwoBitComparator\" for hierarchy \"DisplayDrive_new:inst12\|ThirtyTwoBitComparator:inst2\"" {  } { { "DisplayDrive_new.bdf" "inst2" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/DisplayDrive_new.bdf" { { 640 600 728 736 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitComparator DisplayDrive_new:inst12\|ThirtyTwoBitComparator:inst2\|FourBitComparator:inst6 " "Elaborating entity \"FourBitComparator\" for hierarchy \"DisplayDrive_new:inst12\|ThirtyTwoBitComparator:inst2\|FourBitComparator:inst6\"" {  } { { "ThirtyTwoBitComparator.bdf" "inst6" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/ThirtyTwoBitComparator.bdf" { { 104 1144 1264 200 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT DisplayDrive_new:inst12\|LPM_CONSTANT:inst4 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"DisplayDrive_new:inst12\|LPM_CONSTANT:inst4\"" {  } { { "DisplayDrive_new.bdf" "inst4" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/DisplayDrive_new.bdf" { { 656 368 480 704 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayDrive_new:inst12\|LPM_CONSTANT:inst4 " "Elaborated megafunction instantiation \"DisplayDrive_new:inst12\|LPM_CONSTANT:inst4\"" {  } { { "DisplayDrive_new.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/DisplayDrive_new.bdf" { { 656 368 480 704 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayDrive_new:inst12\|LPM_CONSTANT:inst4 " "Instantiated megafunction \"DisplayDrive_new:inst12\|LPM_CONSTANT:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE FFFFFFF1 " "Parameter \"LPM_CVALUE\" = \"FFFFFFF1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573737066870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573737066870 ""}  } { { "DisplayDrive_new.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/DisplayDrive_new.bdf" { { 656 368 480 704 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573737066870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_ru4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_ru4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_ru4 " "Found entity 1: lpm_constant_ru4" {  } { { "db/lpm_constant_ru4.tdf" "" { Text "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/db/lpm_constant_ru4.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_ru4 DisplayDrive_new:inst12\|LPM_CONSTANT:inst4\|lpm_constant_ru4:ag " "Elaborating entity \"lpm_constant_ru4\" for hierarchy \"DisplayDrive_new:inst12\|LPM_CONSTANT:inst4\|lpm_constant_ru4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "/usr/local/Quartus/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentPro DisplayDrive_new:inst12\|SevenSegmentPro:inst " "Elaborating entity \"SevenSegmentPro\" for hierarchy \"DisplayDrive_new:inst12\|SevenSegmentPro:inst\"" {  } { { "DisplayDrive_new.bdf" "inst" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/DisplayDrive_new.bdf" { { 400 2616 2768 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplay DisplayDrive_new:inst12\|SevenSegmentPro:inst\|SevenSegmentDisplay:inst " "Elaborating entity \"SevenSegmentDisplay\" for hierarchy \"DisplayDrive_new:inst12\|SevenSegmentPro:inst\|SevenSegmentDisplay:inst\"" {  } { { "SevenSegmentPro.bdf" "inst" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/SevenSegmentPro.bdf" { { 264 800 896 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero DisplayDrive_new:inst12\|SevenSegmentPro:inst\|SevenSegmentDisplay:inst\|zero:inst " "Elaborating entity \"zero\" for hierarchy \"DisplayDrive_new:inst12\|SevenSegmentPro:inst\|SevenSegmentDisplay:inst\|zero:inst\"" {  } { { "SevenSegmentDisplay.bdf" "inst" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/SevenSegmentDisplay.bdf" { { 16 1240 1336 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one DisplayDrive_new:inst12\|SevenSegmentPro:inst\|SevenSegmentDisplay:inst\|one:inst2 " "Elaborating entity \"one\" for hierarchy \"DisplayDrive_new:inst12\|SevenSegmentPro:inst\|SevenSegmentDisplay:inst\|one:inst2\"" {  } { { "SevenSegmentDisplay.bdf" "inst2" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/SevenSegmentDisplay.bdf" { { 160 1240 1336 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two DisplayDrive_new:inst12\|SevenSegmentPro:inst\|SevenSegmentDisplay:inst\|two:inst3 " "Elaborating entity \"two\" for hierarchy \"DisplayDrive_new:inst12\|SevenSegmentPro:inst\|SevenSegmentDisplay:inst\|two:inst3\"" {  } { { "SevenSegmentDisplay.bdf" "inst3" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/SevenSegmentDisplay.bdf" { { 304 1240 1336 432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066881 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst11 " "Primitive \"NOT\" of instance \"inst11\" not used" {  } { { "two.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/two.bdf" { { 624 576 624 656 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1573737066882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three DisplayDrive_new:inst12\|SevenSegmentPro:inst\|SevenSegmentDisplay:inst\|three:inst4 " "Elaborating entity \"three\" for hierarchy \"DisplayDrive_new:inst12\|SevenSegmentPro:inst\|SevenSegmentDisplay:inst\|three:inst4\"" {  } { { "SevenSegmentDisplay.bdf" "inst4" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/SevenSegmentDisplay.bdf" { { 456 1240 1336 584 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four DisplayDrive_new:inst12\|SevenSegmentPro:inst\|SevenSegmentDisplay:inst\|four:inst5 " "Elaborating entity \"four\" for hierarchy \"DisplayDrive_new:inst12\|SevenSegmentPro:inst\|SevenSegmentDisplay:inst\|four:inst5\"" {  } { { "SevenSegmentDisplay.bdf" "inst5" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/SevenSegmentDisplay.bdf" { { 600 1240 1336 728 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "five DisplayDrive_new:inst12\|SevenSegmentPro:inst\|SevenSegmentDisplay:inst\|five:inst6 " "Elaborating entity \"five\" for hierarchy \"DisplayDrive_new:inst12\|SevenSegmentPro:inst\|SevenSegmentDisplay:inst\|five:inst6\"" {  } { { "SevenSegmentDisplay.bdf" "inst6" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/SevenSegmentDisplay.bdf" { { 744 1240 1336 872 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "six DisplayDrive_new:inst12\|SevenSegmentPro:inst\|SevenSegmentDisplay:inst\|six:inst16 " "Elaborating entity \"six\" for hierarchy \"DisplayDrive_new:inst12\|SevenSegmentPro:inst\|SevenSegmentDisplay:inst\|six:inst16\"" {  } { { "SevenSegmentDisplay.bdf" "inst16" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/SevenSegmentDisplay.bdf" { { 888 1240 1336 1016 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT DisplayDrive_new:inst12\|SevenSegmentPro:inst\|LPM_CONSTANT:inst1 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"DisplayDrive_new:inst12\|SevenSegmentPro:inst\|LPM_CONSTANT:inst1\"" {  } { { "SevenSegmentPro.bdf" "inst1" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/SevenSegmentPro.bdf" { { 520 760 872 568 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayDrive_new:inst12\|SevenSegmentPro:inst\|LPM_CONSTANT:inst1 " "Elaborated megafunction instantiation \"DisplayDrive_new:inst12\|SevenSegmentPro:inst\|LPM_CONSTANT:inst1\"" {  } { { "SevenSegmentPro.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/SevenSegmentPro.bdf" { { 520 760 872 568 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayDrive_new:inst12\|SevenSegmentPro:inst\|LPM_CONSTANT:inst1 " "Instantiated megafunction \"DisplayDrive_new:inst12\|SevenSegmentPro:inst\|LPM_CONSTANT:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 1 " "Parameter \"LPM_CVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573737066890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573737066890 ""}  } { { "SevenSegmentPro.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/SevenSegmentPro.bdf" { { 520 760 872 568 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573737066890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtytwobitwithenable DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7 " "Elaborating entity \"thirtytwobitwithenable\" for hierarchy \"DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\"" {  } { { "DisplayDrive_new.bdf" "inst7" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/DisplayDrive_new.bdf" { { 448 1584 1752 576 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThirtyTwoBitRegister DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst " "Elaborating entity \"ThirtyTwoBitRegister\" for hierarchy \"DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\"" {  } { { "thirtytwobitwithenable.bdf" "inst" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/thirtytwobitwithenable.bdf" { { 352 1592 1760 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitRegister DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst " "Elaborating entity \"FourBitRegister\" for hierarchy \"DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst\"" {  } { { "ThirtyTwoBitRegister.bdf" "inst" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/ThirtyTwoBitRegister.bdf" { { 144 648 800 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtytwobitmultiplexer DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|thirtytwobitmultiplexer:inst1 " "Elaborating entity \"thirtytwobitmultiplexer\" for hierarchy \"DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|thirtytwobitmultiplexer:inst1\"" {  } { { "thirtytwobitwithenable.bdf" "inst1" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/thirtytwobitwithenable.bdf" { { 440 904 1048 536 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbitmultiplexer DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|thirtytwobitmultiplexer:inst1\|fourbitmultiplexer:inst " "Elaborating entity \"fourbitmultiplexer\" for hierarchy \"DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|thirtytwobitmultiplexer:inst1\|fourbitmultiplexer:inst\"" {  } { { "thirtytwobitmultiplexer.bdf" "inst" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/thirtytwobitmultiplexer.bdf" { { 136 976 1104 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlebitmultiplexer DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|thirtytwobitmultiplexer:inst1\|fourbitmultiplexer:inst\|singlebitmultiplexer:inst1 " "Elaborating entity \"singlebitmultiplexer\" for hierarchy \"DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|thirtytwobitmultiplexer:inst1\|fourbitmultiplexer:inst\|singlebitmultiplexer:inst1\"" {  } { { "fourbitmultiplexer.bdf" "inst1" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/fourbitmultiplexer.bdf" { { 248 440 536 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT DisplayDrive_new:inst12\|LPM_CONSTANT:inst3 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"DisplayDrive_new:inst12\|LPM_CONSTANT:inst3\"" {  } { { "DisplayDrive_new.bdf" "inst3" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/DisplayDrive_new.bdf" { { 512 376 488 560 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayDrive_new:inst12\|LPM_CONSTANT:inst3 " "Elaborated megafunction instantiation \"DisplayDrive_new:inst12\|LPM_CONSTANT:inst3\"" {  } { { "DisplayDrive_new.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/DisplayDrive_new.bdf" { { 512 376 488 560 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayDrive_new:inst12\|LPM_CONSTANT:inst3 " "Instantiated megafunction \"DisplayDrive_new:inst12\|LPM_CONSTANT:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE FFFFFFF0 " "Parameter \"LPM_CVALUE\" = \"FFFFFFF0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573737066966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573737066966 ""}  } { { "DisplayDrive_new.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/DisplayDrive_new.bdf" { { 512 376 488 560 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573737066966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_qu4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_qu4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_qu4 " "Found entity 1: lpm_constant_qu4" {  } { { "db/lpm_constant_qu4.tdf" "" { Text "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/db/lpm_constant_qu4.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737066970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737066970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_qu4 DisplayDrive_new:inst12\|LPM_CONSTANT:inst3\|lpm_constant_qu4:ag " "Elaborating entity \"lpm_constant_qu4\" for hierarchy \"DisplayDrive_new:inst12\|LPM_CONSTANT:inst3\|lpm_constant_qu4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "/usr/local/Quartus/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider clockDivider:inst15 " "Elaborating entity \"clockDivider\" for hierarchy \"clockDivider:inst15\"" {  } { { "CPU.bdf" "inst15" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/CPU.bdf" { { 256 768 920 336 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737066988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter clockDivider:inst15\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\"" {  } { { "clockDivider.v" "LPM_COUNTER_component" { Text "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/clockDivider.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockDivider:inst15\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\"" {  } { { "clockDivider.v" "" { Text "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/clockDivider.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clockDivider:inst15\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573737067005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573737067005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573737067005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573737067005 ""}  } { { "clockDivider.v" "" { Text "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/clockDivider.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573737067005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_k5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k5h " "Found entity 1: cntr_k5h" {  } { { "db/cntr_k5h.tdf" "" { Text "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/db/cntr_k5h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737067036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737067036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k5h clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated " "Elaborating entity \"cntr_k5h\" for hierarchy \"clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/usr/local/Quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:inst " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/CPU.bdf" { { 168 1552 1776 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainDecoder Control_Unit:inst\|MainDecoder:inst2 " "Elaborating entity \"MainDecoder\" for hierarchy \"Control_Unit:inst\|MainDecoder:inst2\"" {  } { { "Control_Unit.bdf" "inst2" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/Control_Unit.bdf" { { 264 1224 1368 456 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUDecoder Control_Unit:inst\|ALUDecoder:inst " "Elaborating entity \"ALUDecoder\" for hierarchy \"Control_Unit:inst\|ALUDecoder:inst\"" {  } { { "Control_Unit.bdf" "inst" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/Control_Unit.bdf" { { 528 1208 1384 720 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067045 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst10 " "Primitive \"NOT\" of instance \"inst10\" not used" {  } { { "ALUDecoder.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/ALUDecoder.bdf" { { 504 1032 1080 536 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1573737067046 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst3 " "Primitive \"NOT\" of instance \"inst3\" not used" {  } { { "ALUDecoder.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/ALUDecoder.bdf" { { 192 1032 1080 224 "inst3" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1573737067046 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst4 " "Primitive \"NOT\" of instance \"inst4\" not used" {  } { { "ALUDecoder.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/ALUDecoder.bdf" { { 232 1032 1080 264 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1573737067047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:inst5 " "Elaborating entity \"rom\" for hierarchy \"rom:inst5\"" {  } { { "CPU.bdf" "inst5" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/CPU.bdf" { { 440 1112 1272 520 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst18 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst18\"" {  } { { "CPU.bdf" "inst18" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/CPU.bdf" { { 408 2184 2328 504 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThirtytwoFullAdder ALU:inst18\|ThirtytwoFullAdder:inst2 " "Elaborating entity \"ThirtytwoFullAdder\" for hierarchy \"ALU:inst18\|ThirtytwoFullAdder:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/ALU.bdf" { { 424 1152 1312 520 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitAdderCLA ALU:inst18\|ThirtytwoFullAdder:inst2\|FourBitAdderCLA:inst7 " "Elaborating entity \"FourBitAdderCLA\" for hierarchy \"ALU:inst18\|ThirtytwoFullAdder:inst2\|FourBitAdderCLA:inst7\"" {  } { { "ThirtytwoFullAdder.bdf" "inst7" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/ThirtytwoFullAdder.bdf" { { 744 1160 1288 840 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdderCLA ALU:inst18\|ThirtytwoFullAdder:inst2\|FourBitAdderCLA:inst7\|FullAdderCLA:inst3 " "Elaborating entity \"FullAdderCLA\" for hierarchy \"ALU:inst18\|ThirtytwoFullAdder:inst2\|FourBitAdderCLA:inst7\|FullAdderCLA:inst3\"" {  } { { "FourBitAdderCLA.bdf" "inst3" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/FourBitAdderCLA.bdf" { { 544 1520 1616 640 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdderCLA ALU:inst18\|ThirtytwoFullAdder:inst2\|FourBitAdderCLA:inst7\|FullAdderCLA:inst3\|HalfAdderCLA:inst4 " "Elaborating entity \"HalfAdderCLA\" for hierarchy \"ALU:inst18\|ThirtytwoFullAdder:inst2\|FourBitAdderCLA:inst7\|FullAdderCLA:inst3\|HalfAdderCLA:inst4\"" {  } { { "FullAdderCLA.bdf" "inst4" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/FullAdderCLA.bdf" { { 240 1032 1128 336 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT ALU:inst18\|LPM_CONSTANT:inst7 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"ALU:inst18\|LPM_CONSTANT:inst7\"" {  } { { "ALU.bdf" "inst7" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/ALU.bdf" { { 208 1736 1848 256 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst18\|LPM_CONSTANT:inst7 " "Elaborated megafunction instantiation \"ALU:inst18\|LPM_CONSTANT:inst7\"" {  } { { "ALU.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/ALU.bdf" { { 208 1736 1848 256 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst18\|LPM_CONSTANT:inst7 " "Instantiated megafunction \"ALU:inst18\|LPM_CONSTANT:inst7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573737067179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573737067179 ""}  } { { "ALU.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/ALU.bdf" { { 208 1736 1848 256 "inst7" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573737067179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_0j4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_0j4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_0j4 " "Found entity 1: lpm_constant_0j4" {  } { { "db/lpm_constant_0j4.tdf" "" { Text "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/db/lpm_constant_0j4.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737067183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737067183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_0j4 ALU:inst18\|LPM_CONSTANT:inst7\|lpm_constant_0j4:ag " "Elaborating entity \"lpm_constant_0j4\" for hierarchy \"ALU:inst18\|LPM_CONSTANT:inst7\|lpm_constant_0j4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "/usr/local/Quartus/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThirtytwoBitFourNumberMultiplexer ALU:inst18\|ThirtytwoBitFourNumberMultiplexer:inst8 " "Elaborating entity \"ThirtytwoBitFourNumberMultiplexer\" for hierarchy \"ALU:inst18\|ThirtytwoBitFourNumberMultiplexer:inst8\"" {  } { { "ALU.bdf" "inst8" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/ALU.bdf" { { 384 1736 1880 544 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitFourNumberMultiplexer ALU:inst18\|ThirtytwoBitFourNumberMultiplexer:inst8\|FourBitFourNumberMultiplexer:inst " "Elaborating entity \"FourBitFourNumberMultiplexer\" for hierarchy \"ALU:inst18\|ThirtytwoBitFourNumberMultiplexer:inst8\|FourBitFourNumberMultiplexer:inst\"" {  } { { "ThirtytwoBitFourNumberMultiplexer.bdf" "inst" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/ThirtytwoBitFourNumberMultiplexer.bdf" { { 40 552 688 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SingleBitFourNumberMultiplexer ALU:inst18\|ThirtytwoBitFourNumberMultiplexer:inst8\|FourBitFourNumberMultiplexer:inst\|SingleBitFourNumberMultiplexer:inst " "Elaborating entity \"SingleBitFourNumberMultiplexer\" for hierarchy \"ALU:inst18\|ThirtytwoBitFourNumberMultiplexer:inst8\|FourBitFourNumberMultiplexer:inst\|SingleBitFourNumberMultiplexer:inst\"" {  } { { "FourBitFourNumberMultiplexer.bdf" "inst" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/FourBitFourNumberMultiplexer.bdf" { { 24 800 896 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroExtend ALU:inst18\|ZeroExtend:inst1 " "Elaborating entity \"ZeroExtend\" for hierarchy \"ALU:inst18\|ZeroExtend:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/ALU.bdf" { { 608 1592 1712 704 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT ALU:inst18\|ZeroExtend:inst1\|LPM_CONSTANT:inst " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"ALU:inst18\|ZeroExtend:inst1\|LPM_CONSTANT:inst\"" {  } { { "ZeroExtend.bdf" "inst" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/ZeroExtend.bdf" { { 336 752 864 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst18\|ZeroExtend:inst1\|LPM_CONSTANT:inst " "Elaborated megafunction instantiation \"ALU:inst18\|ZeroExtend:inst1\|LPM_CONSTANT:inst\"" {  } { { "ZeroExtend.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/ZeroExtend.bdf" { { 336 752 864 384 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst18\|ZeroExtend:inst1\|LPM_CONSTANT:inst " "Instantiated megafunction \"ALU:inst18\|ZeroExtend:inst1\|LPM_CONSTANT:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0000000000000000000000000000000 " "Parameter \"LPM_CVALUE\" = \"0000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573737067219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573737067219 ""}  } { { "ZeroExtend.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/ZeroExtend.bdf" { { 336 752 864 384 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573737067219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:inst9 " "Elaborating entity \"regfile\" for hierarchy \"regfile:inst9\"" {  } { { "CPU.bdf" "inst9" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/CPU.bdf" { { 400 1472 1648 544 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fivebitmultiplexer fivebitmultiplexer:inst13 " "Elaborating entity \"fivebitmultiplexer\" for hierarchy \"fivebitmultiplexer:inst13\"" {  } { { "CPU.bdf" "inst13" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/CPU.bdf" { { 552 1488 1616 648 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:inst10 " "Elaborating entity \"dmem\" for hierarchy \"dmem:inst10\"" {  } { { "CPU.bdf" "inst10" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/CPU.bdf" { { 368 2488 2656 480 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtendPro SignExtendPro:inst11 " "Elaborating entity \"SignExtendPro\" for hierarchy \"SignExtendPro:inst11\"" {  } { { "CPU.bdf" "inst11" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/CPU.bdf" { { 696 1488 1640 792 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtendPro:inst11\|SignExtend:inst7 " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtendPro:inst11\|SignExtend:inst7\"" {  } { { "SignExtendPro.bdf" "inst7" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/SignExtendPro.bdf" { { 344 1152 1320 664 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst17 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst17\"" {  } { { "CPU.bdf" "inst17" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/CPU.bdf" { { 640 912 1024 688 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst17 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst17\"" {  } { { "CPU.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/CPU.bdf" { { 640 912 1024 688 "inst17" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst17 " "Instantiated megafunction \"LPM_CONSTANT:inst17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 4 " "Parameter \"LPM_CVALUE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573737067291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573737067291 ""}  } { { "CPU.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/CPU.bdf" { { 640 912 1024 688 "inst17" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573737067291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_4j4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_4j4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_4j4 " "Found entity 1: lpm_constant_4j4" {  } { { "db/lpm_constant_4j4.tdf" "" { Text "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/db/lpm_constant_4j4.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573737067294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737067294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_4j4 LPM_CONSTANT:inst17\|lpm_constant_4j4:ag " "Elaborating entity \"lpm_constant_4j4\" for hierarchy \"LPM_CONSTANT:inst17\|lpm_constant_4j4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "/usr/local/Quartus/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShiftPro LeftShiftPro:inst7 " "Elaborating entity \"LeftShiftPro\" for hierarchy \"LeftShiftPro:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/CPU.bdf" { { 696 1944 2112 792 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShift LeftShiftPro:inst7\|LeftShift:inst8 " "Elaborating entity \"LeftShift\" for hierarchy \"LeftShiftPro:inst7\|LeftShift:inst8\"" {  } { { "LeftShiftPro.bdf" "inst8" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/LeftShiftPro.bdf" { { 272 1248 1424 368 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LeftShiftPro:inst7\|LeftShift:inst8\|LPM_CONSTANT:inst " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LeftShiftPro:inst7\|LeftShift:inst8\|LPM_CONSTANT:inst\"" {  } { { "LeftShift.bdf" "inst" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/LeftShift.bdf" { { 248 976 1088 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeftShiftPro:inst7\|LeftShift:inst8\|LPM_CONSTANT:inst " "Elaborated megafunction instantiation \"LeftShiftPro:inst7\|LeftShift:inst8\|LPM_CONSTANT:inst\"" {  } { { "LeftShift.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/LeftShift.bdf" { { 248 976 1088 296 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeftShiftPro:inst7\|LeftShift:inst8\|LPM_CONSTANT:inst " "Instantiated megafunction \"LeftShiftPro:inst7\|LeftShift:inst8\|LPM_CONSTANT:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 00 " "Parameter \"LPM_CVALUE\" = \"00\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573737067329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573737067329 ""}  } { { "LeftShift.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/LeftShift.bdf" { { 248 976 1088 296 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573737067329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShiftLittle LeftShiftLittle:inst6 " "Elaborating entity \"LeftShiftLittle\" for hierarchy \"LeftShiftLittle:inst6\"" {  } { { "CPU.bdf" "inst6" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/CPU.bdf" { { 848 1480 1648 944 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737067330 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "regfile:inst9\|rf " "RAM logic \"regfile:inst9\|rf\" is uninferred due to asynchronous read logic" {  } { { "regfile.v" "rf" { Text "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/regfile.v" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1573737067989 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dmem:inst10\|RAM " "RAM logic \"dmem:inst10\|RAM\" is uninferred due to asynchronous read logic" {  } { { "dmem.v" "RAM" { Text "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/dmem.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1573737067989 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1573737067989 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Digit0\[7\] VCC " "Pin \"Digit0\[7\]\" is stuck at VCC" {  } { { "CPU.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/CPU.bdf" { { 640 2704 2880 656 "Digit0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573737070390 "|CPU|Digit0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Digit1\[7\] VCC " "Pin \"Digit1\[7\]\" is stuck at VCC" {  } { { "CPU.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/CPU.bdf" { { 656 2704 2880 672 "Digit1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573737070390 "|CPU|Digit1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Digit2\[7\] VCC " "Pin \"Digit2\[7\]\" is stuck at VCC" {  } { { "CPU.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/CPU.bdf" { { 672 2704 2880 688 "Digit2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573737070390 "|CPU|Digit2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Digit3\[7\] VCC " "Pin \"Digit3\[7\]\" is stuck at VCC" {  } { { "CPU.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/CPU.bdf" { { 688 2704 2880 704 "Digit3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573737070390 "|CPU|Digit3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Digit4\[7\] VCC " "Pin \"Digit4\[7\]\" is stuck at VCC" {  } { { "CPU.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/CPU.bdf" { { 704 2704 2880 720 "Digit4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573737070390 "|CPU|Digit4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Digit5\[7\] VCC " "Pin \"Digit5\[7\]\" is stuck at VCC" {  } { { "CPU.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/CPU.bdf" { { 720 2704 2880 736 "Digit5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573737070390 "|CPU|Digit5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1573737070390 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573737070589 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "772 " "772 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573737073116 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573737073591 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573737073591 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4085 " "Implemented 4085 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573737073860 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573737073860 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4035 " "Implemented 4035 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573737073860 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573737073860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1138 " "Peak virtual memory: 1138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573737073914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 13:11:13 2019 " "Processing ended: Thu Nov 14 13:11:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573737073914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573737073914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573737073914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573737073914 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1573737089439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573737089441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 13:11:29 2019 " "Processing started: Thu Nov 14 13:11:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573737089441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1573737089441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPUProjectFinal -c CPUProjectFinal " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPUProjectFinal -c CPUProjectFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1573737089441 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1573737089506 ""}
{ "Info" "0" "" "Project  = CPUProjectFinal" {  } {  } 0 0 "Project  = CPUProjectFinal" 0 0 "Fitter" 0 0 1573737089506 ""}
{ "Info" "0" "" "Revision = CPUProjectFinal" {  } {  } 0 0 "Revision = CPUProjectFinal" 0 0 "Fitter" 0 0 1573737089506 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1573737089709 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1573737089710 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPUProjectFinal 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"CPUProjectFinal\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1573737089783 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573737089813 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573737089813 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1573737090000 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1573737090004 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573737090090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573737090090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573737090090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573737090090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573737090090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573737090090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573737090090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573737090090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573737090090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573737090090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573737090090 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1573737090090 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 5439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573737090098 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 5441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573737090098 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 5443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573737090098 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 5445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573737090098 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 5447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573737090098 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 5449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573737090098 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 5451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573737090098 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 5453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573737090098 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1573737090098 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573737090098 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573737090098 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573737090098 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573737090098 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1573737090100 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "58 " "The Timing Analyzer is analyzing 58 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1573737091354 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPUProjectFinal.sdc " "Synopsys Design Constraints File file not found: 'CPUProjectFinal.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1573737091357 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1573737091357 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst4\|inst3\|inst~6\|combout " "Node \"inst27\|inst\|inst4\|inst3\|inst~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737091370 ""} { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst4\|inst3\|inst~1\|dataa " "Node \"inst27\|inst\|inst4\|inst3\|inst~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737091370 ""} { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst4\|inst3\|inst~1\|combout " "Node \"inst27\|inst\|inst4\|inst3\|inst~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737091370 ""} { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst4\|inst3\|inst~3\|dataa " "Node \"inst27\|inst\|inst4\|inst3\|inst~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737091370 ""} { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst4\|inst3\|inst~3\|combout " "Node \"inst27\|inst\|inst4\|inst3\|inst~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737091370 ""} { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst4\|inst3\|inst~6\|dataa " "Node \"inst27\|inst\|inst4\|inst3\|inst~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737091370 ""}  } { { "D_latch.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/D_latch.bdf" { { 216 1256 1320 264 "inst" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573737091370 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst2\|inst3\|inst~3\|combout " "Node \"inst27\|inst\|inst2\|inst3\|inst~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737091370 ""} { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst2\|inst3\|inst~1\|datab " "Node \"inst27\|inst\|inst2\|inst3\|inst~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737091370 ""} { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst2\|inst3\|inst~1\|combout " "Node \"inst27\|inst\|inst2\|inst3\|inst~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737091370 ""} { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst2\|inst3\|inst~3\|datac " "Node \"inst27\|inst\|inst2\|inst3\|inst~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737091370 ""}  } { { "D_latch.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/D_latch.bdf" { { 216 1256 1320 264 "inst" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573737091370 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1573737091390 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1573737091390 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1573737091391 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_IN~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLK_IN~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573737091736 ""}  } { { "CPU.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/CPU.bdf" { { 280 520 688 296 "CLK_IN" "" } } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 5433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573737091736 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "Automatically promoted node clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573737091737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_comb_bita21 " "Destination node clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_comb_bita21" {  } { { "db/cntr_k5h.tdf" "" { Text "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/db/cntr_k5h.tdf" 137 2 0 } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 1137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573737091737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst\|ResettableDFlipFlop:inst\|D_latch:inst3\|inst~1 " "Destination node DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst\|ResettableDFlipFlop:inst\|D_latch:inst3\|inst~1" {  } { { "D_latch.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/D_latch.bdf" { { 216 1256 1320 264 "inst" "" } } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 3801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573737091737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst\|ResettableDFlipFlop:inst2\|D_latch:inst3\|inst~1 " "Destination node DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst\|ResettableDFlipFlop:inst2\|D_latch:inst3\|inst~1" {  } { { "D_latch.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/D_latch.bdf" { { 216 1256 1320 264 "inst" "" } } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 3804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573737091737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst\|ResettableDFlipFlop:inst4\|D_latch:inst3\|inst~1 " "Destination node DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst\|ResettableDFlipFlop:inst4\|D_latch:inst3\|inst~1" {  } { { "D_latch.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/D_latch.bdf" { { 216 1256 1320 264 "inst" "" } } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 3807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573737091737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst\|ResettableDFlipFlop:inst1\|D_latch:inst3\|inst~1 " "Destination node DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst\|ResettableDFlipFlop:inst1\|D_latch:inst3\|inst~1" {  } { { "D_latch.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/D_latch.bdf" { { 216 1256 1320 264 "inst" "" } } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 3810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573737091737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst2\|ResettableDFlipFlop:inst\|D_latch:inst3\|inst~1 " "Destination node DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst2\|ResettableDFlipFlop:inst\|D_latch:inst3\|inst~1" {  } { { "D_latch.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/D_latch.bdf" { { 216 1256 1320 264 "inst" "" } } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 3813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573737091737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst2\|ResettableDFlipFlop:inst2\|D_latch:inst3\|inst~1 " "Destination node DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst2\|ResettableDFlipFlop:inst2\|D_latch:inst3\|inst~1" {  } { { "D_latch.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/D_latch.bdf" { { 216 1256 1320 264 "inst" "" } } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 3816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573737091737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst2\|ResettableDFlipFlop:inst4\|D_latch:inst3\|inst~1 " "Destination node DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst2\|ResettableDFlipFlop:inst4\|D_latch:inst3\|inst~1" {  } { { "D_latch.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/D_latch.bdf" { { 216 1256 1320 264 "inst" "" } } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 3819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573737091737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst2\|ResettableDFlipFlop:inst1\|D_latch:inst3\|inst~1 " "Destination node DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst2\|ResettableDFlipFlop:inst1\|D_latch:inst3\|inst~1" {  } { { "D_latch.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/D_latch.bdf" { { 216 1256 1320 264 "inst" "" } } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 3822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573737091737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst4\|ResettableDFlipFlop:inst\|D_latch:inst3\|inst~1 " "Destination node DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst4\|ResettableDFlipFlop:inst\|D_latch:inst3\|inst~1" {  } { { "D_latch.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/D_latch.bdf" { { 216 1256 1320 264 "inst" "" } } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 3825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573737091737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1573737091737 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1573737091737 ""}  } { { "db/cntr_k5h.tdf" "" { Text "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/db/cntr_k5h.tdf" 162 17 0 } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 1073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573737091737 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1573737092257 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573737092263 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573737092263 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573737092270 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573737092279 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1573737092290 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1573737092290 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1573737092295 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1573737092298 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1573737092307 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1573737092307 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573737092618 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1573737092634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1573737093615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573737094097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1573737094129 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1573737102594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573737102595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1573737103301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1573737108211 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1573737108211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1573737111634 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1573737111634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573737111636 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.78 " "Total time spent on timing analysis during the Fitter is 4.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1573737111904 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573737111931 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573737112695 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573737112698 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573737113632 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573737114402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2083 " "Peak virtual memory: 2083 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573737116065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 13:11:56 2019 " "Processing ended: Thu Nov 14 13:11:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573737116065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573737116065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573737116065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1573737116065 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1573737150135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573737150136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 13:12:30 2019 " "Processing started: Thu Nov 14 13:12:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573737150136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1573737150136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPUProjectFinal -c CPUProjectFinal " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPUProjectFinal -c CPUProjectFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1573737150136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1573737150520 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1573737151731 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1573737151784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "938 " "Peak virtual memory: 938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573737152568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 13:12:32 2019 " "Processing ended: Thu Nov 14 13:12:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573737152568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573737152568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573737152568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1573737152568 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1573737182013 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1573737182539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573737182541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 13:13:02 2019 " "Processing started: Thu Nov 14 13:13:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573737182541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1573737182541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPUProjectFinal -c CPUProjectFinal " "Command: quartus_sta CPUProjectFinal -c CPUProjectFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1573737182541 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1573737182605 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1573737182784 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1573737182784 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573737182824 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573737182824 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "58 " "The Timing Analyzer is analyzing 58 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1573737183214 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPUProjectFinal.sdc " "Synopsys Design Constraints File file not found: 'CPUProjectFinal.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1573737183325 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1573737183326 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_IN CLK_IN " "create_clock -period 1.000 -name CLK_IN CLK_IN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573737183346 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " "create_clock -period 1.000 -name clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573737183346 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573737183346 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst4\|inst3\|inst~6\|combout " "Node \"inst27\|inst\|inst4\|inst3\|inst~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737183352 ""} { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst4\|inst3\|inst~1\|datad " "Node \"inst27\|inst\|inst4\|inst3\|inst~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737183352 ""} { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst4\|inst3\|inst~1\|combout " "Node \"inst27\|inst\|inst4\|inst3\|inst~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737183352 ""} { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst4\|inst3\|inst~3\|datac " "Node \"inst27\|inst\|inst4\|inst3\|inst~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737183352 ""} { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst4\|inst3\|inst~3\|combout " "Node \"inst27\|inst\|inst4\|inst3\|inst~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737183352 ""} { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst4\|inst3\|inst~6\|datac " "Node \"inst27\|inst\|inst4\|inst3\|inst~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737183352 ""}  } { { "D_latch.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/D_latch.bdf" { { 216 1256 1320 264 "inst" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1573737183352 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst2\|inst3\|inst~3\|combout " "Node \"inst27\|inst\|inst2\|inst3\|inst~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737183352 ""} { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst2\|inst3\|inst~1\|datac " "Node \"inst27\|inst\|inst2\|inst3\|inst~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737183352 ""} { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst2\|inst3\|inst~1\|combout " "Node \"inst27\|inst\|inst2\|inst3\|inst~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737183352 ""} { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst2\|inst3\|inst~3\|datac " "Node \"inst27\|inst\|inst2\|inst3\|inst~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737183352 ""}  } { { "D_latch.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/D_latch.bdf" { { 216 1256 1320 264 "inst" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1573737183352 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1573737183363 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573737183364 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1573737183365 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1573737183389 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1573737183488 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573737183534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.121 " "Worst-case setup slack is -21.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737183541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737183541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.121          -23312.112 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "  -21.121          -23312.112 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737183541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.025             -29.435 CLK_IN  " "   -2.025             -29.435 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737183541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573737183541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.583 " "Worst-case hold slack is 0.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737183600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737183600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.583               0.000 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "    0.583               0.000 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737183600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.621               0.000 CLK_IN  " "    0.621               0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737183600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573737183600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -19.361 " "Worst-case recovery slack is -19.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737183618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737183618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.361            -469.684 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "  -19.361            -469.684 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737183618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573737183618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.862 " "Worst-case removal slack is 0.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737183635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737183635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.862               0.000 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "    0.862               0.000 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737183635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573737183635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737183649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737183649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.866 CLK_IN  " "   -3.000             -33.866 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737183649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403           -2963.136 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "   -1.403           -2963.136 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737183649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573737183649 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1573737183703 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1573737183736 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1573737184826 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573737185033 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573737185157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.380 " "Worst-case setup slack is -19.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737185164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737185164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.380          -21507.052 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "  -19.380          -21507.052 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737185164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.690             -24.356 CLK_IN  " "   -1.690             -24.356 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737185164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573737185164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.575 " "Worst-case hold slack is 0.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737185215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737185215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.575               0.000 CLK_IN  " "    0.575               0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737185215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.628               0.000 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "    0.628               0.000 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737185215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573737185215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -17.686 " "Worst-case recovery slack is -17.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737185232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737185232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.686            -428.579 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "  -17.686            -428.579 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737185232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573737185232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.890 " "Worst-case removal slack is 0.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737185249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737185249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.890               0.000 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "    0.890               0.000 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737185249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573737185249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737185260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737185260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.866 CLK_IN  " "   -3.000             -33.866 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737185260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403           -2963.136 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "   -1.403           -2963.136 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737185260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573737185260 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1573737185303 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573737185887 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573737185927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.572 " "Worst-case setup slack is -8.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737185935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737185935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.572           -9776.048 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "   -8.572           -9776.048 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737185935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.815              -1.495 CLK_IN  " "   -0.815              -1.495 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737185935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573737185935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.237 " "Worst-case hold slack is 0.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737185986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737185986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 CLK_IN  " "    0.237               0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737185986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "    0.399               0.000 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737185986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573737185986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.748 " "Worst-case recovery slack is -7.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737186002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737186002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.748            -187.489 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "   -7.748            -187.489 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737186002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573737186002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.196 " "Worst-case removal slack is 0.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737186017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737186017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "    0.196               0.000 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737186017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573737186017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737186029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737186029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.704 CLK_IN  " "   -3.000             -25.704 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737186029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -2112.000 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "   -1.000           -2112.000 clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573737186029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573737186029 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1573737187029 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1573737187032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 18 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1076 " "Peak virtual memory: 1076 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573737187154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 13:13:07 2019 " "Processing ended: Thu Nov 14 13:13:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573737187154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573737187154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573737187154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1573737187154 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1573737243240 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573737243242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 13:14:03 2019 " "Processing started: Thu Nov 14 13:14:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573737243242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1573737243242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPUProjectFinal -c CPUProjectFinal " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPUProjectFinal -c CPUProjectFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1573737243242 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1573737243559 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPUProjectFinal.vo /cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/simulation/modelsim/ simulation " "Generated file CPUProjectFinal.vo in folder \"/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1573737243997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1163 " "Peak virtual memory: 1163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573737244102 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 13:14:04 2019 " "Processing ended: Thu Nov 14 13:14:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573737244102 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573737244102 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573737244102 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1573737244102 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Quartus Prime Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1573737304353 ""}
