Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov  7 20:19:11 2023
| Host         : BB304-13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file acquireToHDMI_timing_summary_routed.rpt -pb acquireToHDMI_timing_summary_routed.pb -rpx acquireToHDMI_timing_summary_routed.rpx -warn_on_violation
| Design       : acquireToHDMI
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        1           
TIMING-18  Warning           Missing input or output delay                       27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.648        0.000                      0                  557        0.115        0.000                      0                  557        0.540        0.000                       0                   380  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk                            {0.000 10.000}       20.000          50.000          
datapath_inst/vc/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0           {0.000 6.737}        13.474          74.219          
  clk_out2_clk_wiz_0           {0.000 1.347}        2.695           371.094         
  clkfbout_clk_wiz_0           {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                 14.434        0.000                      0                  245        0.141        0.000                      0                  245        9.500        0.000                       0                   139  
datapath_inst/vc/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                 2.648        0.000                      0                  312        0.115        0.000                      0                  312        5.757        0.000                       0                   227  
  clk_out2_clk_wiz_0                                                                                                                                                             0.540        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                            20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk                                     
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk                 
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       14.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.434ns  (required time - arrival time)
  Source:                 datapath_inst/sample_counter_inst/tmp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control_inst/FSM_onehot_state_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 0.952ns (18.062%)  route 4.319ns (81.937%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.655     5.362    datapath_inst/sample_counter_inst/clk
    SLICE_X26Y26         FDRE                                         r  datapath_inst/sample_counter_inst/tmp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE (Prop_fdre_C_Q)         0.456     5.818 f  datapath_inst/sample_counter_inst/tmp_reg[18]/Q
                         net (fo=2, routed)           1.125     6.943    datapath_inst/sample_counter_inst/tmp_reg_n_0_[18]
    SLICE_X28Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.067 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_19/O
                         net (fo=1, routed)           0.830     7.897    datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_19_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.021 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_17/O
                         net (fo=1, routed)           1.127     9.147    datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_17_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I2_O)        0.124     9.271 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_8/O
                         net (fo=1, routed)           0.282     9.553    datapath_inst/long_counter_inst/FSM_onehot_state_reg[20]_3
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.677 r  datapath_inst/long_counter_inst/FSM_onehot_state[20]_i_1/O
                         net (fo=21, routed)          0.955    10.633    control_inst/FSM_onehot_state_reg[20]_2[0]
    SLICE_X31Y27         FDRE                                         r  control_inst/FSM_onehot_state_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.485    24.915    control_inst/clk
    SLICE_X31Y27         FDRE                                         r  control_inst/FSM_onehot_state_reg[13]/C
                         clock pessimism              0.392    25.307    
                         clock uncertainty           -0.035    25.272    
    SLICE_X31Y27         FDRE (Setup_fdre_C_CE)      -0.205    25.067    control_inst/FSM_onehot_state_reg[13]
  -------------------------------------------------------------------
                         required time                         25.067    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                 14.434    

Slack (MET) :             14.434ns  (required time - arrival time)
  Source:                 datapath_inst/sample_counter_inst/tmp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control_inst/FSM_onehot_state_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 0.952ns (18.062%)  route 4.319ns (81.937%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.655     5.362    datapath_inst/sample_counter_inst/clk
    SLICE_X26Y26         FDRE                                         r  datapath_inst/sample_counter_inst/tmp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE (Prop_fdre_C_Q)         0.456     5.818 f  datapath_inst/sample_counter_inst/tmp_reg[18]/Q
                         net (fo=2, routed)           1.125     6.943    datapath_inst/sample_counter_inst/tmp_reg_n_0_[18]
    SLICE_X28Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.067 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_19/O
                         net (fo=1, routed)           0.830     7.897    datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_19_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.021 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_17/O
                         net (fo=1, routed)           1.127     9.147    datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_17_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I2_O)        0.124     9.271 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_8/O
                         net (fo=1, routed)           0.282     9.553    datapath_inst/long_counter_inst/FSM_onehot_state_reg[20]_3
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.677 r  datapath_inst/long_counter_inst/FSM_onehot_state[20]_i_1/O
                         net (fo=21, routed)          0.955    10.633    control_inst/FSM_onehot_state_reg[20]_2[0]
    SLICE_X31Y27         FDRE                                         r  control_inst/FSM_onehot_state_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.485    24.915    control_inst/clk
    SLICE_X31Y27         FDRE                                         r  control_inst/FSM_onehot_state_reg[14]/C
                         clock pessimism              0.392    25.307    
                         clock uncertainty           -0.035    25.272    
    SLICE_X31Y27         FDRE (Setup_fdre_C_CE)      -0.205    25.067    control_inst/FSM_onehot_state_reg[14]
  -------------------------------------------------------------------
                         required time                         25.067    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                 14.434    

Slack (MET) :             14.434ns  (required time - arrival time)
  Source:                 datapath_inst/sample_counter_inst/tmp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control_inst/FSM_onehot_state_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 0.952ns (18.062%)  route 4.319ns (81.937%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.655     5.362    datapath_inst/sample_counter_inst/clk
    SLICE_X26Y26         FDRE                                         r  datapath_inst/sample_counter_inst/tmp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE (Prop_fdre_C_Q)         0.456     5.818 f  datapath_inst/sample_counter_inst/tmp_reg[18]/Q
                         net (fo=2, routed)           1.125     6.943    datapath_inst/sample_counter_inst/tmp_reg_n_0_[18]
    SLICE_X28Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.067 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_19/O
                         net (fo=1, routed)           0.830     7.897    datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_19_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.021 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_17/O
                         net (fo=1, routed)           1.127     9.147    datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_17_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I2_O)        0.124     9.271 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_8/O
                         net (fo=1, routed)           0.282     9.553    datapath_inst/long_counter_inst/FSM_onehot_state_reg[20]_3
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.677 r  datapath_inst/long_counter_inst/FSM_onehot_state[20]_i_1/O
                         net (fo=21, routed)          0.955    10.633    control_inst/FSM_onehot_state_reg[20]_2[0]
    SLICE_X31Y27         FDRE                                         r  control_inst/FSM_onehot_state_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.485    24.915    control_inst/clk
    SLICE_X31Y27         FDRE                                         r  control_inst/FSM_onehot_state_reg[18]/C
                         clock pessimism              0.392    25.307    
                         clock uncertainty           -0.035    25.272    
    SLICE_X31Y27         FDRE (Setup_fdre_C_CE)      -0.205    25.067    control_inst/FSM_onehot_state_reg[18]
  -------------------------------------------------------------------
                         required time                         25.067    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                 14.434    

Slack (MET) :             14.521ns  (required time - arrival time)
  Source:                 datapath_inst/sample_counter_inst/tmp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control_inst/FSM_onehot_state_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 0.952ns (18.357%)  route 4.234ns (81.643%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.655     5.362    datapath_inst/sample_counter_inst/clk
    SLICE_X26Y26         FDRE                                         r  datapath_inst/sample_counter_inst/tmp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE (Prop_fdre_C_Q)         0.456     5.818 f  datapath_inst/sample_counter_inst/tmp_reg[18]/Q
                         net (fo=2, routed)           1.125     6.943    datapath_inst/sample_counter_inst/tmp_reg_n_0_[18]
    SLICE_X28Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.067 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_19/O
                         net (fo=1, routed)           0.830     7.897    datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_19_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.021 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_17/O
                         net (fo=1, routed)           1.127     9.147    datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_17_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I2_O)        0.124     9.271 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_8/O
                         net (fo=1, routed)           0.282     9.553    datapath_inst/long_counter_inst/FSM_onehot_state_reg[20]_3
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.677 r  datapath_inst/long_counter_inst/FSM_onehot_state[20]_i_1/O
                         net (fo=21, routed)          0.871    10.548    control_inst/FSM_onehot_state_reg[20]_2[0]
    SLICE_X29Y28         FDRE                                         r  control_inst/FSM_onehot_state_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.487    24.917    control_inst/clk
    SLICE_X29Y28         FDRE                                         r  control_inst/FSM_onehot_state_reg[12]/C
                         clock pessimism              0.392    25.309    
                         clock uncertainty           -0.035    25.274    
    SLICE_X29Y28         FDRE (Setup_fdre_C_CE)      -0.205    25.069    control_inst/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                         25.069    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                 14.521    

Slack (MET) :             14.549ns  (required time - arrival time)
  Source:                 datapath_inst/sample_counter_inst/tmp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control_inst/FSM_onehot_state_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 0.952ns (18.466%)  route 4.203ns (81.534%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.655     5.362    datapath_inst/sample_counter_inst/clk
    SLICE_X26Y26         FDRE                                         r  datapath_inst/sample_counter_inst/tmp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE (Prop_fdre_C_Q)         0.456     5.818 f  datapath_inst/sample_counter_inst/tmp_reg[18]/Q
                         net (fo=2, routed)           1.125     6.943    datapath_inst/sample_counter_inst/tmp_reg_n_0_[18]
    SLICE_X28Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.067 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_19/O
                         net (fo=1, routed)           0.830     7.897    datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_19_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.021 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_17/O
                         net (fo=1, routed)           1.127     9.147    datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_17_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I2_O)        0.124     9.271 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_8/O
                         net (fo=1, routed)           0.282     9.553    datapath_inst/long_counter_inst/FSM_onehot_state_reg[20]_3
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.677 r  datapath_inst/long_counter_inst/FSM_onehot_state[20]_i_1/O
                         net (fo=21, routed)          0.840    10.518    control_inst/FSM_onehot_state_reg[20]_2[0]
    SLICE_X29Y27         FDRE                                         r  control_inst/FSM_onehot_state_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.485    24.915    control_inst/clk
    SLICE_X29Y27         FDRE                                         r  control_inst/FSM_onehot_state_reg[17]/C
                         clock pessimism              0.392    25.307    
                         clock uncertainty           -0.035    25.272    
    SLICE_X29Y27         FDRE (Setup_fdre_C_CE)      -0.205    25.067    control_inst/FSM_onehot_state_reg[17]
  -------------------------------------------------------------------
                         required time                         25.067    
                         arrival time                         -10.518    
  -------------------------------------------------------------------
                         slack                                 14.549    

Slack (MET) :             14.746ns  (required time - arrival time)
  Source:                 datapath_inst/sample_counter_inst/tmp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control_inst/FSM_onehot_state_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 0.952ns (19.052%)  route 4.045ns (80.948%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.655     5.362    datapath_inst/sample_counter_inst/clk
    SLICE_X26Y26         FDRE                                         r  datapath_inst/sample_counter_inst/tmp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE (Prop_fdre_C_Q)         0.456     5.818 f  datapath_inst/sample_counter_inst/tmp_reg[18]/Q
                         net (fo=2, routed)           1.125     6.943    datapath_inst/sample_counter_inst/tmp_reg_n_0_[18]
    SLICE_X28Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.067 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_19/O
                         net (fo=1, routed)           0.830     7.897    datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_19_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.021 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_17/O
                         net (fo=1, routed)           1.127     9.147    datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_17_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I2_O)        0.124     9.271 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_8/O
                         net (fo=1, routed)           0.282     9.553    datapath_inst/long_counter_inst/FSM_onehot_state_reg[20]_3
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.677 r  datapath_inst/long_counter_inst/FSM_onehot_state[20]_i_1/O
                         net (fo=21, routed)          0.682    10.359    control_inst/FSM_onehot_state_reg[20]_2[0]
    SLICE_X28Y28         FDRE                                         r  control_inst/FSM_onehot_state_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.487    24.917    control_inst/clk
    SLICE_X28Y28         FDRE                                         r  control_inst/FSM_onehot_state_reg[10]/C
                         clock pessimism              0.392    25.309    
                         clock uncertainty           -0.035    25.274    
    SLICE_X28Y28         FDRE (Setup_fdre_C_CE)      -0.169    25.105    control_inst/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         25.105    
                         arrival time                         -10.359    
  -------------------------------------------------------------------
                         slack                                 14.746    

Slack (MET) :             14.746ns  (required time - arrival time)
  Source:                 datapath_inst/sample_counter_inst/tmp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control_inst/FSM_onehot_state_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 0.952ns (19.052%)  route 4.045ns (80.948%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.655     5.362    datapath_inst/sample_counter_inst/clk
    SLICE_X26Y26         FDRE                                         r  datapath_inst/sample_counter_inst/tmp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE (Prop_fdre_C_Q)         0.456     5.818 f  datapath_inst/sample_counter_inst/tmp_reg[18]/Q
                         net (fo=2, routed)           1.125     6.943    datapath_inst/sample_counter_inst/tmp_reg_n_0_[18]
    SLICE_X28Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.067 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_19/O
                         net (fo=1, routed)           0.830     7.897    datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_19_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.021 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_17/O
                         net (fo=1, routed)           1.127     9.147    datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_17_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I2_O)        0.124     9.271 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_8/O
                         net (fo=1, routed)           0.282     9.553    datapath_inst/long_counter_inst/FSM_onehot_state_reg[20]_3
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.677 r  datapath_inst/long_counter_inst/FSM_onehot_state[20]_i_1/O
                         net (fo=21, routed)          0.682    10.359    control_inst/FSM_onehot_state_reg[20]_2[0]
    SLICE_X28Y28         FDRE                                         r  control_inst/FSM_onehot_state_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.487    24.917    control_inst/clk
    SLICE_X28Y28         FDRE                                         r  control_inst/FSM_onehot_state_reg[11]/C
                         clock pessimism              0.392    25.309    
                         clock uncertainty           -0.035    25.274    
    SLICE_X28Y28         FDRE (Setup_fdre_C_CE)      -0.169    25.105    control_inst/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                         25.105    
                         arrival time                         -10.359    
  -------------------------------------------------------------------
                         slack                                 14.746    

Slack (MET) :             14.746ns  (required time - arrival time)
  Source:                 datapath_inst/sample_counter_inst/tmp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control_inst/FSM_onehot_state_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 0.952ns (19.052%)  route 4.045ns (80.948%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.655     5.362    datapath_inst/sample_counter_inst/clk
    SLICE_X26Y26         FDRE                                         r  datapath_inst/sample_counter_inst/tmp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE (Prop_fdre_C_Q)         0.456     5.818 f  datapath_inst/sample_counter_inst/tmp_reg[18]/Q
                         net (fo=2, routed)           1.125     6.943    datapath_inst/sample_counter_inst/tmp_reg_n_0_[18]
    SLICE_X28Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.067 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_19/O
                         net (fo=1, routed)           0.830     7.897    datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_19_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.021 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_17/O
                         net (fo=1, routed)           1.127     9.147    datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_17_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I2_O)        0.124     9.271 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_8/O
                         net (fo=1, routed)           0.282     9.553    datapath_inst/long_counter_inst/FSM_onehot_state_reg[20]_3
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.677 r  datapath_inst/long_counter_inst/FSM_onehot_state[20]_i_1/O
                         net (fo=21, routed)          0.682    10.359    control_inst/FSM_onehot_state_reg[20]_2[0]
    SLICE_X28Y28         FDRE                                         r  control_inst/FSM_onehot_state_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.487    24.917    control_inst/clk
    SLICE_X28Y28         FDRE                                         r  control_inst/FSM_onehot_state_reg[15]/C
                         clock pessimism              0.392    25.309    
                         clock uncertainty           -0.035    25.274    
    SLICE_X28Y28         FDRE (Setup_fdre_C_CE)      -0.169    25.105    control_inst/FSM_onehot_state_reg[15]
  -------------------------------------------------------------------
                         required time                         25.105    
                         arrival time                         -10.359    
  -------------------------------------------------------------------
                         slack                                 14.746    

Slack (MET) :             14.746ns  (required time - arrival time)
  Source:                 datapath_inst/sample_counter_inst/tmp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control_inst/FSM_onehot_state_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 0.952ns (19.052%)  route 4.045ns (80.948%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.655     5.362    datapath_inst/sample_counter_inst/clk
    SLICE_X26Y26         FDRE                                         r  datapath_inst/sample_counter_inst/tmp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE (Prop_fdre_C_Q)         0.456     5.818 f  datapath_inst/sample_counter_inst/tmp_reg[18]/Q
                         net (fo=2, routed)           1.125     6.943    datapath_inst/sample_counter_inst/tmp_reg_n_0_[18]
    SLICE_X28Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.067 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_19/O
                         net (fo=1, routed)           0.830     7.897    datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_19_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.021 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_17/O
                         net (fo=1, routed)           1.127     9.147    datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_17_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I2_O)        0.124     9.271 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_8/O
                         net (fo=1, routed)           0.282     9.553    datapath_inst/long_counter_inst/FSM_onehot_state_reg[20]_3
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.677 r  datapath_inst/long_counter_inst/FSM_onehot_state[20]_i_1/O
                         net (fo=21, routed)          0.682    10.359    control_inst/FSM_onehot_state_reg[20]_2[0]
    SLICE_X28Y28         FDRE                                         r  control_inst/FSM_onehot_state_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.487    24.917    control_inst/clk
    SLICE_X28Y28         FDRE                                         r  control_inst/FSM_onehot_state_reg[16]/C
                         clock pessimism              0.392    25.309    
                         clock uncertainty           -0.035    25.274    
    SLICE_X28Y28         FDRE (Setup_fdre_C_CE)      -0.169    25.105    control_inst/FSM_onehot_state_reg[16]
  -------------------------------------------------------------------
                         required time                         25.105    
                         arrival time                         -10.359    
  -------------------------------------------------------------------
                         slack                                 14.746    

Slack (MET) :             14.827ns  (required time - arrival time)
  Source:                 datapath_inst/sample_counter_inst/tmp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control_inst/FSM_onehot_state_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 0.952ns (19.531%)  route 3.922ns (80.469%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 24.912 - 20.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.655     5.362    datapath_inst/sample_counter_inst/clk
    SLICE_X26Y26         FDRE                                         r  datapath_inst/sample_counter_inst/tmp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE (Prop_fdre_C_Q)         0.456     5.818 f  datapath_inst/sample_counter_inst/tmp_reg[18]/Q
                         net (fo=2, routed)           1.125     6.943    datapath_inst/sample_counter_inst/tmp_reg_n_0_[18]
    SLICE_X28Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.067 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_19/O
                         net (fo=1, routed)           0.830     7.897    datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_19_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.021 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_17/O
                         net (fo=1, routed)           1.127     9.147    datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_17_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I2_O)        0.124     9.271 r  datapath_inst/sample_counter_inst/FSM_onehot_state[20]_i_8/O
                         net (fo=1, routed)           0.282     9.553    datapath_inst/long_counter_inst/FSM_onehot_state_reg[20]_3
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.677 r  datapath_inst/long_counter_inst/FSM_onehot_state[20]_i_1/O
                         net (fo=21, routed)          0.559    10.236    control_inst/FSM_onehot_state_reg[20]_2[0]
    SLICE_X29Y25         FDRE                                         r  control_inst/FSM_onehot_state_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.482    24.912    control_inst/clk
    SLICE_X29Y25         FDRE                                         r  control_inst/FSM_onehot_state_reg[19]/C
                         clock pessimism              0.392    25.304    
                         clock uncertainty           -0.035    25.269    
    SLICE_X29Y25         FDRE (Setup_fdre_C_CE)      -0.205    25.064    control_inst/FSM_onehot_state_reg[19]
  -------------------------------------------------------------------
                         required time                         25.064    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                 14.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 datapath_inst/addr_counter_inst/tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.262%)  route 0.237ns (62.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.558     1.508    datapath_inst/addr_counter_inst/clk
    SLICE_X26Y16         FDRE                                         r  datapath_inst/addr_counter_inst/tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  datapath_inst/addr_counter_inst/tmp_reg[0]/Q
                         net (fo=11, routed)          0.237     1.887    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y3          RAMB36E1                                     r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.864     2.062    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.563    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.746    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 datapath_inst/addr_counter_inst/tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.057%)  route 0.239ns (62.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.559     1.509    datapath_inst/addr_counter_inst/clk
    SLICE_X27Y15         FDRE                                         r  datapath_inst/addr_counter_inst/tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y15         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  datapath_inst/addr_counter_inst/tmp_reg[5]/Q
                         net (fo=7, routed)           0.239     1.890    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y3          RAMB36E1                                     r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.864     2.062    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.563    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.746    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 datapath_inst/addr_counter_inst/tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.120%)  route 0.249ns (63.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.559     1.509    datapath_inst/addr_counter_inst/clk
    SLICE_X27Y14         FDRE                                         r  datapath_inst/addr_counter_inst/tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y14         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  datapath_inst/addr_counter_inst/tmp_reg[9]/Q
                         net (fo=4, routed)           0.249     1.900    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y3          RAMB36E1                                     r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.864     2.062    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.563    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.746    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 datapath_inst/ch1_curr_reg_inst/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath_inst/ch1_last_reg_inst/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.003%)  route 0.125ns (46.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.551     1.501    datapath_inst/ch1_curr_reg_inst/clk
    SLICE_X27Y26         FDRE                                         r  datapath_inst/ch1_curr_reg_inst/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  datapath_inst/ch1_curr_reg_inst/q_reg[15]/Q
                         net (fo=3, routed)           0.125     1.767    datapath_inst/ch1_last_reg_inst/Q[0]
    SLICE_X28Y26         FDRE                                         r  datapath_inst/ch1_last_reg_inst/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.816     2.014    datapath_inst/ch1_last_reg_inst/clk
    SLICE_X28Y26         FDRE                                         r  datapath_inst/ch1_last_reg_inst/q_reg[15]/C
                         clock pessimism             -0.481     1.533    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.059     1.592    datapath_inst/ch1_last_reg_inst/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 datapath_inst/addr_counter_inst/tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.265%)  route 0.283ns (66.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.559     1.509    datapath_inst/addr_counter_inst/clk
    SLICE_X26Y15         FDRE                                         r  datapath_inst/addr_counter_inst/tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  datapath_inst/addr_counter_inst/tmp_reg[4]/Q
                         net (fo=10, routed)          0.283     1.933    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y3          RAMB36E1                                     r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.864     2.062    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.563    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.746    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 datapath_inst/addr_counter_inst/tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.662%)  route 0.291ns (67.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.559     1.509    datapath_inst/addr_counter_inst/clk
    SLICE_X26Y14         FDRE                                         r  datapath_inst/addr_counter_inst/tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  datapath_inst/addr_counter_inst/tmp_reg[8]/Q
                         net (fo=4, routed)           0.291     1.941    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y3          RAMB36E1                                     r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.864     2.062    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.563    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.746    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 datapath_inst/addr_counter_inst/tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath_inst/addr_counter_inst/tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.559     1.509    datapath_inst/addr_counter_inst/clk
    SLICE_X27Y15         FDRE                                         r  datapath_inst/addr_counter_inst/tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y15         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  datapath_inst/addr_counter_inst/tmp_reg[2]/Q
                         net (fo=9, routed)           0.121     1.771    datapath_inst/addr_counter_inst/Q[2]
    SLICE_X26Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.816 r  datapath_inst/addr_counter_inst/tmp[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.816    datapath_inst/addr_counter_inst/p_2_in[4]
    SLICE_X26Y15         FDRE                                         r  datapath_inst/addr_counter_inst/tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.825     2.023    datapath_inst/addr_counter_inst/clk
    SLICE_X26Y15         FDRE                                         r  datapath_inst/addr_counter_inst/tmp_reg[4]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X26Y15         FDRE (Hold_fdre_C_D)         0.092     1.614    datapath_inst/addr_counter_inst/tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 datapath_inst/addr_counter_inst/tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.158%)  route 0.312ns (68.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.559     1.509    datapath_inst/addr_counter_inst/clk
    SLICE_X26Y14         FDRE                                         r  datapath_inst/addr_counter_inst/tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  datapath_inst/addr_counter_inst/tmp_reg[7]/Q
                         net (fo=5, routed)           0.312     1.962    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y3          RAMB36E1                                     r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.864     2.062    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.563    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.746    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 datapath_inst/addr_counter_inst/tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.041%)  route 0.313ns (68.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.559     1.509    datapath_inst/addr_counter_inst/clk
    SLICE_X27Y14         FDRE                                         r  datapath_inst/addr_counter_inst/tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y14         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  datapath_inst/addr_counter_inst/tmp_reg[6]/Q
                         net (fo=6, routed)           0.313     1.963    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y3          RAMB36E1                                     r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.864     2.062    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.563    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.746    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 btnPressed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (55.020%)  route 0.155ns (44.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.580     1.530    clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  btnPressed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  btnPressed_reg[0]/Q
                         net (fo=1, routed)           0.155     1.826    btnPressed_reg_n_0_[0]
    SLICE_X36Y26         LUT3 (Prop_lut3_I1_O)        0.048     1.874 r  sw[9]_i_1/O
                         net (fo=1, routed)           0.000     1.874    sw[9]_i_1_n_0
    SLICE_X36Y26         FDRE                                         r  sw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.844     2.042    clk_IBUF_BUFG
    SLICE_X36Y26         FDRE                                         r  sw_reg[9]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X36Y26         FDRE (Hold_fdre_C_D)         0.107     1.648    sw_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y3    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y27   btnLast_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y27   btnLast_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y27   btnPressed_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y27   btnPressed_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y26   forcedMode_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y26   sw_reg[9]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X31Y26   control_inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y28   control_inst/FSM_onehot_state_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y27   btnLast_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y27   btnLast_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y27   btnLast_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y27   btnLast_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y27   btnPressed_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y27   btnPressed_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y27   btnPressed_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y27   btnPressed_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y26   forcedMode_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y26   forcedMode_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y27   btnLast_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y27   btnLast_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y27   btnLast_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y27   btnLast_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y27   btnPressed_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y27   btnPressed_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y27   btnPressed_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y27   btnPressed_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y26   forcedMode_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y26   forcedMode_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  datapath_inst/vc/inst/clk_in1
  To Clock:  datapath_inst/vc/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         datapath_inst/vc/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { datapath_inst/vc/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  datapath_inst/vc/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  datapath_inst/vc/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  datapath_inst/vc/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  datapath_inst/vc/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  datapath_inst/vc/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  datapath_inst/vc/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.757ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.648ns  (required time - arrival time)
  Source:                 datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath_inst/sf/red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.583ns  (logic 5.881ns (55.572%)  route 4.702ns (44.428%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 15.038 - 13.474 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.677     1.677    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.707     1.707    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     2.589 r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=15, routed)          1.014     3.604    datapath_inst/ch1_2sToPixel_inst/doutb[15]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[27]_P[18])
                                                      3.841     7.445 f  datapath_inst/ch1_2sToPixel_inst/timesSixHundred/P[18]
                         net (fo=6, routed)           1.341     8.786    datapath_inst/ch1_2sToPixel_inst/divideBy2toThe16_16[2]
    SLICE_X30Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.910 f  datapath_inst/ch1_2sToPixel_inst/ltOp_carry_i_9/O
                         net (fo=6, routed)           0.565     9.475    datapath_inst/ch1_2sToPixel_inst/ltOp_carry_i_9_n_0
    SLICE_X29Y16         LUT3 (Prop_lut3_I1_O)        0.124     9.599 r  datapath_inst/ch1_2sToPixel_inst/ltOp_carry__0_i_6/O
                         net (fo=4, routed)           0.404    10.003    datapath_inst/ch1_2sToPixel_inst/ltOp_carry__0_i_6_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I1_O)        0.124    10.127 r  datapath_inst/ch1_2sToPixel_inst/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.127    datapath_inst/ch1_pixel_comp/green_reg[6]_2[0]
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.584 f  datapath_inst/ch1_pixel_comp/gtOp_carry__0/CO[1]
                         net (fo=8, routed)           1.377    11.961    datapath_inst/vsg/green_reg[6][0]
    SLICE_X36Y19         LUT5 (Prop_lut5_I2_O)        0.329    12.290 r  datapath_inst/vsg/red[5]_i_1/O
                         net (fo=1, routed)           0.000    12.290    datapath_inst/sf/D[0]
    SLICE_X36Y19         FDRE                                         r  datapath_inst/sf/red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.474 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.487    14.961    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.474 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.564    15.038    datapath_inst/sf/CLK
    SLICE_X36Y19         FDRE                                         r  datapath_inst/sf/red_reg[5]/C
                         clock pessimism              0.105    15.143    
                         clock uncertainty           -0.234    14.909    
    SLICE_X36Y19         FDRE (Setup_fdre_C_D)        0.029    14.938    datapath_inst/sf/red_reg[5]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -12.290    
  -------------------------------------------------------------------
                         slack                                  2.648    

Slack (MET) :             2.666ns  (required time - arrival time)
  Source:                 datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath_inst/sf/red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.611ns  (logic 5.909ns (55.689%)  route 4.702ns (44.311%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 15.038 - 13.474 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.677     1.677    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.707     1.707    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     2.589 r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=15, routed)          1.014     3.604    datapath_inst/ch1_2sToPixel_inst/doutb[15]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[27]_P[18])
                                                      3.841     7.445 f  datapath_inst/ch1_2sToPixel_inst/timesSixHundred/P[18]
                         net (fo=6, routed)           1.341     8.786    datapath_inst/ch1_2sToPixel_inst/divideBy2toThe16_16[2]
    SLICE_X30Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.910 f  datapath_inst/ch1_2sToPixel_inst/ltOp_carry_i_9/O
                         net (fo=6, routed)           0.565     9.475    datapath_inst/ch1_2sToPixel_inst/ltOp_carry_i_9_n_0
    SLICE_X29Y16         LUT3 (Prop_lut3_I1_O)        0.124     9.599 r  datapath_inst/ch1_2sToPixel_inst/ltOp_carry__0_i_6/O
                         net (fo=4, routed)           0.404    10.003    datapath_inst/ch1_2sToPixel_inst/ltOp_carry__0_i_6_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I1_O)        0.124    10.127 r  datapath_inst/ch1_2sToPixel_inst/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.127    datapath_inst/ch1_pixel_comp/green_reg[6]_2[0]
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.584 f  datapath_inst/ch1_pixel_comp/gtOp_carry__0/CO[1]
                         net (fo=8, routed)           1.377    11.961    datapath_inst/vsg/green_reg[6][0]
    SLICE_X36Y19         LUT5 (Prop_lut5_I2_O)        0.357    12.318 r  datapath_inst/vsg/red[6]_i_1/O
                         net (fo=1, routed)           0.000    12.318    datapath_inst/sf/D[1]
    SLICE_X36Y19         FDRE                                         r  datapath_inst/sf/red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.474 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.487    14.961    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.474 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.564    15.038    datapath_inst/sf/CLK
    SLICE_X36Y19         FDRE                                         r  datapath_inst/sf/red_reg[6]/C
                         clock pessimism              0.105    15.143    
                         clock uncertainty           -0.234    14.909    
    SLICE_X36Y19         FDRE (Setup_fdre_C_D)        0.075    14.984    datapath_inst/sf/red_reg[6]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -12.318    
  -------------------------------------------------------------------
                         slack                                  2.666    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath_inst/sf/blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.520ns  (logic 5.885ns (55.940%)  route 4.635ns (44.060%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 15.038 - 13.474 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.677     1.677    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.707     1.707    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     2.589 r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=15, routed)          1.014     3.604    datapath_inst/ch1_2sToPixel_inst/doutb[15]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[27]_P[18])
                                                      3.841     7.445 f  datapath_inst/ch1_2sToPixel_inst/timesSixHundred/P[18]
                         net (fo=6, routed)           1.341     8.786    datapath_inst/ch1_2sToPixel_inst/divideBy2toThe16_16[2]
    SLICE_X30Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.910 f  datapath_inst/ch1_2sToPixel_inst/ltOp_carry_i_9/O
                         net (fo=6, routed)           0.565     9.475    datapath_inst/ch1_2sToPixel_inst/ltOp_carry_i_9_n_0
    SLICE_X29Y16         LUT3 (Prop_lut3_I1_O)        0.124     9.599 r  datapath_inst/ch1_2sToPixel_inst/ltOp_carry__0_i_6/O
                         net (fo=4, routed)           0.607    10.206    datapath_inst/ch1_2sToPixel_inst/ltOp_carry__0_i_6_n_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I1_O)        0.124    10.330 r  datapath_inst/ch1_2sToPixel_inst/ltOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.330    datapath_inst/ch1_pixel_comp/green_reg[6]_0[0]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    10.788 r  datapath_inst/ch1_pixel_comp/ltOp_carry__0/CO[1]
                         net (fo=8, routed)           1.107    11.896    datapath_inst/vsg/CO[0]
    SLICE_X37Y19         LUT4 (Prop_lut4_I1_O)        0.332    12.228 r  datapath_inst/vsg/blue[6]_i_1/O
                         net (fo=1, routed)           0.000    12.228    datapath_inst/sf/blue_reg[6]_0[1]
    SLICE_X37Y19         FDRE                                         r  datapath_inst/sf/blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.474 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.487    14.961    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.474 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.564    15.038    datapath_inst/sf/CLK
    SLICE_X37Y19         FDRE                                         r  datapath_inst/sf/blue_reg[6]/C
                         clock pessimism              0.105    15.143    
                         clock uncertainty           -0.234    14.909    
    SLICE_X37Y19         FDRE (Setup_fdre_C_D)        0.031    14.940    datapath_inst/sf/blue_reg[6]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -12.228    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath_inst/sf/green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.515ns  (logic 5.885ns (55.967%)  route 4.630ns (44.033%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 15.038 - 13.474 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.677     1.677    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.707     1.707    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     2.589 r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=15, routed)          1.014     3.604    datapath_inst/ch1_2sToPixel_inst/doutb[15]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[27]_P[18])
                                                      3.841     7.445 f  datapath_inst/ch1_2sToPixel_inst/timesSixHundred/P[18]
                         net (fo=6, routed)           1.341     8.786    datapath_inst/ch1_2sToPixel_inst/divideBy2toThe16_16[2]
    SLICE_X30Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.910 f  datapath_inst/ch1_2sToPixel_inst/ltOp_carry_i_9/O
                         net (fo=6, routed)           0.565     9.475    datapath_inst/ch1_2sToPixel_inst/ltOp_carry_i_9_n_0
    SLICE_X29Y16         LUT3 (Prop_lut3_I1_O)        0.124     9.599 r  datapath_inst/ch1_2sToPixel_inst/ltOp_carry__0_i_6/O
                         net (fo=4, routed)           0.607    10.206    datapath_inst/ch1_2sToPixel_inst/ltOp_carry__0_i_6_n_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I1_O)        0.124    10.330 r  datapath_inst/ch1_2sToPixel_inst/ltOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.330    datapath_inst/ch1_pixel_comp/green_reg[6]_0[0]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    10.788 f  datapath_inst/ch1_pixel_comp/ltOp_carry__0/CO[1]
                         net (fo=8, routed)           1.102    11.891    datapath_inst/ch1_2sToPixel_inst/CO[0]
    SLICE_X37Y19         LUT4 (Prop_lut4_I0_O)        0.332    12.223 r  datapath_inst/ch1_2sToPixel_inst/green[5]_i_1/O
                         net (fo=1, routed)           0.000    12.223    datapath_inst/sf/green_reg[5]_0
    SLICE_X37Y19         FDRE                                         r  datapath_inst/sf/green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.474 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.487    14.961    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.474 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.564    15.038    datapath_inst/sf/CLK
    SLICE_X37Y19         FDRE                                         r  datapath_inst/sf/green_reg[5]/C
                         clock pessimism              0.105    15.143    
                         clock uncertainty           -0.234    14.909    
    SLICE_X37Y19         FDRE (Setup_fdre_C_D)        0.029    14.938    datapath_inst/sf/green_reg[5]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -12.223    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.728ns  (required time - arrival time)
  Source:                 datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath_inst/sf/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.548ns  (logic 5.913ns (56.057%)  route 4.635ns (43.943%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 15.038 - 13.474 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.677     1.677    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.707     1.707    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     2.589 r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=15, routed)          1.014     3.604    datapath_inst/ch1_2sToPixel_inst/doutb[15]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[27]_P[18])
                                                      3.841     7.445 f  datapath_inst/ch1_2sToPixel_inst/timesSixHundred/P[18]
                         net (fo=6, routed)           1.341     8.786    datapath_inst/ch1_2sToPixel_inst/divideBy2toThe16_16[2]
    SLICE_X30Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.910 f  datapath_inst/ch1_2sToPixel_inst/ltOp_carry_i_9/O
                         net (fo=6, routed)           0.565     9.475    datapath_inst/ch1_2sToPixel_inst/ltOp_carry_i_9_n_0
    SLICE_X29Y16         LUT3 (Prop_lut3_I1_O)        0.124     9.599 r  datapath_inst/ch1_2sToPixel_inst/ltOp_carry__0_i_6/O
                         net (fo=4, routed)           0.607    10.206    datapath_inst/ch1_2sToPixel_inst/ltOp_carry__0_i_6_n_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I1_O)        0.124    10.330 r  datapath_inst/ch1_2sToPixel_inst/ltOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.330    datapath_inst/ch1_pixel_comp/green_reg[6]_0[0]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    10.788 f  datapath_inst/ch1_pixel_comp/ltOp_carry__0/CO[1]
                         net (fo=8, routed)           1.107    11.896    datapath_inst/vsg/CO[0]
    SLICE_X37Y19         LUT4 (Prop_lut4_I1_O)        0.360    12.256 r  datapath_inst/vsg/green[6]_i_1/O
                         net (fo=1, routed)           0.000    12.256    datapath_inst/sf/green_reg[6]_0
    SLICE_X37Y19         FDRE                                         r  datapath_inst/sf/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.474 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.487    14.961    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.474 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.564    15.038    datapath_inst/sf/CLK
    SLICE_X37Y19         FDRE                                         r  datapath_inst/sf/green_reg[6]/C
                         clock pessimism              0.105    15.143    
                         clock uncertainty           -0.234    14.909    
    SLICE_X37Y19         FDRE (Setup_fdre_C_D)        0.075    14.984    datapath_inst/sf/green_reg[6]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -12.256    
  -------------------------------------------------------------------
                         slack                                  2.728    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath_inst/sf/green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.541ns  (logic 5.911ns (56.075%)  route 4.630ns (43.925%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 15.038 - 13.474 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.677     1.677    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.707     1.707    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     2.589 r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=15, routed)          1.014     3.604    datapath_inst/ch1_2sToPixel_inst/doutb[15]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[27]_P[18])
                                                      3.841     7.445 f  datapath_inst/ch1_2sToPixel_inst/timesSixHundred/P[18]
                         net (fo=6, routed)           1.341     8.786    datapath_inst/ch1_2sToPixel_inst/divideBy2toThe16_16[2]
    SLICE_X30Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.910 f  datapath_inst/ch1_2sToPixel_inst/ltOp_carry_i_9/O
                         net (fo=6, routed)           0.565     9.475    datapath_inst/ch1_2sToPixel_inst/ltOp_carry_i_9_n_0
    SLICE_X29Y16         LUT3 (Prop_lut3_I1_O)        0.124     9.599 r  datapath_inst/ch1_2sToPixel_inst/ltOp_carry__0_i_6/O
                         net (fo=4, routed)           0.607    10.206    datapath_inst/ch1_2sToPixel_inst/ltOp_carry__0_i_6_n_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I1_O)        0.124    10.330 r  datapath_inst/ch1_2sToPixel_inst/ltOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.330    datapath_inst/ch1_pixel_comp/green_reg[6]_0[0]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    10.788 f  datapath_inst/ch1_pixel_comp/ltOp_carry__0/CO[1]
                         net (fo=8, routed)           1.102    11.891    datapath_inst/ch1_2sToPixel_inst/CO[0]
    SLICE_X37Y19         LUT3 (Prop_lut3_I2_O)        0.358    12.249 r  datapath_inst/ch1_2sToPixel_inst/green[7]_i_1/O
                         net (fo=1, routed)           0.000    12.249    datapath_inst/sf/green_reg[7]_0
    SLICE_X37Y19         FDRE                                         r  datapath_inst/sf/green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.474 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.487    14.961    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.474 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.564    15.038    datapath_inst/sf/CLK
    SLICE_X37Y19         FDRE                                         r  datapath_inst/sf/green_reg[7]/C
                         clock pessimism              0.105    15.143    
                         clock uncertainty           -0.234    14.909    
    SLICE_X37Y19         FDRE (Setup_fdre_C_D)        0.075    14.984    datapath_inst/sf/green_reg[7]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -12.249    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath_inst/sf/red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.425ns  (logic 5.881ns (56.414%)  route 4.544ns (43.586%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 15.038 - 13.474 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.677     1.677    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.707     1.707    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     2.589 r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=15, routed)          1.014     3.604    datapath_inst/ch1_2sToPixel_inst/doutb[15]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[27]_P[18])
                                                      3.841     7.445 f  datapath_inst/ch1_2sToPixel_inst/timesSixHundred/P[18]
                         net (fo=6, routed)           1.341     8.786    datapath_inst/ch1_2sToPixel_inst/divideBy2toThe16_16[2]
    SLICE_X30Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.910 f  datapath_inst/ch1_2sToPixel_inst/ltOp_carry_i_9/O
                         net (fo=6, routed)           0.565     9.475    datapath_inst/ch1_2sToPixel_inst/ltOp_carry_i_9_n_0
    SLICE_X29Y16         LUT3 (Prop_lut3_I1_O)        0.124     9.599 r  datapath_inst/ch1_2sToPixel_inst/ltOp_carry__0_i_6/O
                         net (fo=4, routed)           0.404    10.003    datapath_inst/ch1_2sToPixel_inst/ltOp_carry__0_i_6_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I1_O)        0.124    10.127 r  datapath_inst/ch1_2sToPixel_inst/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.127    datapath_inst/ch1_pixel_comp/green_reg[6]_2[0]
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.584 f  datapath_inst/ch1_pixel_comp/gtOp_carry__0/CO[1]
                         net (fo=8, routed)           1.219    11.803    datapath_inst/vsg/green_reg[6][0]
    SLICE_X36Y19         LUT4 (Prop_lut4_I2_O)        0.329    12.132 r  datapath_inst/vsg/red[7]_i_1/O
                         net (fo=1, routed)           0.000    12.132    datapath_inst/sf/D[2]
    SLICE_X36Y19         FDRE                                         r  datapath_inst/sf/red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.474 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.487    14.961    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.474 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.564    15.038    datapath_inst/sf/CLK
    SLICE_X36Y19         FDRE                                         r  datapath_inst/sf/red_reg[7]/C
                         clock pessimism              0.105    15.143    
                         clock uncertainty           -0.234    14.909    
    SLICE_X36Y19         FDRE (Setup_fdre_C_D)        0.031    14.940    datapath_inst/sf/red_reg[7]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -12.132    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.978ns  (required time - arrival time)
  Source:                 datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath_inst/sf/blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.254ns  (logic 5.881ns (57.356%)  route 4.373ns (42.644%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 15.039 - 13.474 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.677     1.677    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.707     1.707    datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     2.589 r  datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=15, routed)          1.014     3.604    datapath_inst/ch1_2sToPixel_inst/doutb[15]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[27]_P[18])
                                                      3.841     7.445 f  datapath_inst/ch1_2sToPixel_inst/timesSixHundred/P[18]
                         net (fo=6, routed)           1.341     8.786    datapath_inst/ch1_2sToPixel_inst/divideBy2toThe16_16[2]
    SLICE_X30Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.910 f  datapath_inst/ch1_2sToPixel_inst/ltOp_carry_i_9/O
                         net (fo=6, routed)           0.565     9.475    datapath_inst/ch1_2sToPixel_inst/ltOp_carry_i_9_n_0
    SLICE_X29Y16         LUT3 (Prop_lut3_I1_O)        0.124     9.599 r  datapath_inst/ch1_2sToPixel_inst/ltOp_carry__0_i_6/O
                         net (fo=4, routed)           0.404    10.003    datapath_inst/ch1_2sToPixel_inst/ltOp_carry__0_i_6_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I1_O)        0.124    10.127 r  datapath_inst/ch1_2sToPixel_inst/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.127    datapath_inst/ch1_pixel_comp/green_reg[6]_2[0]
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.584 r  datapath_inst/ch1_pixel_comp/gtOp_carry__0/CO[1]
                         net (fo=8, routed)           1.048    11.632    datapath_inst/vsg/green_reg[6][0]
    SLICE_X37Y18         LUT4 (Prop_lut4_I2_O)        0.329    11.961 r  datapath_inst/vsg/blue[5]_i_1/O
                         net (fo=1, routed)           0.000    11.961    datapath_inst/sf/blue_reg[6]_0[0]
    SLICE_X37Y18         FDRE                                         r  datapath_inst/sf/blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.474 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.487    14.961    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.474 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.565    15.039    datapath_inst/sf/CLK
    SLICE_X37Y18         FDRE                                         r  datapath_inst/sf/blue_reg[5]/C
                         clock pessimism              0.105    15.144    
                         clock uncertainty           -0.234    14.910    
    SLICE_X37Y18         FDRE (Setup_fdre_C_D)        0.029    14.939    datapath_inst/sf/blue_reg[5]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -11.961    
  -------------------------------------------------------------------
                         slack                                  2.978    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 datapath_inst/vsg/pixelHorz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath_inst/sf/blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.640ns  (logic 1.446ns (18.926%)  route 6.194ns (81.074%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 15.041 - 13.474 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.677     1.677    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.669     1.669    datapath_inst/vsg/CLK
    SLICE_X35Y13         FDRE                                         r  datapath_inst/vsg/pixelHorz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419     2.088 r  datapath_inst/vsg/pixelHorz_reg[2]/Q
                         net (fo=53, routed)          1.907     3.995    datapath_inst/vsg/pixelHorz[2]
    SLICE_X26Y16         LUT3 (Prop_lut3_I0_O)        0.328     4.323 r  datapath_inst/vsg/red[7]_i_49/O
                         net (fo=3, routed)           1.079     5.402    datapath_inst/vsg/red[7]_i_49_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I1_O)        0.327     5.729 r  datapath_inst/vsg/red[7]_i_22/O
                         net (fo=2, routed)           0.507     6.236    datapath_inst/vsg/red[7]_i_22_n_0
    SLICE_X33Y20         LUT5 (Prop_lut5_I4_O)        0.124     6.360 r  datapath_inst/vsg/red[7]_i_8/O
                         net (fo=1, routed)           0.681     7.042    datapath_inst/vsg/red[7]_i_8_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.166 r  datapath_inst/vsg/red[7]_i_3/O
                         net (fo=4, routed)           0.961     8.127    datapath_inst/vsg/red[7]_i_3_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.251 r  datapath_inst/vsg/blue[7]_i_1/O
                         net (fo=6, routed)           1.059     9.309    datapath_inst/sf/blue_reg[7]_1
    SLICE_X36Y17         FDRE                                         r  datapath_inst/sf/blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.474 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.487    14.961    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.474 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.567    15.041    datapath_inst/sf/CLK
    SLICE_X36Y17         FDRE                                         r  datapath_inst/sf/blue_reg[7]/C
                         clock pessimism              0.105    15.146    
                         clock uncertainty           -0.234    14.912    
    SLICE_X36Y17         FDRE (Setup_fdre_C_D)       -0.105    14.807    datapath_inst/sf/blue_reg[7]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             7.809ns  (required time - arrival time)
  Source:                 datapath_inst/hdmi_inst/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath_inst/hdmi_inst/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 2.463ns (45.366%)  route 2.966ns (54.634%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 15.044 - 13.474 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.677     1.677    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.746     1.746    datapath_inst/hdmi_inst/inst/srldly_0/pix_clk
    SLICE_X42Y16         SRL16E                                       r  datapath_inst/hdmi_inst/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     3.374 r  datapath_inst/hdmi_inst/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          1.206     4.580    datapath_inst/hdmi_inst/inst/encb/data_o[1]
    SLICE_X42Y21         LUT2 (Prop_lut2_I1_O)        0.150     4.730 f  datapath_inst/hdmi_inst/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           0.940     5.670    datapath_inst/hdmi_inst/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X43Y16         LUT2 (Prop_lut2_I0_O)        0.353     6.023 f  datapath_inst/hdmi_inst/inst/encb/dout[6]_i_2/O
                         net (fo=1, routed)           0.821     6.843    datapath_inst/hdmi_inst/inst/encb/dout[6]_i_2_n_0
    SLICE_X43Y15         LUT4 (Prop_lut4_I3_O)        0.332     7.175 r  datapath_inst/hdmi_inst/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000     7.175    datapath_inst/hdmi_inst/inst/encb/dout[6]_i_1_n_0
    SLICE_X43Y15         FDCE                                         r  datapath_inst/hdmi_inst/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.474 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.487    14.961    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.784 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.383    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.474 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.570    15.044    datapath_inst/hdmi_inst/inst/encb/pix_clk
    SLICE_X43Y15         FDCE                                         r  datapath_inst/hdmi_inst/inst/encb/dout_reg[6]/C
                         clock pessimism              0.143    15.187    
                         clock uncertainty           -0.234    14.953    
    SLICE_X43Y15         FDCE (Setup_fdce_C_D)        0.031    14.984    datapath_inst/hdmi_inst/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                          -7.175    
  -------------------------------------------------------------------
                         slack                                  7.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 datapath_inst/sf/green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath_inst/hdmi_inst/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.568%)  route 0.130ns (50.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.546     0.546    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.582     0.582    datapath_inst/sf/CLK
    SLICE_X37Y19         FDRE                                         r  datapath_inst/sf/green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.128     0.710 r  datapath_inst/sf/green_reg[7]/Q
                         net (fo=5, routed)           0.130     0.840    datapath_inst/hdmi_inst/inst/srldly_0/data_i[29]
    SLICE_X38Y19         SRL16E                                       r  datapath_inst/hdmi_inst/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.812     0.812    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.849     0.849    datapath_inst/hdmi_inst/inst/srldly_0/pix_clk
    SLICE_X38Y19         SRL16E                                       r  datapath_inst/hdmi_inst/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism             -0.253     0.596    
    SLICE_X38Y19         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129     0.725    datapath_inst/hdmi_inst/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 datapath_inst/sf/green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath_inst/hdmi_inst/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.546     0.546    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.582     0.582    datapath_inst/sf/CLK
    SLICE_X37Y19         FDRE                                         r  datapath_inst/sf/green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  datapath_inst/sf/green_reg[5]/Q
                         net (fo=2, routed)           0.114     0.837    datapath_inst/hdmi_inst/inst/srldly_0/data_i[23]
    SLICE_X38Y19         SRL16E                                       r  datapath_inst/hdmi_inst/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.812     0.812    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.849     0.849    datapath_inst/hdmi_inst/inst/srldly_0/pix_clk
    SLICE_X38Y19         SRL16E                                       r  datapath_inst/hdmi_inst/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism             -0.253     0.596    
    SLICE_X38Y19         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.705    datapath_inst/hdmi_inst/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 datapath_inst/hdmi_inst/inst/encg/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath_inst/hdmi_inst/inst/encg/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.546     0.546    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.583     0.583    datapath_inst/hdmi_inst/inst/encg/pix_clk
    SLICE_X41Y20         FDRE                                         r  datapath_inst/hdmi_inst/inst/encg/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  datapath_inst/hdmi_inst/inst/encg/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.102     0.826    datapath_inst/hdmi_inst/inst/encg/q_m_reg_reg_n_0_[0]
    SLICE_X42Y20         LUT4 (Prop_lut4_I2_O)        0.045     0.871 r  datapath_inst/hdmi_inst/inst/encg/dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.871    datapath_inst/hdmi_inst/inst/encg/dout[0]_i_1__0_n_0
    SLICE_X42Y20         FDCE                                         r  datapath_inst/hdmi_inst/inst/encg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.812     0.812    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.850     0.850    datapath_inst/hdmi_inst/inst/encg/pix_clk
    SLICE_X42Y20         FDCE                                         r  datapath_inst/hdmi_inst/inst/encg/dout_reg[0]/C
                         clock pessimism             -0.253     0.597    
    SLICE_X42Y20         FDCE (Hold_fdce_C_D)         0.120     0.717    datapath_inst/hdmi_inst/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 datapath_inst/sf/blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath_inst/hdmi_inst/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.983%)  route 0.221ns (61.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.546     0.546    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.584     0.584    datapath_inst/sf/CLK
    SLICE_X36Y17         FDRE                                         r  datapath_inst/sf/blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  datapath_inst/sf/blue_reg[7]/Q
                         net (fo=5, routed)           0.221     0.945    datapath_inst/hdmi_inst/inst/srldly_0/data_i[37]
    SLICE_X38Y12         SRL16E                                       r  datapath_inst/hdmi_inst/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.812     0.812    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.855     0.855    datapath_inst/hdmi_inst/inst/srldly_0/pix_clk
    SLICE_X38Y12         SRL16E                                       r  datapath_inst/hdmi_inst/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism             -0.253     0.602    
    SLICE_X38Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.785    datapath_inst/hdmi_inst/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 datapath_inst/sf/green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath_inst/hdmi_inst/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.993%)  route 0.105ns (45.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.546     0.546    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.582     0.582    datapath_inst/sf/CLK
    SLICE_X37Y19         FDRE                                         r  datapath_inst/sf/green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.128     0.710 r  datapath_inst/sf/green_reg[6]/Q
                         net (fo=1, routed)           0.105     0.814    datapath_inst/hdmi_inst/inst/srldly_0/data_i[28]
    SLICE_X38Y19         SRL16E                                       r  datapath_inst/hdmi_inst/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.812     0.812    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.849     0.849    datapath_inst/hdmi_inst/inst/srldly_0/pix_clk
    SLICE_X38Y19         SRL16E                                       r  datapath_inst/hdmi_inst/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism             -0.253     0.596    
    SLICE_X38Y19         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     0.652    datapath_inst/hdmi_inst/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 datapath_inst/hdmi_inst/inst/encr/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath_inst/hdmi_inst/inst/encr/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.546     0.546    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.582     0.582    datapath_inst/hdmi_inst/inst/encr/pix_clk
    SLICE_X41Y22         FDRE                                         r  datapath_inst/hdmi_inst/inst/encr/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  datapath_inst/hdmi_inst/inst/encr/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.096     0.819    datapath_inst/hdmi_inst/inst/encr/q_m_reg_reg_n_0_[1]
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.045     0.864 r  datapath_inst/hdmi_inst/inst/encr/dout[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.864    datapath_inst/hdmi_inst/inst/encr/dout[1]_i_1__1_n_0
    SLICE_X43Y22         FDCE                                         r  datapath_inst/hdmi_inst/inst/encr/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.812     0.812    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.848     0.848    datapath_inst/hdmi_inst/inst/encr/pix_clk
    SLICE_X43Y22         FDCE                                         r  datapath_inst/hdmi_inst/inst/encr/dout_reg[1]/C
                         clock pessimism             -0.253     0.595    
    SLICE_X43Y22         FDCE (Hold_fdce_C_D)         0.092     0.687    datapath_inst/hdmi_inst/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 datapath_inst/hdmi_inst/inst/encg/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath_inst/hdmi_inst/inst/encg/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.546     0.546    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.582     0.582    datapath_inst/hdmi_inst/inst/encg/pix_clk
    SLICE_X41Y21         FDRE                                         r  datapath_inst/hdmi_inst/inst/encg/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  datapath_inst/hdmi_inst/inst/encg/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.097     0.819    datapath_inst/hdmi_inst/inst/encg/q_m_reg_reg_n_0_[3]
    SLICE_X40Y21         LUT5 (Prop_lut5_I2_O)        0.045     0.864 r  datapath_inst/hdmi_inst/inst/encg/dout[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.864    datapath_inst/hdmi_inst/inst/encg/dout[3]_i_1__0_n_0
    SLICE_X40Y21         FDCE                                         r  datapath_inst/hdmi_inst/inst/encg/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.812     0.812    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.849     0.849    datapath_inst/hdmi_inst/inst/encg/pix_clk
    SLICE_X40Y21         FDCE                                         r  datapath_inst/hdmi_inst/inst/encg/dout_reg[3]/C
                         clock pessimism             -0.254     0.595    
    SLICE_X40Y21         FDCE (Hold_fdce_C_D)         0.091     0.686    datapath_inst/hdmi_inst/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 datapath_inst/vsg/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath_inst/vsg/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.189ns (58.380%)  route 0.135ns (41.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.546     0.546    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.586     0.586    datapath_inst/vsg/CLK
    SLICE_X39Y14         FDRE                                         r  datapath_inst/vsg/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  datapath_inst/vsg/v_cnt_reg[0]/Q
                         net (fo=19, routed)          0.135     0.861    datapath_inst/vsg/v_cnt_reg[0]
    SLICE_X38Y14         LUT5 (Prop_lut5_I1_O)        0.048     0.909 r  datapath_inst/vsg/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.909    datapath_inst/vsg/plusOp__0[4]
    SLICE_X38Y14         FDRE                                         r  datapath_inst/vsg/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.812     0.812    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.854     0.854    datapath_inst/vsg/CLK
    SLICE_X38Y14         FDRE                                         r  datapath_inst/vsg/v_cnt_reg[4]/C
                         clock pessimism             -0.255     0.599    
    SLICE_X38Y14         FDRE (Hold_fdre_C_D)         0.131     0.730    datapath_inst/vsg/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 datapath_inst/vsg/vs_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath_inst/hdmi_inst/inst/srldly_0/srl[2].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.486%)  route 0.183ns (56.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.546     0.546    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.586     0.586    datapath_inst/vsg/CLK
    SLICE_X39Y15         FDSE                                         r  datapath_inst/vsg/vs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDSE (Prop_fdse_C_Q)         0.141     0.727 r  datapath_inst/vsg/vs_reg/Q
                         net (fo=2, routed)           0.183     0.910    datapath_inst/hdmi_inst/inst/srldly_0/data_i[2]
    SLICE_X42Y16         SRL16E                                       r  datapath_inst/hdmi_inst/inst/srldly_0/srl[2].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.812     0.812    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.854     0.854    datapath_inst/hdmi_inst/inst/srldly_0/pix_clk
    SLICE_X42Y16         SRL16E                                       r  datapath_inst/hdmi_inst/inst/srldly_0/srl[2].srl16_i/CLK
                         clock pessimism             -0.233     0.621    
    SLICE_X42Y16         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.730    datapath_inst/hdmi_inst/inst/srldly_0/srl[2].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 datapath_inst/hdmi_inst/inst/encr/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            datapath_inst/hdmi_inst/inst/encr/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.623%)  route 0.114ns (35.377%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.546     0.546    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.580     0.580    datapath_inst/hdmi_inst/inst/encr/pix_clk
    SLICE_X42Y23         FDRE                                         r  datapath_inst/hdmi_inst/inst/encr/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDRE (Prop_fdre_C_Q)         0.164     0.744 r  datapath_inst/hdmi_inst/inst/encr/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.114     0.858    datapath_inst/hdmi_inst/inst/encr/q_m_reg_reg_n_0_[3]
    SLICE_X42Y21         LUT4 (Prop_lut4_I2_O)        0.045     0.903 r  datapath_inst/hdmi_inst/inst/encr/dout[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.903    datapath_inst/hdmi_inst/inst/encr/dout[3]_i_1__1_n_0
    SLICE_X42Y21         FDCE                                         r  datapath_inst/hdmi_inst/inst/encr/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.812     0.812    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.849     0.849    datapath_inst/hdmi_inst/inst/encr/pix_clk
    SLICE_X42Y21         FDCE                                         r  datapath_inst/hdmi_inst/inst/encr/dout_reg[3]/C
                         clock pessimism             -0.253     0.596    
    SLICE_X42Y21         FDCE (Hold_fdce_C_D)         0.121     0.717    datapath_inst/hdmi_inst/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.474      10.898     RAMB36_X1Y3      datapath_inst/bram_ch1_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.474      11.318     BUFGCTRL_X0Y0    datapath_inst/vc/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y18     datapath_inst/hdmi_inst/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y17     datapath_inst/hdmi_inst/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y24     datapath_inst/hdmi_inst/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y23     datapath_inst/hdmi_inst/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y20     datapath_inst/hdmi_inst/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y19     datapath_inst/hdmi_inst/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y22     datapath_inst/hdmi_inst/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y21     datapath_inst/hdmi_inst/inst/serial_r/oserdes_s/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.474      199.886    MMCME2_ADV_X0Y0  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y17     datapath_inst/hdmi_inst/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y17     datapath_inst/hdmi_inst/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y22     datapath_inst/hdmi_inst/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y22     datapath_inst/hdmi_inst/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y22     datapath_inst/hdmi_inst/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y22     datapath_inst/hdmi_inst/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y22     datapath_inst/hdmi_inst/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y22     datapath_inst/hdmi_inst/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y22     datapath_inst/hdmi_inst/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y22     datapath_inst/hdmi_inst/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y17     datapath_inst/hdmi_inst/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y17     datapath_inst/hdmi_inst/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y22     datapath_inst/hdmi_inst/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y22     datapath_inst/hdmi_inst/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y22     datapath_inst/hdmi_inst/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y22     datapath_inst/hdmi_inst/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y22     datapath_inst/hdmi_inst/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y22     datapath_inst/hdmi_inst/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y22     datapath_inst/hdmi_inst/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X38Y22     datapath_inst/hdmi_inst/inst/srldly_0/srl[19].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.695       0.540      BUFGCTRL_X0Y1    datapath_inst/vc/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y18     datapath_inst/hdmi_inst/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y17     datapath_inst/hdmi_inst/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y24     datapath_inst/hdmi_inst/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y23     datapath_inst/hdmi_inst/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y20     datapath_inst/hdmi_inst/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y19     datapath_inst/hdmi_inst/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y22     datapath_inst/hdmi_inst/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y21     datapath_inst/hdmi_inst/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.695       1.446      MMCME2_ADV_X0Y0  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.695       210.665    MMCME2_ADV_X0Y0  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { datapath_inst/vc/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         80.000      77.845     BUFGCTRL_X0Y3    datapath_inst/vc/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  datapath_inst/vc/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  datapath_inst/vc/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X0Y0  datapath_inst/vc/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y0  datapath_inst/vc/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_inst/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.811ns  (logic 4.789ns (48.810%)  route 5.022ns (51.190%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.656     5.363    control_inst/clk
    SLICE_X29Y26         FDRE                                         r  control_inst/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.419     5.782 r  control_inst/FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.920     6.702    control_inst/FSM_onehot_state_reg[18]_0[2]
    SLICE_X28Y26         LUT6 (Prop_lut6_I4_O)        0.299     7.001 r  control_inst/an7606convst_OBUF_inst_i_2/O
                         net (fo=17, routed)          0.647     7.648    control_inst/FSM_onehot_state_reg[1]_1
    SLICE_X29Y25         LUT3 (Prop_lut3_I2_O)        0.120     7.768 r  control_inst/an7606cs_OBUF_inst_i_2/O
                         net (fo=33, routed)          1.344     9.112    control_inst/FSM_onehot_state_reg[20]_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.327     9.439 r  control_inst/an7606cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.111    11.551    an7606cs_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.624    15.174 r  an7606cs_OBUF_inst/O
                         net (fo=0)                   0.000    15.174    an7606cs
    V15                                                               r  an7606cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/ch1_curr_reg_inst/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerCh1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.626ns  (logic 4.785ns (49.709%)  route 4.841ns (50.291%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.655     5.362    datapath_inst/ch1_curr_reg_inst/clk
    SLICE_X27Y26         FDRE                                         r  datapath_inst/ch1_curr_reg_inst/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDRE (Prop_fdre_C_Q)         0.456     5.818 f  datapath_inst/ch1_curr_reg_inst/q_reg[11]/Q
                         net (fo=2, routed)           0.969     6.787    datapath_inst/ch1_curr_reg_inst/q_reg_n_0_[11]
    SLICE_X26Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.911 r  datapath_inst/ch1_curr_reg_inst/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.911    datapath_inst/ch1_curr_reg_inst_n_16
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.461 r  datapath_inst/sw1_inferred__1/i__carry__0/CO[3]
                         net (fo=2, routed)           0.922     8.384    datapath_inst/ch1_curr_reg_inst/CO[0]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.124     8.508 r  datapath_inst/ch1_curr_reg_inst/triggerCh1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.950    11.457    triggerCh1_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.531    14.988 r  triggerCh1_OBUF_inst/O
                         net (fo=0)                   0.000    14.988    triggerCh1
    M14                                                               r  triggerCh1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/ch2_curr_reg_inst/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerCh2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.437ns  (logic 4.775ns (50.601%)  route 4.662ns (49.399%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.732     5.439    datapath_inst/ch2_curr_reg_inst/clk
    SLICE_X36Y25         FDRE                                         r  datapath_inst/ch2_curr_reg_inst/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     5.895 f  datapath_inst/ch2_curr_reg_inst/q_reg[8]/Q
                         net (fo=2, routed)           1.037     6.932    datapath_inst/ch2_curr_reg_inst/q_reg_n_0_[8]
    SLICE_X37Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.056 r  datapath_inst/ch2_curr_reg_inst/sw1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.056    datapath_inst/ch2_curr_reg_inst_n_8
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.588 r  datapath_inst/sw1_carry__0/CO[3]
                         net (fo=1, routed)           0.964     8.552    datapath_inst/ch2_last_reg_inst/CO[0]
    SLICE_X36Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.676 r  datapath_inst/ch2_last_reg_inst/triggerCh2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.660    11.337    triggerCh2_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.539    14.876 r  triggerCh2_OBUF_inst/O
                         net (fo=0)                   0.000    14.876    triggerCh2
    M15                                                               r  triggerCh2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_inst/FSM_onehot_state_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606convst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.999ns  (logic 4.395ns (48.841%)  route 4.604ns (51.159%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.657     5.364    control_inst/clk
    SLICE_X31Y27         FDRE                                         r  control_inst/FSM_onehot_state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.456     5.820 r  control_inst/FSM_onehot_state_reg[18]/Q
                         net (fo=6, routed)           1.118     6.939    control_inst/FSM_onehot_state_reg[18]_0[11]
    SLICE_X30Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.063 r  control_inst/an7606rd_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.689     7.752    control_inst/an7606rd_OBUF_inst_i_2_n_0
    SLICE_X28Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.876 r  control_inst/an7606convst_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.432     8.308    control_inst/an7606convst_OBUF_inst_i_3_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.432 r  control_inst/an7606convst_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.364    10.796    an7606convst_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.567    14.363 r  an7606convst_OBUF_inst/O
                         net (fo=0)                   0.000    14.363    an7606convst
    R14                                                               r  an7606convst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_inst/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606rd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.740ns  (logic 4.457ns (50.992%)  route 4.284ns (49.008%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.656     5.363    control_inst/clk
    SLICE_X29Y26         FDRE                                         r  control_inst/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.419     5.782 r  control_inst/FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.920     6.702    control_inst/FSM_onehot_state_reg[18]_0[2]
    SLICE_X28Y26         LUT6 (Prop_lut6_I4_O)        0.299     7.001 r  control_inst/an7606convst_OBUF_inst_i_2/O
                         net (fo=17, routed)          1.059     8.060    control_inst/FSM_onehot_state_reg[1]_1
    SLICE_X30Y28         LUT5 (Prop_lut5_I4_O)        0.124     8.184 r  control_inst/an7606rd_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.305    10.489    an7606rd_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.615    14.104 r  an7606rd_OBUF_inst/O
                         net (fo=0)                   0.000    14.104    an7606rd
    Y17                                                               r  an7606rd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606reset
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.574ns  (logic 4.078ns (62.025%)  route 2.497ns (37.975%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.656     5.363    control_inst/clk
    SLICE_X31Y26         FDRE                                         r  control_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.456     5.819 r  control_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           2.497     8.316    an7606reset_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         3.622    11.937 r  an7606reset_OBUF_inst/O
                         net (fo=0)                   0.000    11.937    an7606reset
    Y16                                                               r  an7606reset (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606reset
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.463ns (66.207%)  route 0.747ns (33.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.551     1.501    control_inst/clk
    SLICE_X31Y26         FDRE                                         r  control_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  control_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.747     2.389    an7606reset_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         1.322     3.711 r  an7606reset_OBUF_inst/O
                         net (fo=0)                   0.000     3.711    an7606reset
    Y16                                                               r  an7606reset (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_inst/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606convst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.271ns  (logic 1.454ns (64.013%)  route 0.817ns (35.987%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.553     1.503    control_inst/clk
    SLICE_X29Y28         FDRE                                         r  control_inst/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  control_inst/FSM_onehot_state_reg[12]/Q
                         net (fo=5, routed)           0.135     1.780    control_inst/FSM_onehot_state_reg_n_0_[12]
    SLICE_X30Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  control_inst/an7606convst_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.682     2.506    an7606convst_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.268     3.774 r  an7606convst_OBUF_inst/O
                         net (fo=0)                   0.000     3.774    an7606convst
    R14                                                               r  an7606convst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_inst/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606rd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.501ns (65.794%)  route 0.780ns (34.206%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.553     1.503    control_inst/clk
    SLICE_X29Y28         FDRE                                         r  control_inst/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  control_inst/FSM_onehot_state_reg[12]/Q
                         net (fo=5, routed)           0.133     1.778    control_inst/FSM_onehot_state_reg_n_0_[12]
    SLICE_X30Y28         LUT5 (Prop_lut5_I2_O)        0.045     1.823 r  control_inst/an7606rd_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.647     2.470    an7606rd_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.315     3.785 r  an7606rd_OBUF_inst/O
                         net (fo=0)                   0.000     3.785    an7606rd
    Y17                                                               r  an7606rd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_inst/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an7606cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.533ns (66.852%)  route 0.760ns (33.148%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.553     1.503    control_inst/clk
    SLICE_X30Y28         FDRE                                         r  control_inst/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  control_inst/FSM_onehot_state_reg[8]/Q
                         net (fo=4, routed)           0.192     1.859    control_inst/FSM_onehot_state_reg[18]_0[4]
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.904 r  control_inst/an7606cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.568     2.472    an7606cs_OBUF
    V15                  OBUF (Prop_obuf_I_O)         1.324     3.796 r  an7606cs_OBUF_inst/O
                         net (fo=0)                   0.000     3.796    an7606cs
    V15                                                               r  an7606cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/ch2_last_reg_inst/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerCh2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.442ns  (logic 1.467ns (60.058%)  route 0.976ns (39.942%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.577     1.527    datapath_inst/ch2_last_reg_inst/clk
    SLICE_X36Y25         FDRE                                         r  datapath_inst/ch2_last_reg_inst/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  datapath_inst/ch2_last_reg_inst/q_reg[15]/Q
                         net (fo=1, routed)           0.215     1.870    datapath_inst/ch2_last_reg_inst/q_reg_n_0_[15]
    SLICE_X36Y25         LUT2 (Prop_lut2_I0_O)        0.099     1.969 r  datapath_inst/ch2_last_reg_inst/triggerCh2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.760     2.730    triggerCh2_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.240     3.970 r  triggerCh2_OBUF_inst/O
                         net (fo=0)                   0.000     3.970    triggerCh2
    M15                                                               r  triggerCh2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/ch1_last_reg_inst/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerCh1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.538ns  (logic 1.441ns (56.784%)  route 1.097ns (43.216%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.551     1.501    datapath_inst/ch1_last_reg_inst/clk
    SLICE_X28Y26         FDRE                                         r  datapath_inst/ch1_last_reg_inst/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  datapath_inst/ch1_last_reg_inst/q_reg[15]/Q
                         net (fo=2, routed)           0.163     1.828    datapath_inst/ch1_curr_reg_inst/q[0]
    SLICE_X28Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.873 r  datapath_inst/ch1_curr_reg_inst/triggerCh1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.934     2.807    triggerCh1_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.232     4.039 r  triggerCh1_OBUF_inst/O
                         net (fo=0)                   0.000     4.039    triggerCh1
    M14                                                               r  triggerCh1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath_inst/hdmi_inst/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.347ns  (logic 2.346ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.677     1.677    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.766     1.766    datapath_inst/hdmi_inst/inst/serial_b/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  datapath_inst/hdmi_inst/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.238 r  datapath_inst/hdmi_inst/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.239    datapath_inst/hdmi_inst/inst/TMDSINT_0
    V20                  OBUFDS (Prop_obufds_I_OB)    1.874     4.113 r  datapath_inst/hdmi_inst/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     4.113    tmdsDataN[0]
    W20                                                               r  tmdsDataN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/hdmi_inst/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.346ns  (logic 2.345ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.677     1.677    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.766     1.766    datapath_inst/hdmi_inst/inst/serial_b/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  datapath_inst/hdmi_inst/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.238 r  datapath_inst/hdmi_inst/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.239    datapath_inst/hdmi_inst/inst/TMDSINT_0
    V20                  OBUFDS (Prop_obufds_I_O)     1.873     4.112 r  datapath_inst/hdmi_inst/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     4.112    tmdsDataP[0]
    V20                                                               r  tmdsDataP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/hdmi_inst/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.351ns  (logic 2.350ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.677     1.677    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.760     1.760    datapath_inst/hdmi_inst/inst/serial_r/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  datapath_inst/hdmi_inst/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.232 r  datapath_inst/hdmi_inst/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.233    datapath_inst/hdmi_inst/inst/TMDSINT_2
    N20                  OBUFDS (Prop_obufds_I_OB)    1.878     4.111 r  datapath_inst/hdmi_inst/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     4.111    tmdsDataN[2]
    P20                                                               r  tmdsDataN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/hdmi_inst/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.350ns  (logic 2.349ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.677     1.677    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.760     1.760    datapath_inst/hdmi_inst/inst/serial_r/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  datapath_inst/hdmi_inst/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.232 r  datapath_inst/hdmi_inst/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.233    datapath_inst/hdmi_inst/inst/TMDSINT_2
    N20                  OBUFDS (Prop_obufds_I_O)     1.877     4.110 r  datapath_inst/hdmi_inst/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     4.110    tmdsDataP[2]
    N20                                                               r  tmdsDataP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/hdmi_inst/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsClkN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.349ns  (logic 2.348ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.677     1.677    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.758     1.758    datapath_inst/hdmi_inst/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  datapath_inst/hdmi_inst/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.230 r  datapath_inst/hdmi_inst/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.231    datapath_inst/hdmi_inst/inst/tmdsclk
    N18                  OBUFDS (Prop_obufds_I_OB)    1.876     4.107 r  datapath_inst/hdmi_inst/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     4.107    tmdsClkN
    P19                                                               r  tmdsClkN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/hdmi_inst/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsClkP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.348ns  (logic 2.347ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.677     1.677    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.758     1.758    datapath_inst/hdmi_inst/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  datapath_inst/hdmi_inst/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.230 r  datapath_inst/hdmi_inst/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.231    datapath_inst/hdmi_inst/inst/tmdsclk
    N18                  OBUFDS (Prop_obufds_I_O)     1.875     4.106 r  datapath_inst/hdmi_inst/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     4.106    tmdsClkP
    N18                                                               r  tmdsClkP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/hdmi_inst/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.339ns  (logic 2.338ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.677     1.677    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.762     1.762    datapath_inst/hdmi_inst/inst/serial_g/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  datapath_inst/hdmi_inst/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.234 r  datapath_inst/hdmi_inst/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.235    datapath_inst/hdmi_inst/inst/TMDSINT_1
    T20                  OBUFDS (Prop_obufds_I_OB)    1.866     4.102 r  datapath_inst/hdmi_inst/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     4.102    tmdsDataN[1]
    U20                                                               r  tmdsDataN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/hdmi_inst/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.338ns  (logic 2.337ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.677     1.677    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.762     1.762    datapath_inst/hdmi_inst/inst/serial_g/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  datapath_inst/hdmi_inst/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.234 r  datapath_inst/hdmi_inst/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.235    datapath_inst/hdmi_inst/inst/TMDSINT_1
    T20                  OBUFDS (Prop_obufds_I_O)     1.865     4.101 r  datapath_inst/hdmi_inst/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     4.101    tmdsDataP[1]
    T20                                                               r  tmdsDataP[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath_inst/hdmi_inst/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.992ns  (logic 0.991ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.546     0.546    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.576     0.576    datapath_inst/hdmi_inst/inst/serial_g/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  datapath_inst/hdmi_inst/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.753 r  datapath_inst/hdmi_inst/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.754    datapath_inst/hdmi_inst/inst/TMDSINT_1
    T20                  OBUFDS (Prop_obufds_I_O)     0.814     1.568 r  datapath_inst/hdmi_inst/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.568    tmdsDataP[1]
    T20                                                               r  tmdsDataP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/hdmi_inst/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.993ns  (logic 0.992ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.546     0.546    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.576     0.576    datapath_inst/hdmi_inst/inst/serial_g/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  datapath_inst/hdmi_inst/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.753 r  datapath_inst/hdmi_inst/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.754    datapath_inst/hdmi_inst/inst/TMDSINT_1
    T20                  OBUFDS (Prop_obufds_I_OB)    0.815     1.569 r  datapath_inst/hdmi_inst/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.569    tmdsDataN[1]
    U20                                                               r  tmdsDataN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/hdmi_inst/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsClkP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.002ns  (logic 1.001ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.546     0.546    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.575    datapath_inst/hdmi_inst/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  datapath_inst/hdmi_inst/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.752 r  datapath_inst/hdmi_inst/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.753    datapath_inst/hdmi_inst/inst/tmdsclk
    N18                  OBUFDS (Prop_obufds_I_O)     0.824     1.576 r  datapath_inst/hdmi_inst/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.576    tmdsClkP
    N18                                                               r  tmdsClkP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/hdmi_inst/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.999ns  (logic 0.998ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.546     0.546    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.578     0.578    datapath_inst/hdmi_inst/inst/serial_b/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  datapath_inst/hdmi_inst/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.755 r  datapath_inst/hdmi_inst/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.756    datapath_inst/hdmi_inst/inst/TMDSINT_0
    V20                  OBUFDS (Prop_obufds_I_O)     0.821     1.577 r  datapath_inst/hdmi_inst/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.577    tmdsDataP[0]
    V20                                                               r  tmdsDataP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/hdmi_inst/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsClkN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.003ns  (logic 1.002ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.546     0.546    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.575    datapath_inst/hdmi_inst/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  datapath_inst/hdmi_inst/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.752 r  datapath_inst/hdmi_inst/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.753    datapath_inst/hdmi_inst/inst/tmdsclk
    N18                  OBUFDS (Prop_obufds_I_OB)    0.825     1.577 r  datapath_inst/hdmi_inst/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.577    tmdsClkN
    P19                                                               r  tmdsClkN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/hdmi_inst/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.000ns  (logic 0.999ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.546     0.546    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.578     0.578    datapath_inst/hdmi_inst/inst/serial_b/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  datapath_inst/hdmi_inst/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.755 r  datapath_inst/hdmi_inst/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.756    datapath_inst/hdmi_inst/inst/TMDSINT_0
    V20                  OBUFDS (Prop_obufds_I_OB)    0.822     1.578 r  datapath_inst/hdmi_inst/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.578    tmdsDataN[0]
    W20                                                               r  tmdsDataN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/hdmi_inst/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.004ns  (logic 1.003ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.546     0.546    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.575    datapath_inst/hdmi_inst/inst/serial_r/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  datapath_inst/hdmi_inst/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.752 r  datapath_inst/hdmi_inst/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.753    datapath_inst/hdmi_inst/inst/TMDSINT_2
    N20                  OBUFDS (Prop_obufds_I_O)     0.826     1.578 r  datapath_inst/hdmi_inst/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.578    tmdsDataP[2]
    N20                                                               r  tmdsDataP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/hdmi_inst/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.005ns  (logic 1.004ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.546     0.546    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    datapath_inst/vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath_inst/vc/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.575    datapath_inst/hdmi_inst/inst/serial_r/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  datapath_inst/hdmi_inst/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.752 r  datapath_inst/hdmi_inst/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.753    datapath_inst/hdmi_inst/inst/TMDSINT_2
    N20                  OBUFDS (Prop_obufds_I_OB)    0.827     1.579 r  datapath_inst/hdmi_inst/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.579    tmdsDataN[2]
    P20                                                               r  tmdsDataN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath_inst/vc/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            datapath_inst/vc/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.783ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     40.000    40.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.677    41.677    datapath_inst/vc/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538    38.139 f  datapath_inst/vc/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760    39.899    datapath_inst/vc/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    40.000 f  datapath_inst/vc/inst/clkf_buf/O
                         net (fo=1, routed)           1.677    41.677    datapath_inst/vc/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  datapath_inst/vc/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath_inst/vc/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            datapath_inst/vc/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.783ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.546     0.546    datapath_inst/vc/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    datapath_inst/vc/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath_inst/vc/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    datapath_inst/vc/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  datapath_inst/vc/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           205 Endpoints
Min Delay           205 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            control_inst/FSM_onehot_state_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.417ns  (logic 1.601ns (24.947%)  route 4.816ns (75.053%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=9, routed)           2.179     3.656    datapath_inst/sample_counter_inst/resetn_IBUF
    SLICE_X36Y27         LUT1 (Prop_lut1_I0_O)        0.124     3.780 r  datapath_inst/sample_counter_inst/hdmi_inst_i_1/O
                         net (fo=166, routed)         2.637     6.417    control_inst/SR[0]
    SLICE_X30Y28         FDRE                                         r  control_inst/FSM_onehot_state_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.487     4.917    control_inst/clk
    SLICE_X30Y28         FDRE                                         r  control_inst/FSM_onehot_state_reg[8]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            control_inst/FSM_onehot_state_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.417ns  (logic 1.601ns (24.947%)  route 4.816ns (75.053%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=9, routed)           2.179     3.656    datapath_inst/sample_counter_inst/resetn_IBUF
    SLICE_X36Y27         LUT1 (Prop_lut1_I0_O)        0.124     3.780 r  datapath_inst/sample_counter_inst/hdmi_inst_i_1/O
                         net (fo=166, routed)         2.637     6.417    control_inst/SR[0]
    SLICE_X30Y28         FDRE                                         r  control_inst/FSM_onehot_state_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.487     4.917    control_inst/clk
    SLICE_X30Y28         FDRE                                         r  control_inst/FSM_onehot_state_reg[9]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath_inst/long_counter_inst/tmp_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.135ns  (logic 1.601ns (26.092%)  route 4.534ns (73.908%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=9, routed)           2.179     3.656    datapath_inst/sample_counter_inst/resetn_IBUF
    SLICE_X36Y27         LUT1 (Prop_lut1_I0_O)        0.124     3.780 r  datapath_inst/sample_counter_inst/hdmi_inst_i_1/O
                         net (fo=166, routed)         2.356     6.135    datapath_inst/long_counter_inst/rst
    SLICE_X30Y25         FDRE                                         r  datapath_inst/long_counter_inst/tmp_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.482     4.912    datapath_inst/long_counter_inst/clk
    SLICE_X30Y25         FDRE                                         r  datapath_inst/long_counter_inst/tmp_reg[14]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath_inst/long_counter_inst/tmp_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.135ns  (logic 1.601ns (26.092%)  route 4.534ns (73.908%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=9, routed)           2.179     3.656    datapath_inst/sample_counter_inst/resetn_IBUF
    SLICE_X36Y27         LUT1 (Prop_lut1_I0_O)        0.124     3.780 r  datapath_inst/sample_counter_inst/hdmi_inst_i_1/O
                         net (fo=166, routed)         2.356     6.135    datapath_inst/long_counter_inst/rst
    SLICE_X30Y25         FDRE                                         r  datapath_inst/long_counter_inst/tmp_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.482     4.912    datapath_inst/long_counter_inst/clk
    SLICE_X30Y25         FDRE                                         r  datapath_inst/long_counter_inst/tmp_reg[15]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath_inst/long_counter_inst/tmp_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.135ns  (logic 1.601ns (26.092%)  route 4.534ns (73.908%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=9, routed)           2.179     3.656    datapath_inst/sample_counter_inst/resetn_IBUF
    SLICE_X36Y27         LUT1 (Prop_lut1_I0_O)        0.124     3.780 r  datapath_inst/sample_counter_inst/hdmi_inst_i_1/O
                         net (fo=166, routed)         2.356     6.135    datapath_inst/long_counter_inst/rst
    SLICE_X30Y25         FDRE                                         r  datapath_inst/long_counter_inst/tmp_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.482     4.912    datapath_inst/long_counter_inst/clk
    SLICE_X30Y25         FDRE                                         r  datapath_inst/long_counter_inst/tmp_reg[16]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath_inst/long_counter_inst/tmp_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.135ns  (logic 1.601ns (26.092%)  route 4.534ns (73.908%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=9, routed)           2.179     3.656    datapath_inst/sample_counter_inst/resetn_IBUF
    SLICE_X36Y27         LUT1 (Prop_lut1_I0_O)        0.124     3.780 r  datapath_inst/sample_counter_inst/hdmi_inst_i_1/O
                         net (fo=166, routed)         2.356     6.135    datapath_inst/long_counter_inst/rst
    SLICE_X30Y25         FDRE                                         r  datapath_inst/long_counter_inst/tmp_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.482     4.912    datapath_inst/long_counter_inst/clk
    SLICE_X30Y25         FDRE                                         r  datapath_inst/long_counter_inst/tmp_reg[17]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            control_inst/FSM_onehot_state_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.996ns  (logic 1.601ns (26.699%)  route 4.395ns (73.301%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=9, routed)           2.179     3.656    datapath_inst/sample_counter_inst/resetn_IBUF
    SLICE_X36Y27         LUT1 (Prop_lut1_I0_O)        0.124     3.780 r  datapath_inst/sample_counter_inst/hdmi_inst_i_1/O
                         net (fo=166, routed)         2.216     5.996    control_inst/SR[0]
    SLICE_X29Y25         FDRE                                         r  control_inst/FSM_onehot_state_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.482     4.912    control_inst/clk
    SLICE_X29Y25         FDRE                                         r  control_inst/FSM_onehot_state_reg[19]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            control_inst/FSM_onehot_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.996ns  (logic 1.601ns (26.699%)  route 4.395ns (73.301%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=9, routed)           2.179     3.656    datapath_inst/sample_counter_inst/resetn_IBUF
    SLICE_X36Y27         LUT1 (Prop_lut1_I0_O)        0.124     3.780 r  datapath_inst/sample_counter_inst/hdmi_inst_i_1/O
                         net (fo=166, routed)         2.216     5.996    control_inst/SR[0]
    SLICE_X29Y25         FDRE                                         r  control_inst/FSM_onehot_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.482     4.912    control_inst/clk
    SLICE_X29Y25         FDRE                                         r  control_inst/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            control_inst/FSM_onehot_state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.996ns  (logic 1.601ns (26.699%)  route 4.395ns (73.301%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=9, routed)           2.179     3.656    datapath_inst/sample_counter_inst/resetn_IBUF
    SLICE_X36Y27         LUT1 (Prop_lut1_I0_O)        0.124     3.780 r  datapath_inst/sample_counter_inst/hdmi_inst_i_1/O
                         net (fo=166, routed)         2.216     5.996    control_inst/SR[0]
    SLICE_X29Y25         FDRE                                         r  control_inst/FSM_onehot_state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.482     4.912    control_inst/clk
    SLICE_X29Y25         FDRE                                         r  control_inst/FSM_onehot_state_reg[5]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath_inst/sample_counter_inst/tmp_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.996ns  (logic 1.601ns (26.699%)  route 4.395ns (73.301%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=9, routed)           2.179     3.656    datapath_inst/sample_counter_inst/resetn_IBUF
    SLICE_X36Y27         LUT1 (Prop_lut1_I0_O)        0.124     3.780 r  datapath_inst/sample_counter_inst/hdmi_inst_i_1/O
                         net (fo=166, routed)         2.216     5.996    datapath_inst/sample_counter_inst/rst
    SLICE_X28Y25         FDRE                                         r  datapath_inst/sample_counter_inst/tmp_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.482     4.912    datapath_inst/sample_counter_inst/clk
    SLICE_X28Y25         FDRE                                         r  datapath_inst/sample_counter_inst/tmp_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 an7606data[0]
                            (input port)
  Destination:            datapath_inst/ch2_curr_reg_inst/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.324ns (42.424%)  route 0.440ns (57.576%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  an7606data[0] (IN)
                         net (fo=0)                   0.000     0.000    an7606data[0]
    U15                  IBUF (Prop_ibuf_I_O)         0.324     0.324 r  an7606data_IBUF[0]_inst/O
                         net (fo=3, routed)           0.440     0.764    datapath_inst/ch2_curr_reg_inst/D[0]
    SLICE_X37Y24         FDRE                                         r  datapath_inst/ch2_curr_reg_inst/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.843     2.041    datapath_inst/ch2_curr_reg_inst/clk
    SLICE_X37Y24         FDRE                                         r  datapath_inst/ch2_curr_reg_inst/q_reg[0]/C

Slack:                    inf
  Source:                 an7606data[4]
                            (input port)
  Destination:            datapath_inst/ch2_curr_reg_inst/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.292ns (36.962%)  route 0.499ns (63.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  an7606data[4] (IN)
                         net (fo=0)                   0.000     0.000    an7606data[4]
    U17                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  an7606data_IBUF[4]_inst/O
                         net (fo=3, routed)           0.499     0.791    datapath_inst/ch2_curr_reg_inst/D[4]
    SLICE_X37Y24         FDRE                                         r  datapath_inst/ch2_curr_reg_inst/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.843     2.041    datapath_inst/ch2_curr_reg_inst/clk
    SLICE_X37Y24         FDRE                                         r  datapath_inst/ch2_curr_reg_inst/q_reg[4]/C

Slack:                    inf
  Source:                 an7606data[1]
                            (input port)
  Destination:            datapath_inst/ch2_curr_reg_inst/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.328ns (41.220%)  route 0.468ns (58.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  an7606data[1] (IN)
                         net (fo=0)                   0.000     0.000    an7606data[1]
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  an7606data_IBUF[1]_inst/O
                         net (fo=3, routed)           0.468     0.796    datapath_inst/ch2_curr_reg_inst/D[1]
    SLICE_X37Y24         FDRE                                         r  datapath_inst/ch2_curr_reg_inst/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.843     2.041    datapath_inst/ch2_curr_reg_inst/clk
    SLICE_X37Y24         FDRE                                         r  datapath_inst/ch2_curr_reg_inst/q_reg[1]/C

Slack:                    inf
  Source:                 an7606data[9]
                            (input port)
  Destination:            datapath_inst/ch2_curr_reg_inst/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.276ns (33.815%)  route 0.540ns (66.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  an7606data[9] (IN)
                         net (fo=0)                   0.000     0.000    an7606data[9]
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  an7606data_IBUF[9]_inst/O
                         net (fo=3, routed)           0.540     0.816    datapath_inst/ch2_curr_reg_inst/D[9]
    SLICE_X36Y25         FDRE                                         r  datapath_inst/ch2_curr_reg_inst/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.843     2.041    datapath_inst/ch2_curr_reg_inst/clk
    SLICE_X36Y25         FDRE                                         r  datapath_inst/ch2_curr_reg_inst/q_reg[9]/C

Slack:                    inf
  Source:                 an7606data[6]
                            (input port)
  Destination:            datapath_inst/ch2_curr_reg_inst/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.835ns  (logic 0.240ns (28.766%)  route 0.595ns (71.234%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  an7606data[6] (IN)
                         net (fo=0)                   0.000     0.000    an7606data[6]
    V18                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  an7606data_IBUF[6]_inst/O
                         net (fo=3, routed)           0.595     0.835    datapath_inst/ch2_curr_reg_inst/D[6]
    SLICE_X37Y23         FDRE                                         r  datapath_inst/ch2_curr_reg_inst/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.844     2.042    datapath_inst/ch2_curr_reg_inst/clk
    SLICE_X37Y23         FDRE                                         r  datapath_inst/ch2_curr_reg_inst/q_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            btnLast_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.226ns (26.811%)  route 0.616ns (73.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T17                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           0.616     0.842    btn_IBUF[1]
    SLICE_X36Y27         FDRE                                         r  btnLast_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.846     2.044    clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  btnLast_reg[1]/C

Slack:                    inf
  Source:                 an7606data[7]
                            (input port)
  Destination:            datapath_inst/ch2_curr_reg_inst/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.244ns (28.196%)  route 0.620ns (71.804%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  an7606data[7] (IN)
                         net (fo=0)                   0.000     0.000    an7606data[7]
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  an7606data_IBUF[7]_inst/O
                         net (fo=3, routed)           0.620     0.864    datapath_inst/ch2_curr_reg_inst/D[7]
    SLICE_X37Y23         FDRE                                         r  datapath_inst/ch2_curr_reg_inst/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.844     2.042    datapath_inst/ch2_curr_reg_inst/clk
    SLICE_X37Y23         FDRE                                         r  datapath_inst/ch2_curr_reg_inst/q_reg[7]/C

Slack:                    inf
  Source:                 an7606data[13]
                            (input port)
  Destination:            datapath_inst/ch2_curr_reg_inst/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.906ns  (logic 0.300ns (33.111%)  route 0.606ns (66.889%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  an7606data[13] (IN)
                         net (fo=0)                   0.000     0.000    an7606data[13]
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  an7606data_IBUF[13]_inst/O
                         net (fo=3, routed)           0.606     0.906    datapath_inst/ch2_curr_reg_inst/D[13]
    SLICE_X37Y25         FDRE                                         r  datapath_inst/ch2_curr_reg_inst/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.843     2.041    datapath_inst/ch2_curr_reg_inst/clk
    SLICE_X37Y25         FDRE                                         r  datapath_inst/ch2_curr_reg_inst/q_reg[13]/C

Slack:                    inf
  Source:                 an7606data[10]
                            (input port)
  Destination:            datapath_inst/ch2_curr_reg_inst/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.287ns (31.493%)  route 0.623ns (68.507%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  an7606data[10] (IN)
                         net (fo=0)                   0.000     0.000    an7606data[10]
    V13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  an7606data_IBUF[10]_inst/O
                         net (fo=3, routed)           0.623     0.910    datapath_inst/ch2_curr_reg_inst/D[10]
    SLICE_X37Y25         FDRE                                         r  datapath_inst/ch2_curr_reg_inst/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.843     2.041    datapath_inst/ch2_curr_reg_inst/clk
    SLICE_X37Y25         FDRE                                         r  datapath_inst/ch2_curr_reg_inst/q_reg[10]/C

Slack:                    inf
  Source:                 an7606data[11]
                            (input port)
  Destination:            datapath_inst/ch2_curr_reg_inst/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.287ns (30.944%)  route 0.641ns (69.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  an7606data[11] (IN)
                         net (fo=0)                   0.000     0.000    an7606data[11]
    U13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  an7606data_IBUF[11]_inst/O
                         net (fo=3, routed)           0.641     0.928    datapath_inst/ch2_curr_reg_inst/D[11]
    SLICE_X37Y25         FDRE                                         r  datapath_inst/ch2_curr_reg_inst/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.843     2.041    datapath_inst/ch2_curr_reg_inst/clk
    SLICE_X37Y25         FDRE                                         r  datapath_inst/ch2_curr_reg_inst/q_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           108 Endpoints
Min Delay           108 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath_inst/hdmi_inst/inst/encr/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.056ns  (logic 1.601ns (19.870%)  route 6.455ns (80.130%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  resetn_IBUF_inst/O
                         net (fo=9, routed)           3.195     4.672    datapath_inst/hdmi_inst/inst/encr/lopt
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.124     4.796 f  datapath_inst/hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.260     8.056    datapath_inst/hdmi_inst/inst/encr/AR[0]
    SLICE_X42Y27         FDCE                                         f  datapath_inst/hdmi_inst/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.487     1.487    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.562     1.562    datapath_inst/hdmi_inst/inst/encr/pix_clk
    SLICE_X42Y27         FDCE                                         r  datapath_inst/hdmi_inst/inst/encr/cnt_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath_inst/hdmi_inst/inst/encr/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.006ns  (logic 1.601ns (19.995%)  route 6.405ns (80.005%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  resetn_IBUF_inst/O
                         net (fo=9, routed)           3.195     4.672    datapath_inst/hdmi_inst/inst/encr/lopt
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.124     4.796 f  datapath_inst/hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.210     8.006    datapath_inst/hdmi_inst/inst/encr/AR[0]
    SLICE_X41Y27         FDCE                                         f  datapath_inst/hdmi_inst/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.487     1.487    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.562     1.562    datapath_inst/hdmi_inst/inst/encr/pix_clk
    SLICE_X41Y27         FDCE                                         r  datapath_inst/hdmi_inst/inst/encr/cnt_reg[3]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath_inst/hdmi_inst/inst/serial_clk/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.871ns  (logic 1.601ns (20.337%)  route 6.271ns (79.663%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=9, routed)           3.195     4.672    datapath_inst/hdmi_inst/inst/encr/lopt
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.124     4.796 r  datapath_inst/hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.075     7.871    datapath_inst/hdmi_inst/inst/serial_clk/AR[0]
    OLOGIC_X0Y24         OSERDESE2                                    r  datapath_inst/hdmi_inst/inst/serial_clk/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.487     1.487    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.543     1.543    datapath_inst/hdmi_inst/inst/serial_clk/pix_clk
    OLOGIC_X0Y24         OSERDESE2                                    r  datapath_inst/hdmi_inst/inst/serial_clk/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath_inst/hdmi_inst/inst/encr/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.855ns  (logic 1.601ns (20.378%)  route 6.255ns (79.622%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  resetn_IBUF_inst/O
                         net (fo=9, routed)           3.195     4.672    datapath_inst/hdmi_inst/inst/encr/lopt
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.124     4.796 f  datapath_inst/hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.059     7.855    datapath_inst/hdmi_inst/inst/encr/AR[0]
    SLICE_X41Y26         FDCE                                         f  datapath_inst/hdmi_inst/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.487     1.487    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.561     1.561    datapath_inst/hdmi_inst/inst/encr/pix_clk
    SLICE_X41Y26         FDCE                                         r  datapath_inst/hdmi_inst/inst/encr/cnt_reg[4]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath_inst/hdmi_inst/inst/serial_clk/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.733ns  (logic 1.601ns (20.701%)  route 6.132ns (79.299%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=9, routed)           3.195     4.672    datapath_inst/hdmi_inst/inst/encr/lopt
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.124     4.796 r  datapath_inst/hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.937     7.733    datapath_inst/hdmi_inst/inst/serial_clk/AR[0]
    OLOGIC_X0Y23         OSERDESE2                                    r  datapath_inst/hdmi_inst/inst/serial_clk/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.487     1.487    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.543     1.543    datapath_inst/hdmi_inst/inst/serial_clk/pix_clk
    OLOGIC_X0Y23         OSERDESE2                                    r  datapath_inst/hdmi_inst/inst/serial_clk/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath_inst/hdmi_inst/inst/encr/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.714ns  (logic 1.601ns (20.753%)  route 6.113ns (79.247%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  resetn_IBUF_inst/O
                         net (fo=9, routed)           3.195     4.672    datapath_inst/hdmi_inst/inst/encr/lopt
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.124     4.796 f  datapath_inst/hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.918     7.714    datapath_inst/hdmi_inst/inst/encr/AR[0]
    SLICE_X42Y26         FDCE                                         f  datapath_inst/hdmi_inst/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.487     1.487    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.561     1.561    datapath_inst/hdmi_inst/inst/encr/pix_clk
    SLICE_X42Y26         FDCE                                         r  datapath_inst/hdmi_inst/inst/encr/cnt_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath_inst/hdmi_inst/inst/serial_r/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.585ns  (logic 1.601ns (21.106%)  route 5.984ns (78.894%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=9, routed)           3.195     4.672    datapath_inst/hdmi_inst/inst/encr/lopt
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.124     4.796 r  datapath_inst/hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.789     7.585    datapath_inst/hdmi_inst/inst/serial_r/AR[0]
    OLOGIC_X0Y22         OSERDESE2                                    r  datapath_inst/hdmi_inst/inst/serial_r/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.487     1.487    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.545     1.545    datapath_inst/hdmi_inst/inst/serial_r/pix_clk
    OLOGIC_X0Y22         OSERDESE2                                    r  datapath_inst/hdmi_inst/inst/serial_r/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath_inst/hdmi_inst/inst/serial_r/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.436ns  (logic 1.601ns (21.526%)  route 5.836ns (78.474%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=9, routed)           3.195     4.672    datapath_inst/hdmi_inst/inst/encr/lopt
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.124     4.796 r  datapath_inst/hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.640     7.436    datapath_inst/hdmi_inst/inst/serial_r/AR[0]
    OLOGIC_X0Y21         OSERDESE2                                    r  datapath_inst/hdmi_inst/inst/serial_r/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.487     1.487    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.545     1.545    datapath_inst/hdmi_inst/inst/serial_r/pix_clk
    OLOGIC_X0Y21         OSERDESE2                                    r  datapath_inst/hdmi_inst/inst/serial_r/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath_inst/hdmi_inst/inst/encr/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.396ns  (logic 1.601ns (21.644%)  route 5.795ns (78.356%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  resetn_IBUF_inst/O
                         net (fo=9, routed)           3.195     4.672    datapath_inst/hdmi_inst/inst/encr/lopt
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.124     4.796 f  datapath_inst/hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.600     7.396    datapath_inst/hdmi_inst/inst/encr/AR[0]
    SLICE_X42Y24         FDCE                                         f  datapath_inst/hdmi_inst/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.487     1.487    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.559     1.559    datapath_inst/hdmi_inst/inst/encr/pix_clk
    SLICE_X42Y24         FDCE                                         r  datapath_inst/hdmi_inst/inst/encr/dout_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            datapath_inst/hdmi_inst/inst/encr/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.396ns  (logic 1.601ns (21.644%)  route 5.795ns (78.356%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  resetn_IBUF_inst/O
                         net (fo=9, routed)           3.195     4.672    datapath_inst/hdmi_inst/inst/encr/lopt
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.124     4.796 f  datapath_inst/hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.600     7.396    datapath_inst/hdmi_inst/inst/encr/AR[0]
    SLICE_X42Y24         FDCE                                         f  datapath_inst/hdmi_inst/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.487     1.487    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         1.559     1.559    datapath_inst/hdmi_inst/inst/encr/pix_clk
    SLICE_X42Y24         FDCE                                         r  datapath_inst/hdmi_inst/inst/encr/dout_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            datapath_inst/hdmi_inst/inst/encb/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.045ns (6.391%)  route 0.659ns (93.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.427     0.427    datapath_inst/hdmi_inst/inst/encr/pix_clk_locked
    SLICE_X43Y8          LUT2 (Prop_lut2_I1_O)        0.045     0.472 f  datapath_inst/hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.232     0.704    datapath_inst/hdmi_inst/inst/encb/AR[0]
    SLICE_X42Y10         FDCE                                         f  datapath_inst/hdmi_inst/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.812     0.812    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.859     0.859    datapath_inst/hdmi_inst/inst/encb/pix_clk
    SLICE_X42Y10         FDCE                                         r  datapath_inst/hdmi_inst/inst/encb/cnt_reg[2]/C

Slack:                    inf
  Source:                 datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            datapath_inst/hdmi_inst/inst/encb/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.045ns (5.864%)  route 0.722ns (94.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.427     0.427    datapath_inst/hdmi_inst/inst/encr/pix_clk_locked
    SLICE_X43Y8          LUT2 (Prop_lut2_I1_O)        0.045     0.472 f  datapath_inst/hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.296     0.767    datapath_inst/hdmi_inst/inst/encb/AR[0]
    SLICE_X42Y11         FDCE                                         f  datapath_inst/hdmi_inst/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.812     0.812    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.859     0.859    datapath_inst/hdmi_inst/inst/encb/pix_clk
    SLICE_X42Y11         FDCE                                         r  datapath_inst/hdmi_inst/inst/encb/cnt_reg[4]/C

Slack:                    inf
  Source:                 datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            datapath_inst/hdmi_inst/inst/encb/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.045ns (5.369%)  route 0.793ns (94.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.427     0.427    datapath_inst/hdmi_inst/inst/encr/pix_clk_locked
    SLICE_X43Y8          LUT2 (Prop_lut2_I1_O)        0.045     0.472 f  datapath_inst/hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.366     0.838    datapath_inst/hdmi_inst/inst/encb/AR[0]
    SLICE_X43Y12         FDCE                                         f  datapath_inst/hdmi_inst/inst/encb/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.812     0.812    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.857     0.857    datapath_inst/hdmi_inst/inst/encb/pix_clk
    SLICE_X43Y12         FDCE                                         r  datapath_inst/hdmi_inst/inst/encb/cnt_reg[1]/C

Slack:                    inf
  Source:                 datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            datapath_inst/hdmi_inst/inst/encb/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.045ns (5.369%)  route 0.793ns (94.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.427     0.427    datapath_inst/hdmi_inst/inst/encr/pix_clk_locked
    SLICE_X43Y8          LUT2 (Prop_lut2_I1_O)        0.045     0.472 f  datapath_inst/hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.366     0.838    datapath_inst/hdmi_inst/inst/encb/AR[0]
    SLICE_X42Y12         FDCE                                         f  datapath_inst/hdmi_inst/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.812     0.812    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.857     0.857    datapath_inst/hdmi_inst/inst/encb/pix_clk
    SLICE_X42Y12         FDCE                                         r  datapath_inst/hdmi_inst/inst/encb/cnt_reg[3]/C

Slack:                    inf
  Source:                 datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            datapath_inst/hdmi_inst/inst/encb/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.957ns  (logic 0.045ns (4.701%)  route 0.912ns (95.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.427     0.427    datapath_inst/hdmi_inst/inst/encr/pix_clk_locked
    SLICE_X43Y8          LUT2 (Prop_lut2_I1_O)        0.045     0.472 f  datapath_inst/hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.485     0.957    datapath_inst/hdmi_inst/inst/encb/AR[0]
    SLICE_X43Y14         FDCE                                         f  datapath_inst/hdmi_inst/inst/encb/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.812     0.812    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.856     0.856    datapath_inst/hdmi_inst/inst/encb/pix_clk
    SLICE_X43Y14         FDCE                                         r  datapath_inst/hdmi_inst/inst/encb/dout_reg[4]/C

Slack:                    inf
  Source:                 datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            datapath_inst/hdmi_inst/inst/encb/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.045ns (4.377%)  route 0.983ns (95.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.427     0.427    datapath_inst/hdmi_inst/inst/encr/pix_clk_locked
    SLICE_X43Y8          LUT2 (Prop_lut2_I1_O)        0.045     0.472 f  datapath_inst/hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.556     1.028    datapath_inst/hdmi_inst/inst/encb/AR[0]
    SLICE_X42Y15         FDCE                                         f  datapath_inst/hdmi_inst/inst/encb/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.812     0.812    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.855     0.855    datapath_inst/hdmi_inst/inst/encb/pix_clk
    SLICE_X42Y15         FDCE                                         r  datapath_inst/hdmi_inst/inst/encb/dout_reg[0]/C

Slack:                    inf
  Source:                 datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            datapath_inst/hdmi_inst/inst/encb/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.045ns (4.377%)  route 0.983ns (95.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.427     0.427    datapath_inst/hdmi_inst/inst/encr/pix_clk_locked
    SLICE_X43Y8          LUT2 (Prop_lut2_I1_O)        0.045     0.472 f  datapath_inst/hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.556     1.028    datapath_inst/hdmi_inst/inst/encb/AR[0]
    SLICE_X42Y15         FDCE                                         f  datapath_inst/hdmi_inst/inst/encb/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.812     0.812    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.855     0.855    datapath_inst/hdmi_inst/inst/encb/pix_clk
    SLICE_X42Y15         FDCE                                         r  datapath_inst/hdmi_inst/inst/encb/dout_reg[1]/C

Slack:                    inf
  Source:                 datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            datapath_inst/hdmi_inst/inst/encb/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.045ns (4.377%)  route 0.983ns (95.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.427     0.427    datapath_inst/hdmi_inst/inst/encr/pix_clk_locked
    SLICE_X43Y8          LUT2 (Prop_lut2_I1_O)        0.045     0.472 f  datapath_inst/hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.556     1.028    datapath_inst/hdmi_inst/inst/encb/AR[0]
    SLICE_X43Y15         FDCE                                         f  datapath_inst/hdmi_inst/inst/encb/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.812     0.812    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.855     0.855    datapath_inst/hdmi_inst/inst/encb/pix_clk
    SLICE_X43Y15         FDCE                                         r  datapath_inst/hdmi_inst/inst/encb/dout_reg[3]/C

Slack:                    inf
  Source:                 datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            datapath_inst/hdmi_inst/inst/encb/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.045ns (4.377%)  route 0.983ns (95.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.427     0.427    datapath_inst/hdmi_inst/inst/encr/pix_clk_locked
    SLICE_X43Y8          LUT2 (Prop_lut2_I1_O)        0.045     0.472 f  datapath_inst/hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.556     1.028    datapath_inst/hdmi_inst/inst/encb/AR[0]
    SLICE_X42Y15         FDCE                                         f  datapath_inst/hdmi_inst/inst/encb/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.812     0.812    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.855     0.855    datapath_inst/hdmi_inst/inst/encb/pix_clk
    SLICE_X42Y15         FDCE                                         r  datapath_inst/hdmi_inst/inst/encb/dout_reg[5]/C

Slack:                    inf
  Source:                 datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            datapath_inst/hdmi_inst/inst/encb/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.045ns (4.377%)  route 0.983ns (95.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  datapath_inst/vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.427     0.427    datapath_inst/hdmi_inst/inst/encr/pix_clk_locked
    SLICE_X43Y8          LUT2 (Prop_lut2_I1_O)        0.045     0.472 f  datapath_inst/hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.556     1.028    datapath_inst/hdmi_inst/inst/encb/AR[0]
    SLICE_X43Y15         FDCE                                         f  datapath_inst/hdmi_inst/inst/encb/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.812     0.812    datapath_inst/vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  datapath_inst/vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    datapath_inst/vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath_inst/vc/inst/clkout1_buf/O
                         net (fo=225, routed)         0.855     0.855    datapath_inst/hdmi_inst/inst/encb/pix_clk
    SLICE_X43Y15         FDCE                                         r  datapath_inst/hdmi_inst/inst/encb/dout_reg[6]/C





