

================================================================
== Vitis HLS Report for 'streamtoparallelwithburst'
================================================================
* Date:           Sun Jan 22 12:18:54 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        axi_stream_to_master_example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                               |                                                    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                            Instance                           |                       Module                       |   min   |   max   |    min    |    max   | min | max |   Type  |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2_fu_105  |streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2  |        4|        ?|  40.000 ns|         ?|    4|    ?|       no|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1  |        ?|        ?|     2 ~ ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 19 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 20 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%in_val_last_V = alloca i32 1"   --->   Operation 21 'alloca' 'in_val_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_phi_loc = alloca i64 1"   --->   Operation 22 'alloca' 'p_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_memory, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.63ns)   --->   "%out_memory_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %out_memory"   --->   Operation 24 'read' 'out_memory_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %count9, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %buf_r, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 10, i32 1024, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 256, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln22 = store i64 0, i64 %idx" [example.cpp:22]   --->   Operation 28 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln22 = br void %VITIS_LOOP_24_2" [example.cpp:22]   --->   Operation 29 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.03>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [example.cpp:21]   --->   Operation 30 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (3.56ns)   --->   "%tmp_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %count9" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'read' 'tmp_1' <Predicate = true> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_2 : Operation 32 [1/1] (2.47ns)   --->   "%icmp_ln24 = icmp_sgt  i32 %tmp_1, i32 0" [example.cpp:24]   --->   Operation 32 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %do.cond, void %for.body.lr.ph" [example.cpp:24]   --->   Operation 33 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%idx_load = load i64 %idx" [example.cpp:24]   --->   Operation 34 'load' 'idx_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln24)   --->   "%shl_ln24 = shl i64 %idx_load, i64 3" [example.cpp:24]   --->   Operation 35 'shl' 'shl_ln24' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln24 = add i64 %out_memory_read, i64 %shl_ln24" [example.cpp:24]   --->   Operation 36 'add' 'add_ln24' <Predicate = (icmp_ln24)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln24, i32 3, i32 63" [example.cpp:24]   --->   Operation 37 'partselect' 'trunc_ln' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i61 %trunc_ln" [example.cpp:24]   --->   Operation 38 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln24" [example.cpp:24]   --->   Operation 39 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %gmem0_addr, i32 %tmp_1" [example.cpp:24]   --->   Operation 40 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 4.05>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i32 %tmp_1" [example.cpp:24]   --->   Operation 41 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_25 = wait i32 @_ssdm_op_Wait"   --->   Operation 42 'wait' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (4.05ns)   --->   "%call_ln24 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2, i64 %gmem0, i61 %trunc_ln, i31 %trunc_ln24, i65 %buf_r, i65 %p_phi_loc" [example.cpp:24]   --->   Operation 43 'call' 'call_ln24' <Predicate = true> <Delay = 4.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln24 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2, i64 %gmem0, i61 %trunc_ln, i31 %trunc_ln24, i65 %buf_r, i65 %p_phi_loc" [example.cpp:24]   --->   Operation 44 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%p_phi_loc_load = load i65 %p_phi_loc"   --->   Operation 45 'load' 'p_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %p_phi_loc_load, i32 64"   --->   Operation 46 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [14/14] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 47 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln29 = store i1 %tmp, i1 %in_val_last_V" [example.cpp:29]   --->   Operation 48 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 49 [13/14] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 49 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 50 [12/14] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 50 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 51 [11/14] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 51 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 52 [10/14] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 52 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 53 [9/14] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 53 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 54 [8/14] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 54 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 55 [7/14] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 55 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 56 [6/14] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 56 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 57 [5/14] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 57 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 58 [4/14] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 58 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 59 [3/14] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 59 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 60 [2/14] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 60 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 61 [1/14] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 61 'writeresp' 'empty_26' <Predicate = (icmp_ln24)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln29 = br void %do.cond" [example.cpp:29]   --->   Operation 62 'br' 'br_ln29' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_19 : Operation 63 [1/1] (0.00ns)   --->   "%idx_load_1 = load i64 %idx" [example.cpp:29]   --->   Operation 63 'load' 'idx_load_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 64 [1/1] (0.00ns)   --->   "%in_val_last_V_load = load i1 %in_val_last_V" [example.cpp:30]   --->   Operation 64 'load' 'in_val_last_V_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i32 %tmp_1" [example.cpp:29]   --->   Operation 65 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 66 [1/1] (3.52ns)   --->   "%add_ln29 = add i64 %sext_ln29, i64 %idx_load_1" [example.cpp:29]   --->   Operation 66 'add' 'add_ln29' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %in_val_last_V_load, void %do.cond.VITIS_LOOP_24_2_crit_edge, void %do.end" [example.cpp:30]   --->   Operation 67 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln30 = store i64 %add_ln29, i64 %idx" [example.cpp:30]   --->   Operation 68 'store' 'store_ln30' <Predicate = (!in_val_last_V_load)> <Delay = 1.58>
ST_19 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln30 = br void %VITIS_LOOP_24_2" [example.cpp:30]   --->   Operation 69 'br' 'br_ln30' <Predicate = (!in_val_last_V_load)> <Delay = 0.00>
ST_19 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [example.cpp:31]   --->   Operation 70 'ret' 'ret_ln31' <Predicate = (in_val_last_V_load)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ count9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_memory]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                (alloca       ) [ 01111111111111111111]
in_val_last_V      (alloca       ) [ 00111111111111111111]
p_phi_loc          (alloca       ) [ 00111111111111111111]
specinterface_ln0  (specinterface) [ 00000000000000000000]
out_memory_read    (read         ) [ 00111111111111111111]
specinterface_ln0  (specinterface) [ 00000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000]
store_ln22         (store        ) [ 00000000000000000000]
br_ln22            (br           ) [ 00000000000000000000]
specloopname_ln21  (specloopname ) [ 00000000000000000000]
tmp_1              (read         ) [ 00011111111111111111]
icmp_ln24          (icmp         ) [ 00111111111111111111]
br_ln24            (br           ) [ 00000000000000000000]
idx_load           (load         ) [ 00000000000000000000]
shl_ln24           (shl          ) [ 00000000000000000000]
add_ln24           (add          ) [ 00000000000000000000]
trunc_ln           (partselect   ) [ 00011100000000000000]
sext_ln24          (sext         ) [ 00000000000000000000]
gmem0_addr         (getelementptr) [ 00101111111111111111]
empty              (writereq     ) [ 00000000000000000000]
trunc_ln24         (trunc        ) [ 00000100000000000000]
empty_25           (wait         ) [ 00000000000000000000]
call_ln24          (call         ) [ 00000000000000000000]
p_phi_loc_load     (load         ) [ 00000000000000000000]
tmp                (bitselect    ) [ 00000000000000000000]
store_ln29         (store        ) [ 00000000000000000000]
empty_26           (writeresp    ) [ 00000000000000000000]
br_ln29            (br           ) [ 00000000000000000000]
idx_load_1         (load         ) [ 00000000000000000000]
in_val_last_V_load (load         ) [ 00111111111111111111]
sext_ln29          (sext         ) [ 00000000000000000000]
add_ln29           (add          ) [ 00000000000000000000]
br_ln30            (br           ) [ 00000000000000000000]
store_ln30         (store        ) [ 00000000000000000000]
br_ln30            (br           ) [ 00000000000000000000]
ret_ln31           (ret          ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="count9">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count9"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_memory">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_memory"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i65.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="idx_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="in_val_last_V_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_val_last_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_phi_loc_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="65" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_phi_loc/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="out_memory_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_memory_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_1_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_writeresp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="1"/>
<pin id="102" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/3 empty_26/6 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="64" slack="0"/>
<pin id="108" dir="0" index="2" bw="61" slack="2"/>
<pin id="109" dir="0" index="3" bw="31" slack="0"/>
<pin id="110" dir="0" index="4" bw="65" slack="0"/>
<pin id="111" dir="0" index="5" bw="65" slack="3"/>
<pin id="112" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="1"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 idx_load_1/19 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln22_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="64" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln24_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="shl_ln24_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="3" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln24/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln24_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="1"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="trunc_ln_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="61" slack="0"/>
<pin id="143" dir="0" index="1" bw="64" slack="0"/>
<pin id="144" dir="0" index="2" bw="3" slack="0"/>
<pin id="145" dir="0" index="3" bw="7" slack="0"/>
<pin id="146" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="sext_ln24_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="61" slack="1"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="gmem0_addr_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="61" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="trunc_ln24_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="2"/>
<pin id="163" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_phi_loc_load_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="65" slack="5"/>
<pin id="167" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_phi_loc_load/6 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="65" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln29_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="5"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/6 "/>
</bind>
</comp>

<comp id="181" class="1004" name="in_val_last_V_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="18"/>
<pin id="183" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_val_last_V_load/19 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sext_ln29_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="17"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/19 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln29_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="64" slack="0"/>
<pin id="190" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/19 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln30_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="18"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/19 "/>
</bind>
</comp>

<comp id="198" class="1005" name="idx_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="205" class="1005" name="in_val_last_V_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="5"/>
<pin id="207" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="in_val_last_V "/>
</bind>
</comp>

<comp id="211" class="1005" name="p_phi_loc_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="65" slack="3"/>
<pin id="213" dir="1" index="1" bw="65" slack="3"/>
</pin_list>
<bind>
<opset="p_phi_loc "/>
</bind>
</comp>

<comp id="217" class="1005" name="out_memory_read_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="1"/>
<pin id="219" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_memory_read "/>
</bind>
</comp>

<comp id="222" class="1005" name="tmp_1_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="229" class="1005" name="icmp_ln24_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="17"/>
<pin id="231" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="233" class="1005" name="trunc_ln_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="61" slack="1"/>
<pin id="235" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="239" class="1005" name="gmem0_addr_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="3"/>
<pin id="241" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="244" class="1005" name="trunc_ln24_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="31" slack="1"/>
<pin id="246" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="52" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="62" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="72" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="113"><net_src comp="66" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="105" pin=4"/></net>

<net id="123"><net_src comp="46" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="92" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="116" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="54" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="130" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="56" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="136" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="58" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="150"><net_src comp="60" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="151" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="160"><net_src comp="154" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="164"><net_src comp="161" pin="1"/><net_sink comp="105" pin=3"/></net>

<net id="173"><net_src comp="68" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="165" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="70" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="180"><net_src comp="168" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="191"><net_src comp="184" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="116" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="74" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="204"><net_src comp="198" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="208"><net_src comp="78" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="214"><net_src comp="82" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="105" pin=5"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="220"><net_src comp="86" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="225"><net_src comp="92" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="228"><net_src comp="222" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="232"><net_src comp="124" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="141" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="242"><net_src comp="154" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="247"><net_src comp="161" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="105" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
 - Input state : 
	Port: streamtoparallelwithburst : buf_r | {4 5 }
	Port: streamtoparallelwithburst : count9 | {2 }
	Port: streamtoparallelwithburst : out_memory | {1 }
  - Chain level:
	State 1
		store_ln22 : 1
	State 2
		br_ln24 : 1
		shl_ln24 : 1
		add_ln24 : 1
		trunc_ln : 2
	State 3
		gmem0_addr : 1
		empty : 2
	State 4
		call_ln24 : 1
	State 5
	State 6
		tmp : 1
		store_ln29 : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		add_ln29 : 1
		br_ln30 : 1
		store_ln30 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|
| Operation|                        Functional Unit                        |    FF   |   LUT   |
|----------|---------------------------------------------------------------|---------|---------|
|   call   | grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2_fu_105 |   289   |    55   |
|----------|---------------------------------------------------------------|---------|---------|
|    add   |                        add_ln24_fu_136                        |    0    |    71   |
|          |                        add_ln29_fu_187                        |    0    |    71   |
|----------|---------------------------------------------------------------|---------|---------|
|   icmp   |                        icmp_ln24_fu_124                       |    0    |    18   |
|----------|---------------------------------------------------------------|---------|---------|
|   read   |                   out_memory_read_read_fu_86                  |    0    |    0    |
|          |                        tmp_1_read_fu_92                       |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
| writeresp|                      grp_writeresp_fu_98                      |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|    shl   |                        shl_ln24_fu_130                        |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|partselect|                        trunc_ln_fu_141                        |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|   sext   |                        sext_ln24_fu_151                       |    0    |    0    |
|          |                        sext_ln29_fu_184                       |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|   trunc  |                       trunc_ln24_fu_161                       |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
| bitselect|                           tmp_fu_168                          |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|   Total  |                                                               |   289   |   215   |
|----------|---------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   gmem0_addr_reg_239  |   64   |
|   icmp_ln24_reg_229   |    1   |
|      idx_reg_198      |   64   |
| in_val_last_V_reg_205 |    1   |
|out_memory_read_reg_217|   64   |
|   p_phi_loc_reg_211   |   65   |
|     tmp_1_reg_222     |   32   |
|   trunc_ln24_reg_244  |   31   |
|    trunc_ln_reg_233   |   61   |
+-----------------------+--------+
|         Total         |   383  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                      grp_writeresp_fu_98                      |  p0  |   2  |   1  |    2   |
|                      grp_writeresp_fu_98                      |  p1  |   2  |  64  |   128  ||    9    |
| grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2_fu_105 |  p3  |   2  |  31  |   62   ||    9    |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Total                             |      |      |      |   192  ||  4.764  ||    18   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   289  |   215  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   18   |
|  Register |    -   |   383  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   672  |   233  |
+-----------+--------+--------+--------+
