 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Tue Oct 22 17:33:12 2024
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          807
Number of nets:                          2804
Number of cells:                         1931
Number of combinational cells:           1513
Number of sequential cells:               375
Number of macros/black boxes:               0
Number of buf/inv:                        277
Number of references:                      17

Combinational area:              14115.693440
Buf/Inv area:                     1042.556223
Noncombinational area:            9210.030792
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 23325.724233
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  ---------------------------------------------------------------
SYS_TOP                           23325.7242    100.0     29.4175     0.0000  0.0000  SYS_TOP
RST_SYNC_1                           51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_NUM_STAGES2_0
RST_SYNC_2                           51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_NUM_STAGES2_1
U_ALU                              5677.5775     24.3   1146.1058   440.0858  0.0000  ALU_Operand_Width8_Output_Width16
U_ALU/add_22                        231.8099      1.0    231.8099     0.0000  0.0000  ALU_Operand_Width8_Output_Width16_DW01_add_0
U_ALU/div_31                       1437.9274      6.2   1437.9274     0.0000  0.0000  ALU_Operand_Width8_Output_Width16_DW_div_uns_0
U_ALU/mult_28                      2155.7144      9.2   1914.4909     0.0000  0.0000  ALU_Operand_Width8_Output_Width16_DW02_mult_0
U_ALU/mult_28/FS_1                  241.2235      1.0    241.2235     0.0000  0.0000  ALU_Operand_Width8_Output_Width16_DW01_add_1
U_ALU/sub_25                        265.9342      1.1    265.9342     0.0000  0.0000  ALU_Operand_Width8_Output_Width16_DW01_sub_0
U_ASYNC_FIFO                       4058.4383     17.4     12.9437     0.0000  0.0000  ASYNC_FIFO_DATA_WIDTH8_ADDRESS_WIDTH3_ADDRESS_DEPTH8_BUS_WIDTH4
U_ASYNC_FIFO/FIFO_Memory           2885.2684     12.4   1228.4748  1656.7936  0.0000  FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8
U_ASYNC_FIFO/U_FIFO_RD              375.3673      1.6    168.2681   207.0992  0.0000  FIFO_RD_ADDRESS_WIDTH3_ADDRESS_DEPTH8
U_ASYNC_FIFO/U_FIFO_WR              370.6605      1.6    163.5613   207.0992  0.0000  FIFO_WR_ADDRESS_WIDTH3_ADDRESS_DEPTH8
U_ASYNC_FIFO/sync_r2w               207.0992      0.9      0.0000   207.0992  0.0000  DF_SYNC_BUS_WIDTH4_0
U_ASYNC_FIFO/sync_w2r               207.0992      0.9      0.0000   207.0992  0.0000  DF_SYNC_BUS_WIDTH4_1
U_CLKDIV_MUX                         55.3049      0.2     55.3049     0.0000  0.0000  CLKDIV_MUX
U_CLK_DIV_RX                       1186.1136      5.1    585.9966   232.9866  0.0000  CLK_DIV_Div_Ratio_Width8_1
U_CLK_DIV_RX/add_26                  91.7826      0.4     91.7826     0.0000  0.0000  CLK_DIV_Div_Ratio_Width8_1_DW01_inc_0
U_CLK_DIV_RX/add_49_aco              91.7826      0.4     91.7826     0.0000  0.0000  CLK_DIV_Div_Ratio_Width8_1_DW01_inc_1
U_CLK_DIV_RX/add_57_aco              91.7826      0.4     91.7826     0.0000  0.0000  CLK_DIV_Div_Ratio_Width8_1_DW01_inc_3
U_CLK_DIV_RX/add_66_aco              91.7826      0.4     91.7826     0.0000  0.0000  CLK_DIV_Div_Ratio_Width8_1_DW01_inc_2
U_CLK_DIV_TX                       1186.1136      5.1    585.9966   232.9866  0.0000  CLK_DIV_Div_Ratio_Width8_0
U_CLK_DIV_TX/add_26                  91.7826      0.4     91.7826     0.0000  0.0000  CLK_DIV_Div_Ratio_Width8_0_DW01_inc_0
U_CLK_DIV_TX/add_49_aco              91.7826      0.4     91.7826     0.0000  0.0000  CLK_DIV_Div_Ratio_Width8_0_DW01_inc_2
U_CLK_DIV_TX/add_57_aco              91.7826      0.4     91.7826     0.0000  0.0000  CLK_DIV_Div_Ratio_Width8_0_DW01_inc_3
U_CLK_DIV_TX/add_66_aco              91.7826      0.4     91.7826     0.0000  0.0000  CLK_DIV_Div_Ratio_Width8_0_DW01_inc_1
U_CLK_GATE                           21.1806      0.1      0.0000    21.1806  0.0000  CLK_GATE
U_DATA_SYNC                         395.3712      1.7     84.7224   310.6488  0.0000  DATA_SYNC_BUS_WIDTH8_NUM_STAGES2
U_PULSE_GEN                          57.6583      0.2      5.8835    51.7748  0.0000  PULSE_GEN
U_REG_FILE                         6087.0691     26.1   2540.4954  3546.5738  0.0000  REG_FILE_Register_Depth16_Register_Width8_Address_Width4
U_SYS_CTRL                          936.6532      4.0    626.0044   310.6488  0.0000  SYS_CTRL_Output_Width16_Register_Width8_Address_Width4
U_UART_RX                          2389.8777     10.2      7.0602     0.0000  0.0000  UART_RX_Data_Width8
U_UART_RX/U_Data_Sampling           730.7307      3.1    624.8277   105.9030  0.0000  Data_Sampling
U_UART_RX/U_Deserializer            283.5847      1.2     67.0719   216.5128  0.0000  Deserializer
U_UART_RX/U_Edge_Bit_Counter        541.2820      2.3    277.7012   263.5808  0.0000  Edge_Bit_Counter
U_UART_RX/U_FSM                     595.4102      2.6    487.1538   108.2564  0.0000  RX_FSM
U_UART_RX/U_Par_Check               145.9108      0.6    110.6098    35.3010  0.0000  Par_Check
U_UART_RX/U_Start_Check              38.8311      0.2     11.7670    27.0641  0.0000  Start_Check
U_UART_RX/U_Stop_Check               47.0680      0.2     11.7670    35.3010  0.0000  Stop_Check
U_UART_TX                          1141.3990      4.9      7.0602     0.0000  0.0000  UART_TX_Data_Width8
U_UART_TX/U_FSM                     190.6254      0.8     87.0758   103.5496  0.0000  TX_FSM
U_UART_TX/U_MUX                      62.3651      0.3     27.0641    35.3010  0.0000  MUX
U_UART_TX/U_Parity_Calc             428.3188      1.8    195.3322   232.9866  0.0000  Parity_Calc
U_UART_TX/U_Serializer              453.0295      1.9    142.3807   310.6488  0.0000  Serializer
--------------------------------  ----------  -------  ----------  ---------  ------  ---------------------------------------------------------------
Total                                                  14115.6934  9210.0308  0.0000

1
