{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518638621875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518638621875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 14 15:03:41 2018 " "Processing started: Wed Feb 14 15:03:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518638621875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638621875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simulacion_1 -c simulacion_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off simulacion_1 -c simulacion_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638621875 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1518638622374 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518638622374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antirebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antirebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANTIREBOTE-a " "Found design unit 1: ANTIREBOTE-a" {  } { { "ANTIREBOTE.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/ANTIREBOTE.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632655 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANTIREBOTE " "Found entity 1: ANTIREBOTE" {  } { { "ANTIREBOTE.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/ANTIREBOTE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638632655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_bin_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_bin_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_bin_bcd-solucion " "Found design unit 1: decoder_bin_bcd-solucion" {  } { { "decoder_bin_bcd.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_bcd.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632655 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_bin_bcd " "Found entity 1: decoder_bin_bcd" {  } { { "decoder_bin_bcd.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_bcd.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638632655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div_10_mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div_10_mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK_DIV_10_MHz-a " "Found design unit 1: CLOCK_DIV_10_MHz-a" {  } { { "CLOCK_DIV_10_MHz.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/CLOCK_DIV_10_MHz.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632655 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIV_10_MHz " "Found entity 1: CLOCK_DIV_10_MHz" {  } { { "CLOCK_DIV_10_MHz.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/CLOCK_DIV_10_MHz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638632655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_sostenimiento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_sostenimiento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_sostenimiento-solucion " "Found design unit 1: reg_sostenimiento-solucion" {  } { { "reg_sostenimiento.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/reg_sostenimiento.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632655 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_sostenimiento " "Found entity 1: reg_sostenimiento" {  } { { "reg_sostenimiento.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/reg_sostenimiento.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638632655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_5-solucion " "Found design unit 1: or_5-solucion" {  } { { "or_5.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/or_5.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632670 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_5 " "Found entity 1: or_5" {  } { { "or_5.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/or_5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638632670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_1seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file delay_1seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_1seg-solucion " "Found design unit 1: delay_1seg-solucion" {  } { { "delay_1seg.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/delay_1seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632670 ""} { "Info" "ISGN_ENTITY_NAME" "1 delay_1seg " "Found entity 1: delay_1seg" {  } { { "delay_1seg.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/delay_1seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638632670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_8b-solucion " "Found design unit 1: comparador_8b-solucion" {  } { { "comparador_8b.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/comparador_8b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632670 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_8b " "Found entity 1: comparador_8b" {  } { { "comparador_8b.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/comparador_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638632670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_6b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file restador_6b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 restador_6b-solucion " "Found design unit 1: restador_6b-solucion" {  } { { "restador_6b.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/restador_6b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632670 ""} { "Info" "ISGN_ENTITY_NAME" "1 restador_6b " "Found entity 1: restador_6b" {  } { { "restador_6b.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/restador_6b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638632670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyecto_mss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proyecto_mss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROYECTO_MSS-solucion " "Found design unit 1: PROYECTO_MSS-solucion" {  } { { "PROYECTO_MSS.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/PROYECTO_MSS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632670 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROYECTO_MSS " "Found entity 1: PROYECTO_MSS" {  } { { "PROYECTO_MSS.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/PROYECTO_MSS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638632670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4_1-solucion " "Found design unit 1: MUX_4_1-solucion" {  } { { "MUX_4_1.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/MUX_4_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632686 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_1 " "Found entity 1: MUX_4_1" {  } { { "MUX_4_1.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/MUX_4_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638632686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_2-solucion " "Found design unit 1: divisor_2-solucion" {  } { { "divisor_2.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/divisor_2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632686 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_2 " "Found entity 1: divisor_2" {  } { { "divisor_2.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/divisor_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638632686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_bin_5_14_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_bin_5_14_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_bin_5_14_seg-solucion " "Found design unit 1: decoder_bin_5_14_seg-solucion" {  } { { "decoder_bin_5_14_seg.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_5_14_seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632686 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_bin_5_14_seg " "Found entity 1: decoder_bin_5_14_seg" {  } { { "decoder_bin_5_14_seg.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_5_14_seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638632686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_6b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_6b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_6b-solucion " "Found design unit 1: contador_6b-solucion" {  } { { "contador_6b.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/contador_6b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632686 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_6b " "Found entity 1: contador_6b" {  } { { "contador_6b.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/contador_6b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638632686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cerrar_vectores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cerrar_vectores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cerrar_vectores-solucion " "Found design unit 1: cerrar_vectores-solucion" {  } { { "cerrar_vectores.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/cerrar_vectores.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632686 ""} { "Info" "ISGN_ENTITY_NAME" "1 cerrar_vectores " "Found entity 1: cerrar_vectores" {  } { { "cerrar_vectores.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/cerrar_vectores.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638632686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abrir_vectores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file abrir_vectores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 abrir_vectores-solucion " "Found design unit 1: abrir_vectores-solucion" {  } { { "abrir_vectores.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/abrir_vectores.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632686 ""} { "Info" "ISGN_ENTITY_NAME" "1 abrir_vectores " "Found entity 1: abrir_vectores" {  } { { "abrir_vectores.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/abrir_vectores.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638632686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_6b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_6b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_6b-solucion " "Found design unit 1: sumador_6b-solucion" {  } { { "sumador_6b.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/sumador_6b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632701 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_6b " "Found entity 1: sumador_6b" {  } { { "sumador_6b.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/sumador_6b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638632701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulacion_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file simulacion_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 simulacion_1 " "Found entity 1: simulacion_1" {  } { { "simulacion_1.bdf" "" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638632701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba_sost.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prueba_sost.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prueba_sost " "Found entity 1: prueba_sost" {  } { { "prueba_sost.bdf" "" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/prueba_sost.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638632701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_prueba.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_prueba.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_prueba " "Found entity 1: contador_prueba" {  } { { "contador_prueba.bdf" "" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/contador_prueba.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638632701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638632701 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simulacion_1 " "Elaborating entity \"simulacion_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518638632770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst8 " "Elaborating entity \"7447\" for hierarchy \"7447:inst8\"" {  } { { "simulacion_1.bdf" "inst8" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { -8 1856 1976 152 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638632821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst8 " "Elaborated megafunction instantiation \"7447:inst8\"" {  } { { "simulacion_1.bdf" "" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { -8 1856 1976 152 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638632822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abrir_vectores abrir_vectores:inst7 " "Elaborating entity \"abrir_vectores\" for hierarchy \"abrir_vectores:inst7\"" {  } { { "simulacion_1.bdf" "inst7" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 152 1608 1752 328 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638632822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_bin_bcd decoder_bin_bcd:inst3 " "Elaborating entity \"decoder_bin_bcd\" for hierarchy \"decoder_bin_bcd:inst3\"" {  } { { "simulacion_1.bdf" "inst3" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 152 1408 1584 232 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638632824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4_1 MUX_4_1:inst4 " "Elaborating entity \"MUX_4_1\" for hierarchy \"MUX_4_1:inst4\"" {  } { { "simulacion_1.bdf" "inst4" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 168 984 1312 312 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638632824 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_FRECUENCIA MUX_4_1.vhd(27) " "VHDL Process Statement warning at MUX_4_1.vhd(27): signal \"Q_FRECUENCIA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX_4_1.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/MUX_4_1.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1518638632824 "|simulacion_1|MUX_4_1:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_FRECUENCIA_MIN MUX_4_1.vhd(28) " "VHDL Process Statement warning at MUX_4_1.vhd(28): signal \"Q_FRECUENCIA_MIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX_4_1.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/MUX_4_1.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1518638632824 "|simulacion_1|MUX_4_1:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_FRECUENCIA_MAX MUX_4_1.vhd(29) " "VHDL Process Statement warning at MUX_4_1.vhd(29): signal \"Q_FRECUENCIA_MAX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX_4_1.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/MUX_4_1.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1518638632824 "|simulacion_1|MUX_4_1:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_FRECUENCIA_PROMEDIO MUX_4_1.vhd(30) " "VHDL Process Statement warning at MUX_4_1.vhd(30): signal \"Q_FRECUENCIA_PROMEDIO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX_4_1.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/MUX_4_1.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1518638632824 "|simulacion_1|MUX_4_1:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROYECTO_MSS PROYECTO_MSS:inst " "Elaborating entity \"PROYECTO_MSS\" for hierarchy \"PROYECTO_MSS:inst\"" {  } { { "simulacion_1.bdf" "inst" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 0 264 496 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638632824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DIV_10_MHz CLOCK_DIV_10_MHz:inst11 " "Elaborating entity \"CLOCK_DIV_10_MHz\" for hierarchy \"CLOCK_DIV_10_MHz:inst11\"" {  } { { "simulacion_1.bdf" "inst11" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { -184 752 992 -8 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638632824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANTIREBOTE ANTIREBOTE:inst21 " "Elaborating entity \"ANTIREBOTE\" for hierarchy \"ANTIREBOTE:inst21\"" {  } { { "simulacion_1.bdf" "inst21" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 192 -192 56 272 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638632824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_1seg delay_1seg:inst12 " "Elaborating entity \"delay_1seg\" for hierarchy \"delay_1seg:inst12\"" {  } { { "simulacion_1.bdf" "inst12" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 32 816 992 144 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638632824 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_cnt delay_1seg.vhd(23) " "VHDL Process Statement warning at delay_1seg.vhd(23): signal \"en_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay_1seg.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/delay_1seg.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1518638632824 "|simulacion_1|delay_1seg:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt delay_1seg.vhd(34) " "VHDL Process Statement warning at delay_1seg.vhd(34): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay_1seg.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/delay_1seg.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1518638632824 "|simulacion_1|delay_1seg:inst12"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "var delay_1seg.vhd(20) " "VHDL Process Statement warning at delay_1seg.vhd(20): inferring latch(es) for signal or variable \"var\", which holds its previous value in one or more paths through the process" {  } { { "delay_1seg.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/delay_1seg.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1518638632824 "|simulacion_1|delay_1seg:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var delay_1seg.vhd(20) " "Inferred latch for \"var\" at delay_1seg.vhd(20)" {  } { { "delay_1seg.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/delay_1seg.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638632824 "|simulacion_1|delay_1seg:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7404 7404:inst60 " "Elaborating entity \"7404\" for hierarchy \"7404:inst60\"" {  } { { "simulacion_1.bdf" "inst60" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 64 576 624 96 "inst60" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638632840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7404:inst60 " "Elaborated megafunction instantiation \"7404:inst60\"" {  } { { "simulacion_1.bdf" "" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 64 576 624 96 "inst60" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638632840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_8b comparador_8b:inst58 " "Elaborating entity \"comparador_8b\" for hierarchy \"comparador_8b:inst58\"" {  } { { "simulacion_1.bdf" "inst58" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 1024 2000 2192 1136 "inst58" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638632840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_sostenimiento reg_sostenimiento:inst27 " "Elaborating entity \"reg_sostenimiento\" for hierarchy \"reg_sostenimiento:inst27\"" {  } { { "simulacion_1.bdf" "inst27" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 552 848 1056 664 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638632840 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out reg_sostenimiento.vhd(18) " "VHDL Process Statement warning at reg_sostenimiento.vhd(18): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_sostenimiento.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/reg_sostenimiento.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1518638632856 "|simulacion_1|reg_sostenimiento:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cerrar_vectores cerrar_vectores:inst29 " "Elaborating entity \"cerrar_vectores\" for hierarchy \"cerrar_vectores:inst29\"" {  } { { "simulacion_1.bdf" "inst29" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 648 616 768 824 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638632856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_6b restador_6b:inst24 " "Elaborating entity \"restador_6b\" for hierarchy \"restador_6b:inst24\"" {  } { { "simulacion_1.bdf" "inst24" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 664 416 560 840 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638632856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_6b contador_6b:inst22 " "Elaborating entity \"contador_6b\" for hierarchy \"contador_6b:inst22\"" {  } { { "simulacion_1.bdf" "inst22" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 664 -40 152 776 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638632856 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out contador_6b.vhd(19) " "VHDL Process Statement warning at contador_6b.vhd(19): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_6b.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/contador_6b.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1518638632856 "|simulacion_1|contador_6b:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7408 7408:inst17 " "Elaborating entity \"7408\" for hierarchy \"7408:inst17\"" {  } { { "simulacion_1.bdf" "inst17" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 616 -192 -128 656 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638632871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7408:inst17 " "Elaborated megafunction instantiation \"7408:inst17\"" {  } { { "simulacion_1.bdf" "" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 616 -192 -128 656 "inst17" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638632871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_5 or_5:inst46 " "Elaborating entity \"or_5\" for hierarchy \"or_5:inst46\"" {  } { { "simulacion_1.bdf" "inst46" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 1176 520 672 1256 "inst46" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638632871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_2 divisor_2:inst39 " "Elaborating entity \"divisor_2\" for hierarchy \"divisor_2:inst39\"" {  } { { "simulacion_1.bdf" "inst39" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 1024 432 600 1104 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638632887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_6b sumador_6b:inst33 " "Elaborating entity \"sumador_6b\" for hierarchy \"sumador_6b:inst33\"" {  } { { "simulacion_1.bdf" "inst33" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 1032 0 144 1208 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638632887 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decoder_bin_bcd:inst3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decoder_bin_bcd:inst3\|Mod0\"" {  } { { "decoder_bin_bcd.vhd" "Mod0" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_bcd.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1518638633043 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decoder_bin_bcd:inst3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decoder_bin_bcd:inst3\|Div0\"" {  } { { "decoder_bin_bcd.vhd" "Div0" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_bcd.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1518638633043 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1518638633043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder_bin_bcd:inst3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"decoder_bin_bcd:inst3\|lpm_divide:Mod0\"" {  } { { "decoder_bin_bcd.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_bcd.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638633102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder_bin_bcd:inst3\|lpm_divide:Mod0 " "Instantiated megafunction \"decoder_bin_bcd:inst3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518638633102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518638633102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518638633102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518638633102 ""}  } { { "decoder_bin_bcd.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_bcd.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518638633102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5ll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5ll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5ll " "Found entity 1: lpm_divide_5ll" {  } { { "db/lpm_divide_5ll.tdf" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/db/lpm_divide_5ll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638633143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638633143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638633159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638633159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/db/alt_u_div_4te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638633175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638633175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder_bin_bcd:inst3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"decoder_bin_bcd:inst3\|lpm_divide:Div0\"" {  } { { "decoder_bin_bcd.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_bcd.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638633190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder_bin_bcd:inst3\|lpm_divide:Div0 " "Instantiated megafunction \"decoder_bin_bcd:inst3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518638633190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518638633190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518638633190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518638633190 ""}  } { { "decoder_bin_bcd.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_bcd.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518638633190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2tl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2tl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2tl " "Found entity 1: lpm_divide_2tl" {  } { { "db/lpm_divide_2tl.tdf" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/db/lpm_divide_2tl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638633236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638633236 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vcc VCC " "Pin \"vcc\" is stuck at VCC" {  } { { "simulacion_1.bdf" "" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { -48 1232 1408 -32 "vcc" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518638633452 "|simulacion_1|vcc"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1518638633452 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "341 " "Implemented 341 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1518638633515 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1518638633515 ""} { "Info" "ICUT_CUT_TM_LCELLS" "309 " "Implemented 309 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1518638633515 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1518638633515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "709 " "Peak virtual memory: 709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518638633577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 14 15:03:53 2018 " "Processing ended: Wed Feb 14 15:03:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518638633577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518638633577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518638633577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638633577 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1518638635075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518638635076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 14 15:03:54 2018 " "Processing started: Wed Feb 14 15:03:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518638635076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1518638635076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off simulacion_1 -c simulacion_1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off simulacion_1 -c simulacion_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1518638635076 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1518638635334 ""}
{ "Info" "0" "" "Project  = simulacion_1" {  } {  } 0 0 "Project  = simulacion_1" 0 0 "Fitter" 0 0 1518638635335 ""}
{ "Info" "0" "" "Revision = simulacion_1" {  } {  } 0 0 "Revision = simulacion_1" 0 0 "Fitter" 0 0 1518638635335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1518638635378 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1518638635378 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "simulacion_1 5M570ZF256C5 " "Selected device 5M570ZF256C5 for design \"simulacion_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1518638635424 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1518638635471 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1518638635471 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1518638635503 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZF256I5 " "Device 5M570ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1518638635674 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF256C5 " "Device 5M1270ZF256C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1518638635674 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF256I5 " "Device 5M1270ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1518638635674 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M2210ZF256C5 " "Device 5M2210ZF256C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1518638635674 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M2210ZF256I5 " "Device 5M2210ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1518638635674 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1518638635674 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1518638635721 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simulacion_1.sdc " "Synopsys Design Constraints File file not found: 'simulacion_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1518638635721 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1518638635721 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1518638635737 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1518638635737 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1518638635737 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1518638635737 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        clock " "   1.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1518638635737 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CLOCK_DIV_10_MHz:inst11\|CLOCK_1Hz " "   1.000 CLOCK_DIV_10_MHz:inst11\|CLOCK_1Hz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1518638635737 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CLOCK_DIV_10_MHz:inst11\|clock_1Khz_int " "   1.000 CLOCK_DIV_10_MHz:inst11\|clock_1Khz_int" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1518638635737 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CLOCK_DIV_10_MHz:inst11\|clock_1Mhz_int " "   1.000 CLOCK_DIV_10_MHz:inst11\|clock_1Mhz_int" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1518638635737 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CLOCK_DIV_10_MHz:inst11\|clock_10hz_int " "   1.000 CLOCK_DIV_10_MHz:inst11\|clock_10hz_int" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1518638635737 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CLOCK_DIV_10_MHz:inst11\|clock_10Khz_int " "   1.000 CLOCK_DIV_10_MHz:inst11\|clock_10Khz_int" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1518638635737 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CLOCK_DIV_10_MHz:inst11\|CLOCK_100Hz " "   1.000 CLOCK_DIV_10_MHz:inst11\|CLOCK_100Hz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1518638635737 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CLOCK_DIV_10_MHz:inst11\|clock_100hz_int " "   1.000 CLOCK_DIV_10_MHz:inst11\|clock_100hz_int" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1518638635737 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CLOCK_DIV_10_MHz:inst11\|clock_100Khz_int " "   1.000 CLOCK_DIV_10_MHz:inst11\|clock_100Khz_int" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1518638635737 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1518638635737 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1518638635737 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1518638635737 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1518638635737 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clock Global clock in PIN H5 " "Automatically promoted signal \"clock\" to use Global clock in PIN H5" {  } { { "simulacion_1.bdf" "" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { -80 -160 8 -64 "clock" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1518638635753 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLOCK_DIV_10_MHz:inst11\|CLOCK_100Hz Global clock " "Automatically promoted signal \"CLOCK_DIV_10_MHz:inst11\|CLOCK_100Hz\" to use Global clock" {  } { { "CLOCK_DIV_10_MHz.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/CLOCK_DIV_10_MHz.vhd" 12 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1518638635753 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CLOCK_DIV_10_MHz:inst11\|clock_100hz_int Global clock " "Automatically promoted some destinations of signal \"CLOCK_DIV_10_MHz:inst11\|clock_100hz_int\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CLOCK_DIV_10_MHz:inst11\|clock_100hz_int " "Destination \"CLOCK_DIV_10_MHz:inst11\|clock_100hz_int\" may be non-global or may not use global clock" {  } { { "CLOCK_DIV_10_MHz.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/CLOCK_DIV_10_MHz.vhd" 21 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1518638635753 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CLOCK_DIV_10_MHz:inst11\|CLOCK_100Hz " "Destination \"CLOCK_DIV_10_MHz:inst11\|CLOCK_100Hz\" may be non-global or may not use global clock" {  } { { "CLOCK_DIV_10_MHz.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/CLOCK_DIV_10_MHz.vhd" 12 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1518638635753 ""}  } { { "CLOCK_DIV_10_MHz.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/CLOCK_DIV_10_MHz.vhd" 21 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1518638635753 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CLOCK_DIV_10_MHz:inst11\|clock_100Khz_int Global clock " "Automatically promoted some destinations of signal \"CLOCK_DIV_10_MHz:inst11\|clock_100Khz_int\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CLOCK_DIV_10_MHz:inst11\|clock_100Khz_int " "Destination \"CLOCK_DIV_10_MHz:inst11\|clock_100Khz_int\" may be non-global or may not use global clock" {  } { { "CLOCK_DIV_10_MHz.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/CLOCK_DIV_10_MHz.vhd" 20 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1518638635753 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CLOCK_DIV_10_MHz:inst11\|CLOCK_100KHz " "Destination \"CLOCK_DIV_10_MHz:inst11\|CLOCK_100KHz\" may be non-global or may not use global clock" {  } { { "CLOCK_DIV_10_MHz.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/CLOCK_DIV_10_MHz.vhd" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1518638635753 ""}  } { { "CLOCK_DIV_10_MHz.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/CLOCK_DIV_10_MHz.vhd" 20 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1518638635753 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1518638635753 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1518638635753 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1518638635768 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1518638635799 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1518638635799 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1518638635799 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1518638635799 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledsEstado\[0\] " "Node \"ledsEstado\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledsEstado\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518638635815 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledsEstado\[1\] " "Node \"ledsEstado\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledsEstado\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518638635815 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledsEstado\[2\] " "Node \"ledsEstado\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledsEstado\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518638635815 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1518638635815 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518638635815 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1518638635815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1518638635915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518638636007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1518638636009 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1518638636510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518638636510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1518638636527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "C:/Users/estudiante/Desktop/proyec_simulacion_1/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 12 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1518638636664 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1518638636664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1518638636889 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1518638636889 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518638636889 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1518638636901 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518638636910 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1518638636942 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1518638636942 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/estudiante/Desktop/proyec_simulacion_1/output_files/simulacion_1.fit.smsg " "Generated suppressed messages file C:/Users/estudiante/Desktop/proyec_simulacion_1/output_files/simulacion_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1518638636994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1356 " "Peak virtual memory: 1356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518638637029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 14 15:03:57 2018 " "Processing ended: Wed Feb 14 15:03:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518638637029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518638637029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518638637029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1518638637029 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1518638638281 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518638638281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 14 15:03:58 2018 " "Processing started: Wed Feb 14 15:03:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518638638281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1518638638281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off simulacion_1 -c simulacion_1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off simulacion_1 -c simulacion_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1518638638281 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1518638638645 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1518638638677 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1518638638684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "583 " "Peak virtual memory: 583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518638638824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 14 15:03:58 2018 " "Processing ended: Wed Feb 14 15:03:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518638638824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518638638824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518638638824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1518638638824 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1518638639468 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1518638640250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518638640250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 14 15:03:59 2018 " "Processing started: Wed Feb 14 15:03:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518638640250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518638640250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta simulacion_1 -c simulacion_1 " "Command: quartus_sta simulacion_1 -c simulacion_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518638640250 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1518638640499 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518638640706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518638640706 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518638640755 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518638640755 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518638640805 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518638641099 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518638641115 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simulacion_1.sdc " "Synopsys Design Constraints File file not found: 'simulacion_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518638641146 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518638641146 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1518638641146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_DIV_10_MHz:inst11\|CLOCK_100Hz CLOCK_DIV_10_MHz:inst11\|CLOCK_100Hz " "create_clock -period 1.000 -name CLOCK_DIV_10_MHz:inst11\|CLOCK_100Hz CLOCK_DIV_10_MHz:inst11\|CLOCK_100Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1518638641146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_DIV_10_MHz:inst11\|clock_1Khz_int CLOCK_DIV_10_MHz:inst11\|clock_1Khz_int " "create_clock -period 1.000 -name CLOCK_DIV_10_MHz:inst11\|clock_1Khz_int CLOCK_DIV_10_MHz:inst11\|clock_1Khz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1518638641146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_DIV_10_MHz:inst11\|CLOCK_1Hz CLOCK_DIV_10_MHz:inst11\|CLOCK_1Hz " "create_clock -period 1.000 -name CLOCK_DIV_10_MHz:inst11\|CLOCK_1Hz CLOCK_DIV_10_MHz:inst11\|CLOCK_1Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1518638641146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_DIV_10_MHz:inst11\|clock_1Mhz_int CLOCK_DIV_10_MHz:inst11\|clock_1Mhz_int " "create_clock -period 1.000 -name CLOCK_DIV_10_MHz:inst11\|clock_1Mhz_int CLOCK_DIV_10_MHz:inst11\|clock_1Mhz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1518638641146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_DIV_10_MHz:inst11\|clock_10hz_int CLOCK_DIV_10_MHz:inst11\|clock_10hz_int " "create_clock -period 1.000 -name CLOCK_DIV_10_MHz:inst11\|clock_10hz_int CLOCK_DIV_10_MHz:inst11\|clock_10hz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1518638641146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_DIV_10_MHz:inst11\|clock_10Khz_int CLOCK_DIV_10_MHz:inst11\|clock_10Khz_int " "create_clock -period 1.000 -name CLOCK_DIV_10_MHz:inst11\|clock_10Khz_int CLOCK_DIV_10_MHz:inst11\|clock_10Khz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1518638641146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_DIV_10_MHz:inst11\|clock_100Khz_int CLOCK_DIV_10_MHz:inst11\|clock_100Khz_int " "create_clock -period 1.000 -name CLOCK_DIV_10_MHz:inst11\|clock_100Khz_int CLOCK_DIV_10_MHz:inst11\|clock_100Khz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1518638641146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_DIV_10_MHz:inst11\|clock_100hz_int CLOCK_DIV_10_MHz:inst11\|clock_100hz_int " "create_clock -period 1.000 -name CLOCK_DIV_10_MHz:inst11\|clock_100hz_int CLOCK_DIV_10_MHz:inst11\|clock_100hz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1518638641146 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518638641146 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1518638641146 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1518638641162 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518638641162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.605 " "Worst-case setup slack is -18.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.605            -721.703 CLOCK_DIV_10_MHz:inst11\|CLOCK_100Hz  " "  -18.605            -721.703 CLOCK_DIV_10_MHz:inst11\|CLOCK_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.823             -28.812 clock  " "   -5.823             -28.812 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.940             -17.755 CLOCK_DIV_10_MHz:inst11\|clock_100Khz_int  " "   -4.940             -17.755 CLOCK_DIV_10_MHz:inst11\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.937             -18.642 CLOCK_DIV_10_MHz:inst11\|clock_10Khz_int  " "   -4.937             -18.642 CLOCK_DIV_10_MHz:inst11\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.927             -18.444 CLOCK_DIV_10_MHz:inst11\|clock_1Mhz_int  " "   -4.927             -18.444 CLOCK_DIV_10_MHz:inst11\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.827             -17.356 CLOCK_DIV_10_MHz:inst11\|clock_10hz_int  " "   -4.827             -17.356 CLOCK_DIV_10_MHz:inst11\|clock_10hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.665             -17.794 CLOCK_DIV_10_MHz:inst11\|clock_100hz_int  " "   -4.665             -17.794 CLOCK_DIV_10_MHz:inst11\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.630             -18.068 CLOCK_DIV_10_MHz:inst11\|clock_1Khz_int  " "   -4.630             -18.068 CLOCK_DIV_10_MHz:inst11\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.914              -7.111 CLOCK_DIV_10_MHz:inst11\|CLOCK_1Hz  " "   -3.914              -7.111 CLOCK_DIV_10_MHz:inst11\|CLOCK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518638641162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.195 " "Worst-case hold slack is -4.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.195              -4.195 CLOCK_DIV_10_MHz:inst11\|clock_100Khz_int  " "   -4.195              -4.195 CLOCK_DIV_10_MHz:inst11\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.157              -4.314 clock  " "   -2.157              -4.314 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.121              -2.121 CLOCK_DIV_10_MHz:inst11\|clock_1Khz_int  " "   -2.121              -2.121 CLOCK_DIV_10_MHz:inst11\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.733              -0.733 CLOCK_DIV_10_MHz:inst11\|clock_10Khz_int  " "   -0.733              -0.733 CLOCK_DIV_10_MHz:inst11\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.449              -0.449 CLOCK_DIV_10_MHz:inst11\|clock_1Mhz_int  " "   -0.449              -0.449 CLOCK_DIV_10_MHz:inst11\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.309              -0.309 CLOCK_DIV_10_MHz:inst11\|clock_100hz_int  " "   -0.309              -0.309 CLOCK_DIV_10_MHz:inst11\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.257               0.000 CLOCK_DIV_10_MHz:inst11\|CLOCK_100Hz  " "    3.257               0.000 CLOCK_DIV_10_MHz:inst11\|CLOCK_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.445               0.000 CLOCK_DIV_10_MHz:inst11\|clock_10hz_int  " "    3.445               0.000 CLOCK_DIV_10_MHz:inst11\|clock_10hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.837               0.000 CLOCK_DIV_10_MHz:inst11\|CLOCK_1Hz  " "    3.837               0.000 CLOCK_DIV_10_MHz:inst11\|CLOCK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518638641162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.228 " "Worst-case recovery slack is -8.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.228            -238.493 CLOCK_DIV_10_MHz:inst11\|CLOCK_100Hz  " "   -8.228            -238.493 CLOCK_DIV_10_MHz:inst11\|CLOCK_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.950              -9.900 CLOCK_DIV_10_MHz:inst11\|CLOCK_1Hz  " "   -4.950              -9.900 CLOCK_DIV_10_MHz:inst11\|CLOCK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518638641178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 5.590 " "Worst-case removal slack is 5.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.590               0.000 CLOCK_DIV_10_MHz:inst11\|CLOCK_1Hz  " "    5.590               0.000 CLOCK_DIV_10_MHz:inst11\|CLOCK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.190               0.000 CLOCK_DIV_10_MHz:inst11\|CLOCK_100Hz  " "    6.190               0.000 CLOCK_DIV_10_MHz:inst11\|CLOCK_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518638641178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clock  " "   -2.289              -2.289 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 CLOCK_DIV_10_MHz:inst11\|CLOCK_100Hz  " "    0.161               0.000 CLOCK_DIV_10_MHz:inst11\|CLOCK_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 CLOCK_DIV_10_MHz:inst11\|CLOCK_1Hz  " "    0.161               0.000 CLOCK_DIV_10_MHz:inst11\|CLOCK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 CLOCK_DIV_10_MHz:inst11\|clock_100Khz_int  " "    0.161               0.000 CLOCK_DIV_10_MHz:inst11\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 CLOCK_DIV_10_MHz:inst11\|clock_100hz_int  " "    0.161               0.000 CLOCK_DIV_10_MHz:inst11\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 CLOCK_DIV_10_MHz:inst11\|clock_10Khz_int  " "    0.161               0.000 CLOCK_DIV_10_MHz:inst11\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 CLOCK_DIV_10_MHz:inst11\|clock_10hz_int  " "    0.161               0.000 CLOCK_DIV_10_MHz:inst11\|clock_10hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 CLOCK_DIV_10_MHz:inst11\|clock_1Khz_int  " "    0.161               0.000 CLOCK_DIV_10_MHz:inst11\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 CLOCK_DIV_10_MHz:inst11\|clock_1Mhz_int  " "    0.161               0.000 CLOCK_DIV_10_MHz:inst11\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518638641178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518638641178 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518638641276 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518638641293 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518638641295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "608 " "Peak virtual memory: 608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518638641340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 14 15:04:01 2018 " "Processing ended: Wed Feb 14 15:04:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518638641340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518638641340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518638641340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518638641340 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus Prime Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518638642054 ""}
