// Seed: 1549502352
module module_0 ();
  id_1(
      .id_0(id_2),
      .id_1(id_2),
      .id_2(id_2),
      .id_3(id_3 & id_3),
      .id_4(id_2),
      .id_5(id_3),
      .id_6(id_3),
      .id_7(id_2 ^ id_4),
      .id_8(id_3)
  );
  wire id_5;
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  logic id_1,
    output logic id_2,
    input  wire  id_3
);
  always id_2 <= 1;
  module_0 modCall_1 ();
  assign id_2 = id_1;
endmodule
