module tb ;
  reg clk , reset ;
  wire [2:0] count ;
  
  sync_count3 UUT(
    .clk(clk),
    .reset(reset),
    .count(count)
  );
  
  initial begin
    clk = 0;
    forever #5 clk = ~clk ;
  end
  
  initial begin
    $dumpfile("wave.vcd");
    $dumpvars(0,tb);
    
    $display("time | reset | count");
    $monitor("%0t  | %b  | %b",$time,reset,count) ;
    
    reset = 1;
    #10
    
    reset = 0 ;
    #100
    
    $finish;
    
  end
endmodule
