\hypertarget{classMemTest_1_1CpuPort}{
\section{クラス CpuPort}
\label{classMemTest_1_1CpuPort}\index{MemTest::CpuPort@{MemTest::CpuPort}}
}


{\ttfamily \#include $<$memtest.hh$>$}CpuPortに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=4cm]{classMemTest_1_1CpuPort}
\end{center}
\end{figure}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classMemTest_1_1CpuPort_a3ad8d6a0ec1ce0a3d0e90f2a43411b32}{CpuPort} (const std::string \&\_\-name, \hyperlink{classMemTest_1_1MemTest}{MemTest} $\ast$\_\-memtest)
\end{DoxyCompactItemize}
\subsection*{Protected メソッド}
\begin{DoxyCompactItemize}
\item 
virtual bool \hyperlink{classMemTest_1_1CpuPort_a482dba5588f4bee43e498875a61e5e0b}{recvTimingResp} (\hyperlink{classPacket}{PacketPtr} pkt)
\item 
virtual void \hyperlink{classMemTest_1_1CpuPort_ae43c73eff109f907118829fcfa9e7096}{recvTimingSnoopReq} (\hyperlink{classPacket}{PacketPtr} pkt)
\item 
virtual \hyperlink{base_2types_8hh_a5c8ed81b7d238c9083e1037ba6d61643}{Tick} \hyperlink{classMemTest_1_1CpuPort_ae1160d8f94f042aba1dc9a07a72e1e82}{recvAtomicSnoop} (\hyperlink{classPacket}{PacketPtr} pkt)
\item 
virtual void \hyperlink{classMemTest_1_1CpuPort_af5b15bc08781cf0ba6190efc37d5b67e}{recvFunctionalSnoop} (\hyperlink{classPacket}{PacketPtr} pkt)
\item 
virtual void \hyperlink{classMemTest_1_1CpuPort_a29cb5a4f98063ce6e9210eacbdb35298}{recvRetry} ()
\end{DoxyCompactItemize}
\subsection*{Private 変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classMemTest_1_1MemTest}{MemTest} $\ast$ \hyperlink{classMemTest_1_1CpuPort_a63a1c6b42fdf48654db0e08d90e2bbda}{memtest}
\end{DoxyCompactItemize}


\subsection{コンストラクタとデストラクタ}
\hypertarget{classMemTest_1_1CpuPort_a3ad8d6a0ec1ce0a3d0e90f2a43411b32}{
\index{MemTest::CpuPort@{MemTest::CpuPort}!CpuPort@{CpuPort}}
\index{CpuPort@{CpuPort}!MemTest::CpuPort@{MemTest::CpuPort}}
\subsubsection[{CpuPort}]{\setlength{\rightskip}{0pt plus 5cm}{\bf CpuPort} (const std::string \& {\em \_\-name}, \/  {\bf MemTest} $\ast$ {\em \_\-memtest})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classMemTest_1_1CpuPort_a3ad8d6a0ec1ce0a3d0e90f2a43411b32}



\begin{DoxyCode}
92             : MasterPort(_name, _memtest), memtest(_memtest)
93         { }
\end{DoxyCode}


\subsection{関数}
\hypertarget{classMemTest_1_1CpuPort_ae1160d8f94f042aba1dc9a07a72e1e82}{
\index{MemTest::CpuPort@{MemTest::CpuPort}!recvAtomicSnoop@{recvAtomicSnoop}}
\index{recvAtomicSnoop@{recvAtomicSnoop}!MemTest::CpuPort@{MemTest::CpuPort}}
\subsubsection[{recvAtomicSnoop}]{\setlength{\rightskip}{0pt plus 5cm}virtual {\bf Tick} recvAtomicSnoop ({\bf PacketPtr} {\em pkt})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected, virtual\mbox{]}}}}
\label{classMemTest_1_1CpuPort_ae1160d8f94f042aba1dc9a07a72e1e82}
Receive an atomic snoop request packet from the slave port. 

\hyperlink{classMasterPort_ae1160d8f94f042aba1dc9a07a72e1e82}{MasterPort}を再定義しています。


\begin{DoxyCode}
101 { return 0; }
\end{DoxyCode}
\hypertarget{classMemTest_1_1CpuPort_af5b15bc08781cf0ba6190efc37d5b67e}{
\index{MemTest::CpuPort@{MemTest::CpuPort}!recvFunctionalSnoop@{recvFunctionalSnoop}}
\index{recvFunctionalSnoop@{recvFunctionalSnoop}!MemTest::CpuPort@{MemTest::CpuPort}}
\subsubsection[{recvFunctionalSnoop}]{\setlength{\rightskip}{0pt plus 5cm}virtual void recvFunctionalSnoop ({\bf PacketPtr} {\em pkt})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected, virtual\mbox{]}}}}
\label{classMemTest_1_1CpuPort_af5b15bc08781cf0ba6190efc37d5b67e}
Receive a functional snoop request packet from the slave port. 

\hyperlink{classMasterPort_af5b15bc08781cf0ba6190efc37d5b67e}{MasterPort}を再定義しています。


\begin{DoxyCode}
103 { }
\end{DoxyCode}
\hypertarget{classMemTest_1_1CpuPort_a29cb5a4f98063ce6e9210eacbdb35298}{
\index{MemTest::CpuPort@{MemTest::CpuPort}!recvRetry@{recvRetry}}
\index{recvRetry@{recvRetry}!MemTest::CpuPort@{MemTest::CpuPort}}
\subsubsection[{recvRetry}]{\setlength{\rightskip}{0pt plus 5cm}void recvRetry ()\hspace{0.3cm}{\ttfamily  \mbox{[}protected, virtual\mbox{]}}}}
\label{classMemTest_1_1CpuPort_a29cb5a4f98063ce6e9210eacbdb35298}
Called by the slave port if sendTimingReq or sendTimingSnoopResp was called on this master port (causing recvTimingReq and recvTimingSnoopResp to be called on the slave port) and was unsuccesful. 

\hyperlink{classMasterPort_ac1ccc3bcf7ebabb20b57fab99b2be5b0}{MasterPort}を実装しています。


\begin{DoxyCode}
64 {
65     memtest->doRetry();
66 }
\end{DoxyCode}
\hypertarget{classMemTest_1_1CpuPort_a482dba5588f4bee43e498875a61e5e0b}{
\index{MemTest::CpuPort@{MemTest::CpuPort}!recvTimingResp@{recvTimingResp}}
\index{recvTimingResp@{recvTimingResp}!MemTest::CpuPort@{MemTest::CpuPort}}
\subsubsection[{recvTimingResp}]{\setlength{\rightskip}{0pt plus 5cm}bool recvTimingResp ({\bf PacketPtr} {\em pkt})\hspace{0.3cm}{\ttfamily  \mbox{[}protected, virtual\mbox{]}}}}
\label{classMemTest_1_1CpuPort_a482dba5588f4bee43e498875a61e5e0b}
Receive a timing response from the slave port. 

\hyperlink{classMasterPort_abd323548d6c93f8b0543f1fe3a86ca35}{MasterPort}を実装しています。


\begin{DoxyCode}
57 {
58     memtest->completeRequest(pkt);
59     return true;
60 }
\end{DoxyCode}
\hypertarget{classMemTest_1_1CpuPort_ae43c73eff109f907118829fcfa9e7096}{
\index{MemTest::CpuPort@{MemTest::CpuPort}!recvTimingSnoopReq@{recvTimingSnoopReq}}
\index{recvTimingSnoopReq@{recvTimingSnoopReq}!MemTest::CpuPort@{MemTest::CpuPort}}
\subsubsection[{recvTimingSnoopReq}]{\setlength{\rightskip}{0pt plus 5cm}virtual void recvTimingSnoopReq ({\bf PacketPtr} {\em pkt})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected, virtual\mbox{]}}}}
\label{classMemTest_1_1CpuPort_ae43c73eff109f907118829fcfa9e7096}
Receive a timing snoop request from the slave port. 

\hyperlink{classMasterPort_ae43c73eff109f907118829fcfa9e7096}{MasterPort}を再定義しています。


\begin{DoxyCode}
99 { }
\end{DoxyCode}


\subsection{変数}
\hypertarget{classMemTest_1_1CpuPort_a63a1c6b42fdf48654db0e08d90e2bbda}{
\index{MemTest::CpuPort@{MemTest::CpuPort}!memtest@{memtest}}
\index{memtest@{memtest}!MemTest::CpuPort@{MemTest::CpuPort}}
\subsubsection[{memtest}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MemTest}$\ast$ {\bf memtest}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classMemTest_1_1CpuPort_a63a1c6b42fdf48654db0e08d90e2bbda}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
cpu/testers/memtest/\hyperlink{memtest_8hh}{memtest.hh}\item 
cpu/testers/memtest/\hyperlink{memtest_8cc}{memtest.cc}\end{DoxyCompactItemize}
