

================================================================
== Vivado HLS Report for 'traffic_gen'
================================================================
* Date:           Sun Nov 14 19:57:36 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        proj_traffic_gen
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.66 ns | 1.237 ns |   0.83 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        7|     2165| 46.620 ns | 14.419 us |    7|  2165|   none  |
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +------------------------+--------------+---------+---------+-----------+-----------+-----+------+---------+
        |                        |              |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |        Instance        |    Module    |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +------------------------+--------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_generate_req_fu_36  |generate_req  |        4|     2162| 26.640 ns | 14.399 us |    4|  2162|   none  |
        +------------------------+--------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       2|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        4|      -|      41|     171|    0|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      36|    -|
|Register         |        -|      -|       5|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        4|      0|      46|     209|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------+---------+-------+----+-----+-----+
    |        Instance        |    Module    | BRAM_18K| DSP48E| FF | LUT | URAM|
    +------------------------+--------------+---------+-------+----+-----+-----+
    |grp_generate_req_fu_36  |generate_req  |        4|      0|  41|  171|    0|
    +------------------------+--------------+---------+-------+----+-----+-----+
    |Total                   |              |        4|      0|  41|  171|    0|
    +------------------------+--------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |grp_generate_req_fu_36_stream_out_V_TREADY  |    and   |      0|  0|   2|           1|           1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                       |          |      0|  0|   2|           1|           1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  27|          5|    1|          5|
    |stream_in_V_TREADY_int  |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  36|          7|    2|          7|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                            |  4|   0|    4|          0|
    |grp_generate_req_fu_36_ap_start_reg  |  1|   0|    1|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                |  5|   0|    5|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |  traffic_gen | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs |  traffic_gen | return value |
|ap_start             |  in |    1| ap_ctrl_hs |  traffic_gen | return value |
|ap_done              | out |    1| ap_ctrl_hs |  traffic_gen | return value |
|ap_idle              | out |    1| ap_ctrl_hs |  traffic_gen | return value |
|ap_ready             | out |    1| ap_ctrl_hs |  traffic_gen | return value |
|stream_in_V_TDATA    |  in |   32|    axis    |  stream_in_V |    pointer   |
|stream_in_V_TVALID   |  in |    1|    axis    |  stream_in_V |    pointer   |
|stream_in_V_TREADY   | out |    1|    axis    |  stream_in_V |    pointer   |
|stream_out_V_TDATA   | out |   32|    axis    | stream_out_V |    pointer   |
|stream_out_V_TVALID  | out |    1|    axis    | stream_out_V |    pointer   |
|stream_out_V_TREADY  |  in |    1|    axis    | stream_out_V |    pointer   |
|n_trans              |  in |   32|   ap_none  |    n_trans   |    scalar    |
|prob_req             |  in |   32|   ap_none  |   prob_req   |    scalar    |
+---------------------+-----+-----+------------+--------------+--------------+

