@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_inst (in view: work.top(verilog)) of black box view:LPM_LIBRARY.CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0(LPM) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_inst (in view: work.top(verilog)) of black box view:LPM_LIBRARY.CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0(LPM) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_inst (in view: work.top(verilog)) of black box view:LPM_LIBRARY.CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0(LPM) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_inst (in view: work.top(verilog)) of black box view:LPM_LIBRARY.CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0(LPM) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_inst (in view: work.top(verilog)) of black box view:LPM_LIBRARY.CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_0(LPM) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_0_inst (in view: work.top(verilog)) of black box view:LPM_LIBRARY.CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_0_0(LPM) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_0_0_inst (in view: work.top(verilog)) of black box view:LPM_LIBRARY.CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_0_0_0(LPM) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_0_0_0_inst (in view: work.top(verilog)) of black box view:LPM_LIBRARY.CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_0_0_0_0(LPM) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_0_0_0_0_inst (in view: work.top(verilog)) of black box view:LPM_LIBRARY.CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_0_0_0_0_0(LPM) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_0_0_0_0_0_inst (in view: work.top(verilog)) of black box view:LPM_LIBRARY.CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_0_0_0_0_0_0(LPM) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_0_0_0_0_0_0_inst (in view: work.top(verilog)) of black box view:LPM_LIBRARY.CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_0_0_0_0_0_0_0(LPM) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.top(verilog)) of black box view:LPM_LIBRARY.CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_0_0_0_0_0_0_0_0(LPM) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.top(verilog)) of black box view:LPM_LIBRARY.CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0(LPM) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.top(verilog)) of black box view:LPM_LIBRARY.CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0(LPM) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.top(verilog)) of black box view:LPM_LIBRARY.CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0(LPM) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.top(verilog)) of black box view:LPM_LIBRARY.CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0(LPM) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.top(verilog)) of black box view:LPM_LIBRARY.CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0(LPM) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.top(verilog)) of black box view:LPM_LIBRARY.CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0(LPM) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.top(verilog)) of black box view:LPM_LIBRARY.CP_fanout_cell_work_COREAXI4INTERCONNECT_Z29_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0(LPM) because it does not drive other instances.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[24] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[23] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[27] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[26] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[25] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[20] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[8] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[7] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[6] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[5] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[4] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[27] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[26] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[25] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[24] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[23] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[20] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[23] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[24] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[27] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[26] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[25] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[20] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sDat[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[20] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[23] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[24] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[25] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[27] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[26] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[6] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[8] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[7] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[5] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sDat[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk3.rrs.holdDat[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk3.rrs.holdDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk3.rrs.sDat[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk3.rrs.sDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[4].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[5:0] (in view: work.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_1_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[3:0] (in view: work.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_COREAXI4INTERCONNECT_Z29_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[3].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[5:0] (in view: work.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_COREAXI4INTERCONNECT_Z29(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\actel\directcore\coreaxitoahbl\3.6.101\rtl\vlog\core\coreaxitoahbl_readbytecnt.v":54:8:54:11|Removing instance AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_AXISlaveCtrl.U_readByteCnt.validBytes_1_00_0_dreg[0] because it is equivalent to instance AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_AXISlaveCtrl.U_readByteCnt.validBytes_1_00_dreg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT420 |Found inferred clock PF_DDR4_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.CCC_0.pll_inst_0_clkint_4.
@W: MT420 |Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_0.
@W: MT420 |Found inferred clock COREDDR_TIP_INT_Z146|VCO_PHSEL_ROTATE_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.CCC_0.PHASE_ROTATE_0.
@W: MT420 |Found inferred clock top|REF_CLK_0 with period 10.00ns. Please declare a user-defined clock on port REF_CLK_0.
