#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fef1ec0aab0 .scope module, "tb" "tb" 2 11;
 .timescale -9 -9;
v0x7fef1ec226a0_0 .var "D", 3 0;
v0x7fef1ec22750_0 .net "Q", 3 0, v0x7fef1ec22590_0;  1 drivers
v0x7fef1ec22800_0 .var "clk", 0 0;
v0x7fef1ec228d0_0 .var "clrN", 0 0;
v0x7fef1ec22980_0 .var/i "ii", 31 0;
v0x7fef1ec22a50_0 .var/i "jj", 31 0;
v0x7fef1ec22ae0_0 .var/i "seed", 31 0;
S_0x7fef1ec0ac20 .scope module, "DUT" "reg4d_behave" 2 21, 2 83 0, S_0x7fef1ec0aab0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "q_bus";
    .port_info 1 /INPUT 4 "d_bus";
    .port_info 2 /INPUT 1 "clrN";
    .port_info 3 /INPUT 1 "clk";
v0x7fef1ec04720_0 .net "clk", 0 0, v0x7fef1ec22800_0;  1 drivers
v0x7fef1ec22430_0 .net "clrN", 0 0, v0x7fef1ec228d0_0;  1 drivers
v0x7fef1ec224d0_0 .net "d_bus", 3 0, v0x7fef1ec226a0_0;  1 drivers
v0x7fef1ec22590_0 .var "q_bus", 3 0;
E_0x7fef1ec05ea0/0 .event negedge, v0x7fef1ec22430_0;
E_0x7fef1ec05ea0/1 .event posedge, v0x7fef1ec04720_0;
E_0x7fef1ec05ea0 .event/or E_0x7fef1ec05ea0/0, E_0x7fef1ec05ea0/1;
    .scope S_0x7fef1ec0ac20;
T_0 ;
    %wait E_0x7fef1ec05ea0;
    %load/vec4 v0x7fef1ec22430_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fef1ec22590_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fef1ec224d0_0;
    %store/vec4 v0x7fef1ec22590_0, 0, 4;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fef1ec0aab0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x7fef1ec22800_0;
    %inv;
    %store/vec4 v0x7fef1ec22800_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fef1ec0aab0;
T_2 ;
    %vpi_call 2 34 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fef1ec0aab0 {0 0 0};
    %vpi_call 2 36 "$write", "\012test behavioral version of the 4-bit reg\012\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fef1ec228d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fef1ec22800_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fef1ec226a0_0, 0, 4;
    %pushi/vec4 888, 0, 32;
    %store/vec4 v0x7fef1ec22ae0_0, 0, 32;
    %vpi_call 2 41 "$write", " clrN    D   |   Q \012" {0 0 0};
    %vpi_call 2 42 "$write", " --------------------\012\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fef1ec22980_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7fef1ec22980_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fef1ec22a50_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fef1ec22a50_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.3, 5;
    %vpi_func 2 46 "$random" 32, v0x7fef1ec22ae0_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %ix/getv/s 4, v0x7fef1ec22a50_0;
    %store/vec4 v0x7fef1ec226a0_0, 4, 1;
    %load/vec4 v0x7fef1ec22a50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fef1ec22a50_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %delay 4, 0;
    %vpi_call 2 49 "$write", "  %1b    %4b  |  %4b      %3t ns  before edge\012", v0x7fef1ec228d0_0, v0x7fef1ec226a0_0, v0x7fef1ec22750_0, $time {0 0 0};
    %delay 2, 0;
    %vpi_call 2 52 "$write", "  %1b    %1b  |  %4b      %3t ns  after edge\012\012", v0x7fef1ec228d0_0, v0x7fef1ec226a0_0, v0x7fef1ec22750_0, $time {0 0 0};
    %delay 4, 0;
    %load/vec4 v0x7fef1ec22980_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fef1ec22980_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fef1ec228d0_0, 0, 1;
    %vpi_call 2 58 "$write", " --------------------\012\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fef1ec22980_0, 0, 32;
T_2.4 ;
    %load/vec4 v0x7fef1ec22980_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fef1ec22a50_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x7fef1ec22a50_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.7, 5;
    %vpi_func 2 61 "$random" 32, v0x7fef1ec22ae0_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %ix/getv/s 4, v0x7fef1ec22a50_0;
    %store/vec4 v0x7fef1ec226a0_0, 4, 1;
    %load/vec4 v0x7fef1ec22a50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fef1ec22a50_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %delay 4, 0;
    %vpi_call 2 64 "$write", "  %1b    %4b  |  %4b      %3t ns  before edge\012", v0x7fef1ec228d0_0, v0x7fef1ec226a0_0, v0x7fef1ec22750_0, $time {0 0 0};
    %delay 2, 0;
    %vpi_call 2 67 "$write", "  %1b    %1b  |  %4b      %3t ns  after edge\012\012", v0x7fef1ec228d0_0, v0x7fef1ec226a0_0, v0x7fef1ec22750_0, $time {0 0 0};
    %delay 4, 0;
    %load/vec4 v0x7fef1ec22980_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fef1ec22980_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %vpi_call 2 73 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~\012\012" {0 0 0};
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "reg4d_behave.v";
