Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date             : Sun Feb  4 01:23:19 2024
| Host             : Kosana running 64-bit Ubuntu 20.04.6 LTS
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7k70tfbv676-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 112.405 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 111.375                           |
| Device Static (W)        | 1.029                             |
| Effective TJA (C/W)      | 1.9                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     1.708 |     1348 |       --- |             --- |
|   LUT as Logic |     1.552 |      241 |     41000 |            0.59 |
|   Register     |     0.150 |      850 |     82000 |            1.04 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   CARRY4       |    <0.001 |       15 |     10250 |            0.15 |
|   Others       |     0.000 |      150 |       --- |             --- |
| Signals        |    27.120 |     5402 |       --- |             --- |
| DSPs           |    76.069 |       90 |       240 |           37.50 |
| I/O            |     6.477 |       78 |       300 |           26.00 |
| Static Power   |     1.029 |          |           |                 |
| Total          |   112.405 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |   105.988 |     105.114 |      0.874 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.564 |       0.513 |      0.051 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     2.967 |       2.966 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.025 |       0.000 |      0.025 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| top                                              |   111.375 |
|   redudant_filters_instances[0].redudant_filters |    19.689 |
|     first_section                                |     3.026 |
|     other_sections[1].fir_section                |     3.247 |
|     other_sections[2].fir_section                |     3.041 |
|     other_sections[3].fir_section                |     3.272 |
|     other_sections[4].fir_section                |     3.470 |
|     other_sections[5].fir_section                |     3.243 |
|   redudant_filters_instances[1].redudant_filters |    19.490 |
|     first_section                                |     3.081 |
|     other_sections[1].fir_section                |     3.264 |
|     other_sections[2].fir_section                |     3.336 |
|     other_sections[3].fir_section                |     3.135 |
|     other_sections[4].fir_section                |     3.245 |
|     other_sections[5].fir_section                |     3.139 |
|   redudant_filters_instances[2].redudant_filters |    20.759 |
|     first_section                                |     3.138 |
|     other_sections[1].fir_section                |     3.520 |
|     other_sections[2].fir_section                |     3.365 |
|     other_sections[3].fir_section                |     3.378 |
|     other_sections[4].fir_section                |     3.978 |
|     other_sections[5].fir_section                |     3.059 |
|   redudant_filters_instances[3].redudant_filters |    19.593 |
|     first_section                                |     2.853 |
|     other_sections[1].fir_section                |     3.339 |
|     other_sections[2].fir_section                |     3.181 |
|     other_sections[3].fir_section                |     3.622 |
|     other_sections[4].fir_section                |     3.266 |
|     other_sections[5].fir_section                |     3.046 |
|   redudant_filters_instances[4].redudant_filters |    19.697 |
|     first_section                                |     2.890 |
|     other_sections[1].fir_section                |     3.298 |
|     other_sections[2].fir_section                |     3.677 |
|     other_sections[3].fir_section                |     3.224 |
|     other_sections[4].fir_section                |     3.089 |
|     other_sections[5].fir_section                |     3.132 |
|   switches_instances[0].switches                 |     0.266 |
|     comp                                         |     0.089 |
|     mux                                          |     0.154 |
|     sr_ff                                        |     0.007 |
|   switches_instances[1].switches                 |     0.259 |
|     comp                                         |     0.091 |
|     mux                                          |     0.141 |
|     sr_ff                                        |     0.007 |
|   switches_instances[2].switches                 |     0.285 |
|     comp                                         |     0.094 |
|     mux                                          |     0.158 |
|     sr_ff                                        |     0.007 |
|   switches_instances[3].switches                 |     0.280 |
|     comp                                         |     0.093 |
|     mux                                          |     0.151 |
|     sr_ff                                        |     0.007 |
|   switches_instances[4].switches                 |     0.283 |
|     comp                                         |     0.090 |
|     mux                                          |     0.159 |
|     sr_ff                                        |     0.007 |
|   voter                                          |     0.945 |
+--------------------------------------------------+-----------+


