Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 13:36:22 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_332_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 Delay1No19_instance/Y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.928ns (28.405%)  route 2.339ns (71.595%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.475ns = ( 6.475 - 4.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 0.921ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.836ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=28127, routed)       2.096     3.047    Delay1No19_instance/clk_IBUF_BUFG
    SLICE_X151Y296       FDCE                                         r  Delay1No19_instance/Y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y296       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.126 r  Delay1No19_instance/Y_reg[10]/Q
                         net (fo=4, routed)           0.705     3.831    Delay1No18_instance/Y_reg[33]_0[10]
    SLICE_X144Y337       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     3.979 r  Delay1No18_instance/geqOp_carry_i_11/O
                         net (fo=1, routed)           0.011     3.990    Sum10_2_impl_instance/FPAddSubOp_instance/S[5]
    SLICE_X144Y337       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.145 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.171    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X144Y338       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.186 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.212    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X144Y339       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.264 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.302     4.566    Delay1No19_instance/CO[0]
    SLICE_X143Y341       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066     4.632 r  Delay1No19_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.262     4.894    Delay1No18_instance/Y_reg[23]_0[0]
    SLICE_X143Y340       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     4.983 r  Delay1No18_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.097     5.080    Delay1No18_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X143Y341       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     5.131 r  Delay1No18_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=33, routed)          0.329     5.460    Delay1No19_instance/shiftVal__5[0]
    SLICE_X144Y336       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     5.495 r  Delay1No19_instance/shiftedFracY_d1[18]_i_3/O
                         net (fo=5, routed)           0.418     5.913    Delay1No19_instance/shiftedFracY_d1_reg[38][5]
    SLICE_X149Y342       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     6.063 r  Delay1No19_instance/shiftedFracY_d1[10]_i_2/O
                         net (fo=2, routed)           0.091     6.154    Delay1No19_instance/level4__0[6]
    SLICE_X149Y342       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.088     6.242 r  Delay1No19_instance/shiftedFracY_d1[26]_i_1/O
                         net (fo=1, routed)           0.072     6.314    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY[15]
    SLICE_X149Y342       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=28127, routed)       1.815     6.475    Sum10_2_impl_instance/FPAddSubOp_instance/clk
    SLICE_X149Y342       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/C
                         clock pessimism              0.380     6.855    
                         clock uncertainty           -0.035     6.819    
    SLICE_X149Y342       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.844    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]
  -------------------------------------------------------------------
                         required time                          6.844    
                         arrival time                          -6.314    
  -------------------------------------------------------------------
                         slack                                  0.531    




