0.7
2020.2
Oct 19 2021
03:16:22
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/AESL_automem_ad.v,1649167535,systemVerilog,,,,AESL_automem_ad,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/AESL_automem_c.v,1649167535,systemVerilog,,,,AESL_automem_c,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/AESL_automem_k.v,1649167535,systemVerilog,,,,AESL_automem_k,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/AESL_automem_m.v,1649167535,systemVerilog,,,,AESL_automem_m,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/AESL_automem_npub.v,1649167535,systemVerilog,,,,AESL_automem_npub,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/crypto_aead_encrypt_h.autotb.v,1649167536,systemVerilog,,,H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/fifo_para.vh,apatb_crypto_aead_encrypt_h_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/crypto_aead_encrypt_h.v,1649167502,systemVerilog,,,,crypto_aead_encrypt_h,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/crypto_aead_encrypt_h_LOADBYTES_1.v,1649167500,systemVerilog,,,,crypto_aead_encrypt_h_LOADBYTES_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/crypto_aead_encrypt_h_LOADBYTES_2.v,1649167500,systemVerilog,,,,crypto_aead_encrypt_h_LOADBYTES_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/crypto_aead_encrypt_h_ROUND.v,1649167500,systemVerilog,,,,crypto_aead_encrypt_h_ROUND,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/crypto_aead_encrypt_h_crypto_aead_encrypt_1.v,1649167501,systemVerilog,,,,crypto_aead_encrypt_h_crypto_aead_encrypt_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/crypto_aead_encrypt_h_crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_28_1.v,1649167500,systemVerilog,,,,crypto_aead_encrypt_h_crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_28_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/crypto_aead_encrypt_h_crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_28_11.v,1649167501,systemVerilog,,,,crypto_aead_encrypt_h_crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_28_11,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/crypto_aead_encrypt_h_crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_28_12.v,1649167501,systemVerilog,,,,crypto_aead_encrypt_h_crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_28_12,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/crypto_aead_encrypt_h_flow_control_loop_pipe_sequential_init.v,1649167502,systemVerilog,,,,crypto_aead_encrypt_h_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/csv_file_dump.svh,1649167536,verilog,,,,,,,,,,,,
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/dataflow_monitor.sv,1649167536,systemVerilog,H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/nodf_module_interface.svh;H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/seq_loop_interface.svh;H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/upc_loop_interface.svh,,H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/dump_file_agent.svh;H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/csv_file_dump.svh;H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/sample_agent.svh;H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/loop_sample_agent.svh;H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/sample_manager.svh;H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/nodf_module_interface.svh;H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/nodf_module_monitor.svh;H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/seq_loop_interface.svh;H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/seq_loop_monitor.svh;H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/upc_loop_interface.svh;H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/dump_file_agent.svh,1649167536,verilog,,,,,,,,,,,,
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/fifo_para.vh,1649167536,verilog,,,,,,,,,,,,
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/loop_sample_agent.svh,1649167536,verilog,,,,,,,,,,,,
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/nodf_module_interface.svh,1649167536,verilog,,,,nodf_module_intf,,,,,,,,
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/nodf_module_monitor.svh,1649167536,verilog,,,,,,,,,,,,
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/sample_agent.svh,1649167536,verilog,,,,,,,,,,,,
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/sample_manager.svh,1649167536,verilog,,,,,,,,,,,,
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/seq_loop_interface.svh,1649167536,verilog,,,,seq_loop_intf,,,,,,,,
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/seq_loop_monitor.svh,1649167536,verilog,,,,,,,,,,,,
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/upc_loop_interface.svh,1649167536,verilog,,,,upc_loop_intf,,,,,,,,
H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/upc_loop_monitor.svh,1649167536,verilog,,,,,,,,,,,,
