`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2023/03/30 17:22:24
// Design Name: 
// Module Name: test_banch
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module test_banch();

reg [31:0] a = 32'b0;
reg [31:0] b = 32'b100;
reg [2:0] f = 3'b000;
wire [2:0]t;
wire [31:0]out;

ALU test(.a(a),.b(b),.f(f),.t(t),.y(out));

initial begin
    #10 a = 32'b0000_0000_0000_0000_0000_0000_1000_1000; b = 32'b0000_0000_0000_0000_0000_0000_1100_1000; f = 3'b000;
    #10 a = 32'b0000_0000_0000_0000_0000_0000_1000_1000; b = 32'b1000_0000_0000_0000_0000_0000_1000_1000; f = 3'b000;
    #10 a = 32'b1000_0000_0000_0000_0000_0000_1000_1000; b = 32'b1000_0000_0000_0000_0000_0000_1000_1000; f = 3'b000;
    #10 a = 32'b0000_0000_0000_0000_0000_0000_1000_1000; b = 32'b0000_0000_0000_0000_0000_0000_1000_1000; f = 3'b000;
    #10 a = 32'b1000_0000_0000_0000_0000_0000_1000_1000; b = 32'b0000_0000_0000_0000_0000_0000_1100_1000; f = 3'b000;
    #20 f = 3'b001;
    #20 f = 3'b010;
    #20 f = 3'b011;
    #20 f = 3'b100;
    #20 f = 3'b101;
    #20 f = 3'b110;
    #20 f = 3'b111;

end
endmodule
