Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Feb 22 23:30:33 2023
| Host         : DESKTOP-FKMFD8S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab09_ctrl_control_sets_placed.rpt
| Design       : lab09_ctrl
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    71 |
|    Minimum number of control sets                        |    71 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   142 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    71 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     1 |
| >= 16              |    43 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              96 |           24 |
| Yes          | No                    | No                     |             510 |          404 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              87 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------+----------------------------------+------------------+----------------+--------------+
|     Clock Signal     |             Enable Signal            |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+--------------------------------------+----------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | mykey/buffer[8]_i_1_n_0              |                                  |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | mykey/buffer[2]_i_1_n_0              |                                  |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | mykey/buffer[9]_i_1_n_0              |                                  |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | mykey/buffer[4]_i_1_n_0              |                                  |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | mykey/buffer[3]_i_1_n_0              |                                  |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | mykey/buffer[1]_i_1_n_0              |                                  |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | mykey/buffer[5]_i_1_n_0              |                                  |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | mykey/buffer[0]_i_1_n_0              |                                  |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | mykey/buffer[6]_i_1_n_0              |                                  |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | mykey/buffer[7]_i_1_n_0              |                                  |                1 |              1 |         1.00 |
| ~vga_clk_BUFG        |                                      |                                  |                2 |              2 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | mykey/sampling                       |                                  |                2 |              4 |         2.00 |
| ~vga_clk_BUFG        | p_0_in[21]                           |                                  |                3 |              5 |         1.67 |
|  vga_clk_BUFG        | my_vgactrl/E[0]                      | my_vgactrl/print_v_reg[1]        |                2 |              5 |         2.50 |
|  vga_clk_BUFG        | my_vgactrl/x_cnt_reg[9]_1[0]         |                                  |                1 |              5 |         5.00 |
| ~vga_clk_BUFG        | ev_read[4]_i_1_n_0                   |                                  |                4 |              5 |         1.25 |
|  my_5khz/CLK         |                                      |                                  |                3 |              6 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | mykey/buffer_reg[2]_0[0]             | mykey/SR[0]                      |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | p_0_in_0                             |                                  |                2 |              8 |         4.00 |
| ~vga_clk_BUFG        | buf_done                             |                                  |                2 |              8 |         4.00 |
|  vga_clk_BUFG        | my_vgactrl/y_cnt                     | my_vgactrl/y_cnt0                |                3 |             10 |         3.33 |
|  vga_clk_BUFG        |                                      |                                  |                7 |             11 |         1.57 |
| ~vga_clk_BUFG        | line_offset[11]_i_2_n_0              | line_offset_l[11]_i_1_n_0        |                3 |             11 |         3.67 |
| ~vga_clk_BUFG        | line_offset[11]_i_2_n_0              | line_offset[11]_i_1_n_0          |                3 |             11 |         3.67 |
|  vga_clk_BUFG        | my_vgactrl/valid                     | my_vgactrl/x_cnt_reg[9]_0        |                3 |             12 |         4.00 |
|  vga_clk_BUFG        | my_vgactrl/E[0]                      |                                  |                4 |             12 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | mykey/fifo_reg_0_7_0_5_i_1_n_0       |                                  |                2 |             12 |         6.00 |
| ~vga_clk_BUFG        | cursor_h[11]_i_2_n_0                 | cursor_h[11]_i_1_n_0             |                6 |             14 |         2.33 |
| ~vga_clk_BUFG        | ledon9_out                           | ledon0_out                       |               11 |             16 |         1.45 |
|  CLK100MHZ_IBUF_BUFG | mykey/E[0]                           |                                  |                4 |             16 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                      |                                  |               10 |             18 |         1.80 |
|  vga_clk_BUFG        | my_vgactrl/x_cnt_reg[9]_0            |                                  |               17 |             31 |         1.82 |
|  CLK100MHZ_IBUF_BUFG |                                      | my_2hz/clkcount[0]_i_1__1_n_0    |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                      | my_5khz/clear                    |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                      | my_vgaclk/clkcount[0]_i_1__0_n_0 |                8 |             32 |         4.00 |
| ~vga_clk_BUFG        | cursor_v[11]_i_1_n_0                 |                                  |               11 |             34 |         3.09 |
| ~vga_clk_BUFG        | key_reg_reg_r1_1472_1535_0_2_i_1_n_0 |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_2048_2111_0_2_i_1_n_0 |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_704_767_0_2_i_1_n_0   |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_832_895_0_2_i_1_n_0   |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_512_575_0_2_i_1_n_0   |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_576_639_0_2_i_1_n_0   |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_768_831_0_2_i_1_n_0   |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_640_703_0_2_i_1_n_0   |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_896_959_0_2_i_1_n_0   |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_960_1023_0_2_i_1_n_0  |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_448_511_0_2_i_1_n_0   |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_1152_1215_0_2_i_1_n_0 |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_0_63_0_2_i_5_n_0      |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_1024_1087_0_2_i_1_n_0 |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_256_319_0_2_i_1_n_0   |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_384_447_0_2_i_1_n_0   |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_1088_1151_0_2_i_1_n_0 |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_2112_2175_0_2_i_1_n_0 |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_1216_1279_0_2_i_1_n_0 |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_1984_2047_0_2_i_1_n_0 |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_1920_1983_0_2_i_1_n_0 |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_1280_1343_0_2_i_1_n_0 |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_1792_1855_0_2_i_1_n_0 |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_1344_1407_0_2_i_1_n_0 |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_1600_1663_0_2_i_1_n_0 |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_320_383_0_2_i_1_n_0   |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_192_255_0_2_i_1_n_0   |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_1856_1919_0_2_i_1_n_0 |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_64_127_0_2_i_1_n_0    |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_1664_1727_0_2_i_1_n_0 |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_128_191_0_2_i_1_n_0   |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_1408_1471_0_2_i_1_n_0 |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_1536_1599_0_2_i_1_n_0 |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | key_reg_reg_r1_1728_1791_0_2_i_1_n_0 |                                  |               24 |             96 |         4.00 |
| ~vga_clk_BUFG        | cursor_h[11]_i_2_n_0                 |                                  |              344 |            372 |         1.08 |
+----------------------+--------------------------------------+----------------------------------+------------------+----------------+--------------+


