Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "F:/programming/VHDL/Milestone1/Regester file/RegesterFile/testWrite_isim_beh.exe" -prj "F:/programming/VHDL/Milestone1/Regester file/RegesterFile/testWrite_beh.prj" "work.testWrite" 
ISim P.58f (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "F:/programming/VHDL/Milestone1/Regester file/RegesterFile/ComponentsPackage.vhd" into library work
Parsing VHDL file "F:/programming/VHDL/Milestone1/Regester file/RegesterFile/muxRegFile32x1.vhd" into library work
Parsing VHDL file "F:/programming/VHDL/Milestone1/Regester file/RegesterFile/GenericReg.vhd" into library work
Parsing VHDL file "F:/programming/VHDL/Milestone1/Regester file/RegesterFile/Decoder32.vhd" into library work
Parsing VHDL file "F:/programming/VHDL/Milestone1/Regester file/RegesterFile/Reg_File.vhd" into library work
Parsing VHDL file "F:/programming/VHDL/Milestone1/Regester file/RegesterFile/testWrite.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 160724 KB
Fuse CPU Usage: 264 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package componentspackage
Compiling architecture behavioral of entity reg [\reg(32)\]
Compiling architecture behavioral of entity muxRegFile32x1 [muxregfile32x1_default]
Compiling architecture behavioral of entity Decoder32 [decoder32_default]
Compiling architecture behavioral of entity Reg_File [reg_file_default]
Compiling architecture behavior of entity testwrite
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 14 VHDL Units
Built simulation executable F:/programming/VHDL/Milestone1/Regester file/RegesterFile/testWrite_isim_beh.exe
Fuse Memory Usage: 178644 KB
Fuse CPU Usage: 452 ms
