<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/basicreg.v.html" target="file-frame">third_party/tests/ivtest/ivltests/basicreg.v</a>
defines: 
time_elapsed: 0.048s
ram usage: 10168 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/basicreg.v.html" target="file-frame">third_party/tests/ivtest/ivltests/basicreg.v</a>
module basicreg (
	clk,
	d,
	q
);
	input clk;
	input d;
	output q;
	(* ivl_synthesis_on *) always @(posedge clk) q &lt;= d;
endmodule
module tbench;
	reg clk;
	reg d;
	wire q;
	basicreg u_reg(
		clk,
		d,
		q
	);
	(* ivl_synthesis_off *) initial begin
		clk = 0;
		d = 0;
		#(1)
			;
		clk = 1;
		#(1)
			;
		if (q !== 0) begin
			$display(&#34;FAILED - Q isn&#39;t 0 on first edge&#34;);
			$finish;
		end
		d = 1;
		#(1)
			;
		clk = 0;
		#(1)
			;
		if (q !== 0) begin
			$display(&#34;FAILED - Q isn&#39;t 0 after first falling edge&#34;);
			$finish;
		end
		#(1)
			;
		d = 1;
		clk = 1;
		#(1)
			;
		if (q !== 1) begin
			$display(&#34;FAILED - Q isn&#39;t 1 2nd raising edge&#34;);
			$finish;
		end
		#(1)
			;
		clk = 0;
		#(1)
			;
		if (q !== 1) begin
			$display(&#34;FAILED - Q isn&#39;t 1 after 2nd falling edge&#34;);
			$finish;
		end
		$display(&#34;PASSED&#34;);
	end
endmodule

</pre>
</body>