// Seed: 168714769
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    output tri0 id_2,
    output supply1 id_3,
    output wor id_4,
    output tri1 id_5,
    input tri id_6,
    input wand id_7,
    input supply1 id_8,
    input wire id_9,
    output wand id_10,
    input tri0 id_11
);
  genvar id_13, id_14;
  assign module_1.id_2 = 0;
  wire id_15;
  parameter id_16 = -1'b0;
endmodule
module module_1 (
    output logic id_0,
    input tri0 id_1,
    input supply0 id_2,
    output supply1 id_3
);
  always @(posedge id_2 or posedge -1) id_0 = -1 ? -1 : -1;
  wand id_5 = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_1,
      id_1,
      id_2,
      id_3,
      id_1
  );
  tri0 id_6 = -1'b0;
endmodule
