{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1518833572451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1518833572451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 17 00:12:52 2018 " "Processing started: Sat Feb 17 00:12:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1518833572451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1518833572451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1518833572451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1518833573169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaprincipal.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriaprincipal.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaprincipal " "Found entity 1: memoriaprincipal" {  } { { "memoriaprincipal.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/memoriaprincipal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518833573675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518833573675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriainstrucao.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriainstrucao.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriainstrucao " "Found entity 1: memoriainstrucao" {  } { { "memoriainstrucao.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/memoriainstrucao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518833573679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518833573679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoderegistradores.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoderegistradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 bancoderegistradores " "Found entity 1: bancoderegistradores" {  } { { "bancoderegistradores.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/bancoderegistradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518833573683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518833573683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadelogicaearitmetica.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadelogicaearitmetica.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidadelogicaearitmetica " "Found entity 1: unidadelogicaearitmetica" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518833573687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518833573687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadordeprograma.v 1 1 " "Found 1 design units, including 1 entities, in source file contadordeprograma.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadordeprograma " "Found entity 1: contadordeprograma" {  } { { "contadordeprograma.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/contadordeprograma.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518833573691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518833573691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladora.v 1 1 " "Found 1 design units, including 1 entities, in source file controladora.v" { { "Info" "ISGN_ENTITY_NAME" "1 controladora " "Found entity 1: controladora" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518833573694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518833573694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processamento.v 1 1 " "Found 1 design units, including 1 entities, in source file processamento.v" { { "Info" "ISGN_ENTITY_NAME" "1 processamento " "Found entity 1: processamento" {  } { { "processamento.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518833573697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518833573697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloio.v 1 1 " "Found 1 design units, including 1 entities, in source file moduloio.v" { { "Info" "ISGN_ENTITY_NAME" "1 moduloio " "Found entity 1: moduloio" {  } { { "moduloio.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/moduloio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518833573697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518833573697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518833573697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518833573697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displays.v 1 1 " "Found 1 design units, including 1 entities, in source file displays.v" { { "Info" "ISGN_ENTITY_NAME" "1 displays " "Found entity 1: displays" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518833573697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518833573697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/DeBounce.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518833573712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518833573712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "multiplexador.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/multiplexador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518833573712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518833573712 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clockout.v(7) " "Verilog HDL information at clockout.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "clockout.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/clockout.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1518833573712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockout.v 1 1 " "Found 1 design units, including 1 entities, in source file clockout.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockout " "Found entity 1: clockout" {  } { { "clockout.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/clockout.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518833573712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518833573712 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "muxpc;v.v " "Can't analyze file -- file muxpc;v.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1518833573712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpc.v 1 1 " "Found 1 design units, including 1 entities, in source file muxpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxpc " "Found entity 1: muxpc" {  } { { "muxpc.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/muxpc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518833573728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518833573728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriahd.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriahd.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriahd " "Found entity 1: memoriahd" {  } { { "memoriahd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/memoriahd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518833573728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518833573728 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../proc3/mux_hd_bios.v " "Can't analyze file -- file ../../proc3/mux_hd_bios.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1518833573728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_hd_bios.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_hd_bios.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hd_bios " "Found entity 1: mux_hd_bios" {  } { { "mux_hd_bios.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/mux_hd_bios.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518833573747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518833573747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_controle_bios.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_controle_bios.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_controle_bios " "Found entity 1: mux_controle_bios" {  } { { "mux_controle_bios.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/mux_controle_bios.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518833573750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518833573750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bios.v 1 1 " "Found 1 design units, including 1 entities, in source file bios.v" { { "Info" "ISGN_ENTITY_NAME" "1 bios " "Found entity 1: bios" {  } { { "bios.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/bios.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518833573751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518833573751 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/HDteste.v " "Can't analyze file -- file output_files/HDteste.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1518833573751 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "HDteste.v " "Can't analyze file -- file HDteste.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1518833573751 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "simple_dual_port_ram_dual_clock.v " "Can't analyze file -- file simple_dual_port_ram_dual_clock.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1518833573766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endereco_acesso_hd.v 1 1 " "Found 1 design units, including 1 entities, in source file endereco_acesso_hd.v" { { "Info" "ISGN_ENTITY_NAME" "1 endereco_acesso_hd " "Found entity 1: endereco_acesso_hd" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518833573766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518833573766 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processamento.v(95) " "Verilog HDL Instantiation warning at processamento.v(95): instance has no name" {  } { { "processamento.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 95 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1518833573766 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processamento.v(99) " "Verilog HDL Instantiation warning at processamento.v(99): instance has no name" {  } { { "processamento.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 99 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1518833573766 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processamento.v(106) " "Verilog HDL Instantiation warning at processamento.v(106): instance has no name" {  } { { "processamento.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 106 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1518833573766 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processamento.v(118) " "Verilog HDL Instantiation warning at processamento.v(118): instance has no name" {  } { { "processamento.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 118 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1518833573766 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processamento.v(148) " "Verilog HDL Instantiation warning at processamento.v(148): instance has no name" {  } { { "processamento.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 148 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1518833573766 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processamento.v(154) " "Verilog HDL Instantiation warning at processamento.v(154): instance has no name" {  } { { "processamento.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 154 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1518833573766 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processamento.v(158) " "Verilog HDL Instantiation warning at processamento.v(158): instance has no name" {  } { { "processamento.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 158 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1518833573766 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processamento.v(163) " "Verilog HDL Instantiation warning at processamento.v(163): instance has no name" {  } { { "processamento.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 163 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1518833573766 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processamento.v(184) " "Verilog HDL Instantiation warning at processamento.v(184): instance has no name" {  } { { "processamento.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 184 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1518833573766 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processamento.v(194) " "Verilog HDL Instantiation warning at processamento.v(194): instance has no name" {  } { { "processamento.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 194 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1518833573766 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "moduloio.v(21) " "Verilog HDL Instantiation warning at moduloio.v(21): instance has no name" {  } { { "moduloio.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/moduloio.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1518833573766 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processamento.v(204) " "Verilog HDL Instantiation warning at processamento.v(204): instance has no name" {  } { { "processamento.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 204 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1518833573766 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processamento.v(216) " "Verilog HDL Instantiation warning at processamento.v(216): instance has no name" {  } { { "processamento.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 216 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1518833573766 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processamento.v(219) " "Verilog HDL Instantiation warning at processamento.v(219): instance has no name" {  } { { "processamento.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 219 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1518833573766 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processamento.v(223) " "Verilog HDL Instantiation warning at processamento.v(223): instance has no name" {  } { { "processamento.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 223 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1518833573766 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processamento " "Elaborating entity \"processamento\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1518833573845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador multiplexador:comb_113 " "Elaborating entity \"multiplexador\" for hierarchy \"multiplexador:comb_113\"" {  } { { "processamento.v" "comb_113" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833573866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxpc muxpc:comb_114 " "Elaborating entity \"muxpc\" for hierarchy \"muxpc:comb_114\"" {  } { { "processamento.v" "comb_114" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833573866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriainstrucao memoriainstrucao:comb_115 " "Elaborating entity \"memoriainstrucao\" for hierarchy \"memoriainstrucao:comb_115\"" {  } { { "processamento.v" "comb_115" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833573866 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pos_atual memoriainstrucao.v(12) " "Verilog HDL or VHDL warning at memoriainstrucao.v(12): object \"pos_atual\" assigned a value but never read" {  } { { "memoriainstrucao.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/memoriainstrucao.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1518833573947 "|processamento|memoriainstrucao:comb_114"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mem_instrucao " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mem_instrucao\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1518833573947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladora controladora:comb_116 " "Elaborating entity \"controladora\" for hierarchy \"controladora:comb_116\"" {  } { { "processamento.v" "comb_116" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833573949 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 controladora.v(30) " "Verilog HDL assignment warning at controladora.v(30): truncated value with size 2 to match size of target (1)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 controladora.v(44) " "Verilog HDL assignment warning at controladora.v(44): truncated value with size 2 to match size of target (1)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 controladora.v(58) " "Verilog HDL assignment warning at controladora.v(58): truncated value with size 2 to match size of target (1)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 controladora.v(72) " "Verilog HDL assignment warning at controladora.v(72): truncated value with size 2 to match size of target (1)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 controladora.v(86) " "Verilog HDL assignment warning at controladora.v(86): truncated value with size 2 to match size of target (1)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 controladora.v(100) " "Verilog HDL assignment warning at controladora.v(100): truncated value with size 2 to match size of target (1)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 controladora.v(114) " "Verilog HDL assignment warning at controladora.v(114): truncated value with size 2 to match size of target (1)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 controladora.v(128) " "Verilog HDL assignment warning at controladora.v(128): truncated value with size 2 to match size of target (1)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 controladora.v(142) " "Verilog HDL assignment warning at controladora.v(142): truncated value with size 2 to match size of target (1)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 controladora.v(156) " "Verilog HDL assignment warning at controladora.v(156): truncated value with size 2 to match size of target (1)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 controladora.v(170) " "Verilog HDL assignment warning at controladora.v(170): truncated value with size 2 to match size of target (1)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 controladora.v(184) " "Verilog HDL assignment warning at controladora.v(184): truncated value with size 2 to match size of target (1)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 controladora.v(198) " "Verilog HDL assignment warning at controladora.v(198): truncated value with size 2 to match size of target (1)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 controladora.v(212) " "Verilog HDL assignment warning at controladora.v(212): truncated value with size 2 to match size of target (1)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 controladora.v(226) " "Verilog HDL assignment warning at controladora.v(226): truncated value with size 2 to match size of target (1)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 controladora.v(240) " "Verilog HDL assignment warning at controladora.v(240): truncated value with size 2 to match size of target (1)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 controladora.v(254) " "Verilog HDL assignment warning at controladora.v(254): truncated value with size 2 to match size of target (1)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 controladora.v(268) " "Verilog HDL assignment warning at controladora.v(268): truncated value with size 2 to match size of target (1)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 controladora.v(282) " "Verilog HDL assignment warning at controladora.v(282): truncated value with size 2 to match size of target (1)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 controladora.v(296) " "Verilog HDL assignment warning at controladora.v(296): truncated value with size 2 to match size of target (1)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 controladora.v(310) " "Verilog HDL assignment warning at controladora.v(310): truncated value with size 2 to match size of target (1)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 controladora.v(324) " "Verilog HDL assignment warning at controladora.v(324): truncated value with size 2 to match size of target (1)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 controladora.v(338) " "Verilog HDL assignment warning at controladora.v(338): truncated value with size 2 to match size of target (1)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 controladora.v(352) " "Verilog HDL assignment warning at controladora.v(352): truncated value with size 2 to match size of target (1)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controladora.v(18) " "Verilog HDL Case Statement warning at controladora.v(18): incomplete case statement has no default case item" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_ula controladora.v(16) " "Verilog HDL Always Construct warning at controladora.v(16): inferring latch(es) for variable \"controle_ula\", which holds its previous value in one or more paths through the always construct" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_registradores controladora.v(16) " "Verilog HDL Always Construct warning at controladora.v(16): inferring latch(es) for variable \"controle_registradores\", which holds its previous value in one or more paths through the always construct" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_pc controladora.v(16) " "Verilog HDL Always Construct warning at controladora.v(16): inferring latch(es) for variable \"controle_pc\", which holds its previous value in one or more paths through the always construct" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_moduloio controladora.v(16) " "Verilog HDL Always Construct warning at controladora.v(16): inferring latch(es) for variable \"controle_moduloio\", which holds its previous value in one or more paths through the always construct" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_memoria controladora.v(16) " "Verilog HDL Always Construct warning at controladora.v(16): inferring latch(es) for variable \"controle_memoria\", which holds its previous value in one or more paths through the always construct" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_displays controladora.v(16) " "Verilog HDL Always Construct warning at controladora.v(16): inferring latch(es) for variable \"controle_displays\", which holds its previous value in one or more paths through the always construct" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_mux controladora.v(16) " "Verilog HDL Always Construct warning at controladora.v(16): inferring latch(es) for variable \"controle_mux\", which holds its previous value in one or more paths through the always construct" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controlemux controladora.v(16) " "Verilog HDL Always Construct warning at controladora.v(16): inferring latch(es) for variable \"controlemux\", which holds its previous value in one or more paths through the always construct" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_hd controladora.v(16) " "Verilog HDL Always Construct warning at controladora.v(16): inferring latch(es) for variable \"controle_hd\", which holds its previous value in one or more paths through the always construct" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_instr controladora.v(16) " "Verilog HDL Always Construct warning at controladora.v(16): inferring latch(es) for variable \"controle_instr\", which holds its previous value in one or more paths through the always construct" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_end controladora.v(16) " "Verilog HDL Always Construct warning at controladora.v(16): inferring latch(es) for variable \"controle_end\", which holds its previous value in one or more paths through the always construct" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_end controladora.v(16) " "Inferred latch for \"controle_end\" at controladora.v(16)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_instr controladora.v(16) " "Inferred latch for \"controle_instr\" at controladora.v(16)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_hd\[0\] controladora.v(16) " "Inferred latch for \"controle_hd\[0\]\" at controladora.v(16)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_hd\[1\] controladora.v(16) " "Inferred latch for \"controle_hd\[1\]\" at controladora.v(16)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlemux controladora.v(16) " "Inferred latch for \"controlemux\" at controladora.v(16)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_mux controladora.v(16) " "Inferred latch for \"controle_mux\" at controladora.v(16)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_displays\[0\] controladora.v(16) " "Inferred latch for \"controle_displays\[0\]\" at controladora.v(16)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_displays\[1\] controladora.v(16) " "Inferred latch for \"controle_displays\[1\]\" at controladora.v(16)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_memoria\[0\] controladora.v(16) " "Inferred latch for \"controle_memoria\[0\]\" at controladora.v(16)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_memoria\[1\] controladora.v(16) " "Inferred latch for \"controle_memoria\[1\]\" at controladora.v(16)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_moduloio\[0\] controladora.v(16) " "Inferred latch for \"controle_moduloio\[0\]\" at controladora.v(16)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_moduloio\[1\] controladora.v(16) " "Inferred latch for \"controle_moduloio\[1\]\" at controladora.v(16)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_pc\[0\] controladora.v(16) " "Inferred latch for \"controle_pc\[0\]\" at controladora.v(16)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_pc\[1\] controladora.v(16) " "Inferred latch for \"controle_pc\[1\]\" at controladora.v(16)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_pc\[2\] controladora.v(16) " "Inferred latch for \"controle_pc\[2\]\" at controladora.v(16)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_registradores\[0\] controladora.v(16) " "Inferred latch for \"controle_registradores\[0\]\" at controladora.v(16)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_registradores\[1\] controladora.v(16) " "Inferred latch for \"controle_registradores\[1\]\" at controladora.v(16)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_registradores\[2\] controladora.v(16) " "Inferred latch for \"controle_registradores\[2\]\" at controladora.v(16)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_ula\[0\] controladora.v(16) " "Inferred latch for \"controle_ula\[0\]\" at controladora.v(16)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_ula\[1\] controladora.v(16) " "Inferred latch for \"controle_ula\[1\]\" at controladora.v(16)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_ula\[2\] controladora.v(16) " "Inferred latch for \"controle_ula\[2\]\" at controladora.v(16)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_ula\[3\] controladora.v(16) " "Inferred latch for \"controle_ula\[3\]\" at controladora.v(16)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_ula\[4\] controladora.v(16) " "Inferred latch for \"controle_ula\[4\]\" at controladora.v(16)" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573950 "|processamento|controladora:comb_115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoderegistradores bancoderegistradores:comb_117 " "Elaborating entity \"bancoderegistradores\" for hierarchy \"bancoderegistradores:comb_117\"" {  } { { "processamento.v" "comb_117" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833573950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaprincipal memoriaprincipal:comb_118 " "Elaborating entity \"memoriaprincipal\" for hierarchy \"memoriaprincipal:comb_118\"" {  } { { "processamento.v" "comb_118" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833573950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "endereco_acesso_hd endereco_acesso_hd:comb_119 " "Elaborating entity \"endereco_acesso_hd\" for hierarchy \"endereco_acesso_hd:comb_119\"" {  } { { "processamento.v" "comb_119" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833573966 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont endereco_acesso_hd.v(14) " "Verilog HDL Always Construct warning at endereco_acesso_hd.v(14): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont endereco_acesso_hd.v(16) " "Verilog HDL Always Construct warning at endereco_acesso_hd.v(16): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "endereco_hd endereco_acesso_hd.v(10) " "Verilog HDL Always Construct warning at endereco_acesso_hd.v(10): inferring latch(es) for variable \"endereco_hd\", which holds its previous value in one or more paths through the always construct" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "setor_hd endereco_acesso_hd.v(10) " "Verilog HDL Always Construct warning at endereco_acesso_hd.v(10): inferring latch(es) for variable \"setor_hd\", which holds its previous value in one or more paths through the always construct" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cont endereco_acesso_hd.v(10) " "Verilog HDL Always Construct warning at endereco_acesso_hd.v(10): inferring latch(es) for variable \"cont\", which holds its previous value in one or more paths through the always construct" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[0\] endereco_acesso_hd.v(12) " "Inferred latch for \"cont\[0\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[1\] endereco_acesso_hd.v(12) " "Inferred latch for \"cont\[1\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[2\] endereco_acesso_hd.v(12) " "Inferred latch for \"cont\[2\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[3\] endereco_acesso_hd.v(12) " "Inferred latch for \"cont\[3\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[4\] endereco_acesso_hd.v(12) " "Inferred latch for \"cont\[4\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[5\] endereco_acesso_hd.v(12) " "Inferred latch for \"cont\[5\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[6\] endereco_acesso_hd.v(12) " "Inferred latch for \"cont\[6\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[7\] endereco_acesso_hd.v(12) " "Inferred latch for \"cont\[7\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[8\] endereco_acesso_hd.v(12) " "Inferred latch for \"cont\[8\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[9\] endereco_acesso_hd.v(12) " "Inferred latch for \"cont\[9\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[10\] endereco_acesso_hd.v(12) " "Inferred latch for \"cont\[10\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[11\] endereco_acesso_hd.v(12) " "Inferred latch for \"cont\[11\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[12\] endereco_acesso_hd.v(12) " "Inferred latch for \"cont\[12\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[13\] endereco_acesso_hd.v(12) " "Inferred latch for \"cont\[13\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[14\] endereco_acesso_hd.v(12) " "Inferred latch for \"cont\[14\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[15\] endereco_acesso_hd.v(12) " "Inferred latch for \"cont\[15\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setor_hd\[0\] endereco_acesso_hd.v(12) " "Inferred latch for \"setor_hd\[0\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setor_hd\[1\] endereco_acesso_hd.v(12) " "Inferred latch for \"setor_hd\[1\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setor_hd\[2\] endereco_acesso_hd.v(12) " "Inferred latch for \"setor_hd\[2\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setor_hd\[3\] endereco_acesso_hd.v(12) " "Inferred latch for \"setor_hd\[3\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setor_hd\[4\] endereco_acesso_hd.v(12) " "Inferred latch for \"setor_hd\[4\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setor_hd\[5\] endereco_acesso_hd.v(12) " "Inferred latch for \"setor_hd\[5\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setor_hd\[6\] endereco_acesso_hd.v(12) " "Inferred latch for \"setor_hd\[6\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setor_hd\[7\] endereco_acesso_hd.v(12) " "Inferred latch for \"setor_hd\[7\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setor_hd\[8\] endereco_acesso_hd.v(12) " "Inferred latch for \"setor_hd\[8\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setor_hd\[9\] endereco_acesso_hd.v(12) " "Inferred latch for \"setor_hd\[9\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_hd\[0\] endereco_acesso_hd.v(12) " "Inferred latch for \"endereco_hd\[0\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_hd\[1\] endereco_acesso_hd.v(12) " "Inferred latch for \"endereco_hd\[1\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_hd\[2\] endereco_acesso_hd.v(12) " "Inferred latch for \"endereco_hd\[2\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_hd\[3\] endereco_acesso_hd.v(12) " "Inferred latch for \"endereco_hd\[3\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_hd\[4\] endereco_acesso_hd.v(12) " "Inferred latch for \"endereco_hd\[4\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_hd\[5\] endereco_acesso_hd.v(12) " "Inferred latch for \"endereco_hd\[5\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_hd\[6\] endereco_acesso_hd.v(12) " "Inferred latch for \"endereco_hd\[6\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_hd\[7\] endereco_acesso_hd.v(12) " "Inferred latch for \"endereco_hd\[7\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_hd\[8\] endereco_acesso_hd.v(12) " "Inferred latch for \"endereco_hd\[8\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_hd\[9\] endereco_acesso_hd.v(12) " "Inferred latch for \"endereco_hd\[9\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_hd\[10\] endereco_acesso_hd.v(12) " "Inferred latch for \"endereco_hd\[10\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_hd\[11\] endereco_acesso_hd.v(12) " "Inferred latch for \"endereco_hd\[11\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_hd\[12\] endereco_acesso_hd.v(12) " "Inferred latch for \"endereco_hd\[12\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_hd\[13\] endereco_acesso_hd.v(12) " "Inferred latch for \"endereco_hd\[13\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_hd\[14\] endereco_acesso_hd.v(12) " "Inferred latch for \"endereco_hd\[14\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_hd\[15\] endereco_acesso_hd.v(12) " "Inferred latch for \"endereco_hd\[15\]\" at endereco_acesso_hd.v(12)" {  } { { "endereco_acesso_hd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/endereco_acesso_hd.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573966 "|processamento|endereco_acesso_hd:comb_118"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriahd memoriahd:comb_120 " "Elaborating entity \"memoriahd\" for hierarchy \"memoriahd:comb_120\"" {  } { { "processamento.v" "comb_120" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833573966 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[2\]\[299..124\] 0 memoriahd.v(7) " "Net \"memoria\[2\]\[299..124\]\" at memoriahd.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "memoriahd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/memoriahd.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1518833573982 "|processamento|memoriahd:comb_119"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[2\]\[31..0\] 0 memoriahd.v(7) " "Net \"memoria\[2\]\[31..0\]\" at memoriahd.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "memoriahd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/memoriahd.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1518833573982 "|processamento|memoriahd:comb_119"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[15..3\] 0 memoriahd.v(7) " "Net \"memoria\[15..3\]\" at memoriahd.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "memoriahd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/memoriahd.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1518833573982 "|processamento|memoriahd:comb_119"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[1..0\] 0 memoriahd.v(7) " "Net \"memoria\[1..0\]\" at memoriahd.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "memoriahd.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/memoriahd.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1518833573982 "|processamento|memoriahd:comb_119"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "memoria " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"memoria\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1518833573982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadelogicaearitmetica unidadelogicaearitmetica:comb_121 " "Elaborating entity \"unidadelogicaearitmetica\" for hierarchy \"unidadelogicaearitmetica:comb_121\"" {  } { { "processamento.v" "comb_121" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833573998 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "unidadelogicaearitmetica.v(18) " "Verilog HDL Case Statement warning at unidadelogicaearitmetica.v(18): incomplete case statement has no default case item" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ula unidadelogicaearitmetica.v(16) " "Verilog HDL Always Construct warning at unidadelogicaearitmetica.v(16): inferring latch(es) for variable \"ula\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch unidadelogicaearitmetica.v(16) " "Verilog HDL Always Construct warning at unidadelogicaearitmetica.v(16): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[0\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"branch\[0\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[1\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"branch\[1\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[2\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"branch\[2\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[3\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"branch\[3\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[4\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"branch\[4\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[5\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"branch\[5\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[6\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"branch\[6\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[7\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"branch\[7\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[8\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"branch\[8\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[9\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"branch\[9\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[10\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"branch\[10\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[11\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"branch\[11\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[12\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"branch\[12\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[13\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"branch\[13\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[14\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"branch\[14\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[15\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"branch\[15\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula\[0\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"ula\[0\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula\[1\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"ula\[1\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula\[2\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"ula\[2\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula\[3\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"ula\[3\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula\[4\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"ula\[4\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula\[5\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"ula\[5\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula\[6\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"ula\[6\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula\[7\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"ula\[7\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula\[8\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"ula\[8\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula\[9\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"ula\[9\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula\[10\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"ula\[10\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula\[11\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"ula\[11\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula\[12\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"ula\[12\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula\[13\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"ula\[13\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula\[14\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"ula\[14\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula\[15\] unidadelogicaearitmetica.v(16) " "Inferred latch for \"ula\[15\]\" at unidadelogicaearitmetica.v(16)" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|unidadelogicaearitmetica:comb_120"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadordeprograma contadordeprograma:comb_122 " "Elaborating entity \"contadordeprograma\" for hierarchy \"contadordeprograma:comb_122\"" {  } { { "processamento.v" "comb_122" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833573998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloio moduloio:comb_123 " "Elaborating entity \"moduloio\" for hierarchy \"moduloio:comb_123\"" {  } { { "processamento.v" "comb_123" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833573998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD moduloio:comb_123\|BCD:comb_19 " "Elaborating entity \"BCD\" for hierarchy \"moduloio:comb_123\|BCD:comb_19\"" {  } { { "moduloio.v" "comb_19" { Text "C:/Users/pholi/Downloads/Processador - SO/moduloio.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833573998 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(30) " "Verilog HDL assignment warning at BCD.v(30): truncated value with size 32 to match size of target (4)" {  } { { "BCD.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/BCD.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|moduloio:comb_122|BCD:comb_19"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(28) " "Verilog HDL assignment warning at BCD.v(28): truncated value with size 32 to match size of target (4)" {  } { { "BCD.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/BCD.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|moduloio:comb_122|BCD:comb_19"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(26) " "Verilog HDL assignment warning at BCD.v(26): truncated value with size 32 to match size of target (4)" {  } { { "BCD.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/BCD.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|moduloio:comb_122|BCD:comb_19"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(24) " "Verilog HDL assignment warning at BCD.v(24): truncated value with size 32 to match size of target (4)" {  } { { "BCD.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/BCD.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|moduloio:comb_122|BCD:comb_19"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(22) " "Verilog HDL assignment warning at BCD.v(22): truncated value with size 32 to match size of target (4)" {  } { { "BCD.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/BCD.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|moduloio:comb_122|BCD:comb_19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displays displays:comb_124 " "Elaborating entity \"displays\" for hierarchy \"displays:comb_124\"" {  } { { "processamento.v" "comb_124" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833573998 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow displays.v(16) " "Verilog HDL Always Construct warning at displays.v(16): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|displays:comb_123"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "displays.v(18) " "Verilog HDL Case Statement warning at displays.v(18): incomplete case statement has no default case item" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|displays:comb_123"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "controle_displays displays.v(33) " "Verilog HDL Always Construct warning at displays.v(33): variable \"controle_displays\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|displays:comb_123"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "displays.v(35) " "Verilog HDL Case Statement warning at displays.v(35): incomplete case statement has no default case item" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|displays:comb_123"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display1 displays.v(15) " "Verilog HDL Always Construct warning at displays.v(15): inferring latch(es) for variable \"display1\", which holds its previous value in one or more paths through the always construct" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|displays:comb_123"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow displays.v(67) " "Verilog HDL Always Construct warning at displays.v(67): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|displays:comb_123"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "displays.v(69) " "Verilog HDL Case Statement warning at displays.v(69): incomplete case statement has no default case item" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 69 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|displays:comb_123"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "controle_displays displays.v(84) " "Verilog HDL Always Construct warning at displays.v(84): variable \"controle_displays\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|displays:comb_123"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "displays.v(86) " "Verilog HDL Case Statement warning at displays.v(86): incomplete case statement has no default case item" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 86 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|displays:comb_123"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display2 displays.v(66) " "Verilog HDL Always Construct warning at displays.v(66): inferring latch(es) for variable \"display2\", which holds its previous value in one or more paths through the always construct" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|displays:comb_123"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow displays.v(118) " "Verilog HDL Always Construct warning at displays.v(118): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|displays:comb_123"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "displays.v(120) " "Verilog HDL Case Statement warning at displays.v(120): incomplete case statement has no default case item" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 120 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|displays:comb_123"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "controle_displays displays.v(135) " "Verilog HDL Always Construct warning at displays.v(135): variable \"controle_displays\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|displays:comb_123"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "displays.v(137) " "Verilog HDL Case Statement warning at displays.v(137): incomplete case statement has no default case item" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 137 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|displays:comb_123"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display3 displays.v(117) " "Verilog HDL Always Construct warning at displays.v(117): inferring latch(es) for variable \"display3\", which holds its previous value in one or more paths through the always construct" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|displays:comb_123"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow displays.v(169) " "Verilog HDL Always Construct warning at displays.v(169): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1518833573998 "|processamento|displays:comb_123"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "displays.v(171) " "Verilog HDL Case Statement warning at displays.v(171): incomplete case statement has no default case item" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 171 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "controle_displays displays.v(186) " "Verilog HDL Always Construct warning at displays.v(186): variable \"controle_displays\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "displays.v(188) " "Verilog HDL Case Statement warning at displays.v(188): incomplete case statement has no default case item" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 188 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display4 displays.v(168) " "Verilog HDL Always Construct warning at displays.v(168): inferring latch(es) for variable \"display4\", which holds its previous value in one or more paths through the always construct" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow displays.v(220) " "Verilog HDL Always Construct warning at displays.v(220): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "displays.v(222) " "Verilog HDL Case Statement warning at displays.v(222): incomplete case statement has no default case item" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 222 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "controle_displays displays.v(237) " "Verilog HDL Always Construct warning at displays.v(237): variable \"controle_displays\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "displays.v(239) " "Verilog HDL Case Statement warning at displays.v(239): incomplete case statement has no default case item" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 239 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display5 displays.v(219) " "Verilog HDL Always Construct warning at displays.v(219): inferring latch(es) for variable \"display5\", which holds its previous value in one or more paths through the always construct" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 219 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display5\[0\] displays.v(237) " "Inferred latch for \"display5\[0\]\" at displays.v(237)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display5\[1\] displays.v(237) " "Inferred latch for \"display5\[1\]\" at displays.v(237)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display5\[2\] displays.v(237) " "Inferred latch for \"display5\[2\]\" at displays.v(237)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display5\[3\] displays.v(237) " "Inferred latch for \"display5\[3\]\" at displays.v(237)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display5\[4\] displays.v(237) " "Inferred latch for \"display5\[4\]\" at displays.v(237)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display5\[5\] displays.v(237) " "Inferred latch for \"display5\[5\]\" at displays.v(237)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display5\[6\] displays.v(237) " "Inferred latch for \"display5\[6\]\" at displays.v(237)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display4\[0\] displays.v(186) " "Inferred latch for \"display4\[0\]\" at displays.v(186)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display4\[1\] displays.v(186) " "Inferred latch for \"display4\[1\]\" at displays.v(186)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display4\[2\] displays.v(186) " "Inferred latch for \"display4\[2\]\" at displays.v(186)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display4\[3\] displays.v(186) " "Inferred latch for \"display4\[3\]\" at displays.v(186)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display4\[4\] displays.v(186) " "Inferred latch for \"display4\[4\]\" at displays.v(186)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display4\[5\] displays.v(186) " "Inferred latch for \"display4\[5\]\" at displays.v(186)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display4\[6\] displays.v(186) " "Inferred latch for \"display4\[6\]\" at displays.v(186)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display3\[0\] displays.v(135) " "Inferred latch for \"display3\[0\]\" at displays.v(135)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display3\[1\] displays.v(135) " "Inferred latch for \"display3\[1\]\" at displays.v(135)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display3\[2\] displays.v(135) " "Inferred latch for \"display3\[2\]\" at displays.v(135)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display3\[3\] displays.v(135) " "Inferred latch for \"display3\[3\]\" at displays.v(135)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display3\[4\] displays.v(135) " "Inferred latch for \"display3\[4\]\" at displays.v(135)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display3\[5\] displays.v(135) " "Inferred latch for \"display3\[5\]\" at displays.v(135)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display3\[6\] displays.v(135) " "Inferred latch for \"display3\[6\]\" at displays.v(135)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[0\] displays.v(84) " "Inferred latch for \"display2\[0\]\" at displays.v(84)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[1\] displays.v(84) " "Inferred latch for \"display2\[1\]\" at displays.v(84)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[2\] displays.v(84) " "Inferred latch for \"display2\[2\]\" at displays.v(84)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[3\] displays.v(84) " "Inferred latch for \"display2\[3\]\" at displays.v(84)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[4\] displays.v(84) " "Inferred latch for \"display2\[4\]\" at displays.v(84)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[5\] displays.v(84) " "Inferred latch for \"display2\[5\]\" at displays.v(84)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[6\] displays.v(84) " "Inferred latch for \"display2\[6\]\" at displays.v(84)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[0\] displays.v(33) " "Inferred latch for \"display1\[0\]\" at displays.v(33)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[1\] displays.v(33) " "Inferred latch for \"display1\[1\]\" at displays.v(33)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[2\] displays.v(33) " "Inferred latch for \"display1\[2\]\" at displays.v(33)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[3\] displays.v(33) " "Inferred latch for \"display1\[3\]\" at displays.v(33)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[4\] displays.v(33) " "Inferred latch for \"display1\[4\]\" at displays.v(33)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[5\] displays.v(33) " "Inferred latch for \"display1\[5\]\" at displays.v(33)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[6\] displays.v(33) " "Inferred latch for \"display1\[6\]\" at displays.v(33)" {  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|displays:comb_123"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockout clockout:comb_125 " "Elaborating entity \"clockout\" for hierarchy \"clockout:comb_125\"" {  } { { "processamento.v" "comb_125" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833574013 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 clockout.v(11) " "Verilog HDL assignment warning at clockout.v(11): truncated value with size 32 to match size of target (19)" {  } { { "clockout.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/clockout.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|clockout:comb_124"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:comb_126 " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:comb_126\"" {  } { { "processamento.v" "comb_126" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833574013 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DeBounce.v(54) " "Verilog HDL assignment warning at DeBounce.v(54): truncated value with size 32 to match size of target (11)" {  } { { "DeBounce.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/DeBounce.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518833574013 "|processamento|DeBounce:comb_125"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle_instr\[1\] " "Net \"controle_instr\[1\]\" is missing source, defaulting to GND" {  } { { "processamento.v" "controle_instr\[1\]" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1518833574767 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1518833574767 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle_instr\[1\] " "Net \"controle_instr\[1\]\" is missing source, defaulting to GND" {  } { { "processamento.v" "controle_instr\[1\]" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1518833574767 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1518833574767 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle_instr\[1\] " "Net \"controle_instr\[1\]\" is missing source, defaulting to GND" {  } { { "processamento.v" "controle_instr\[1\]" { Text "C:/Users/pholi/Downloads/Processador - SO/processamento.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1518833574767 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1518833574767 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "muxpc:comb_114\|clock2 " "Found clock multiplexer muxpc:comb_114\|clock2" {  } { { "muxpc.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/muxpc.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1518833576916 "|processamento|muxpc:comb_114|clock2"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1518833576916 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaprincipal:comb_118\|memoria " "RAM logic \"memoriaprincipal:comb_118\|memoria\" is uninferred due to asynchronous read logic" {  } { { "memoriaprincipal.v" "memoria" { Text "C:/Users/pholi/Downloads/Processador - SO/memoriaprincipal.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1518833595410 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1518833595410 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1518833597736 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "unidadelogicaearitmetica:comb_121\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"unidadelogicaearitmetica:comb_121\|Div0\"" {  } { { "unidadelogicaearitmetica.v" "Div0" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518833624135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "unidadelogicaearitmetica:comb_121\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unidadelogicaearitmetica:comb_121\|Mult1\"" {  } { { "unidadelogicaearitmetica.v" "Mult1" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518833624135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "unidadelogicaearitmetica:comb_121\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unidadelogicaearitmetica:comb_121\|Mult0\"" {  } { { "unidadelogicaearitmetica.v" "Mult0" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518833624135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "unidadelogicaearitmetica:comb_121\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"unidadelogicaearitmetica:comb_121\|Div1\"" {  } { { "unidadelogicaearitmetica.v" "Div1" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518833624135 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1518833624135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unidadelogicaearitmetica:comb_121\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"unidadelogicaearitmetica:comb_121\|lpm_divide:Div0\"" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518833624182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unidadelogicaearitmetica:comb_121\|lpm_divide:Div0 " "Instantiated megafunction \"unidadelogicaearitmetica:comb_121\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833624182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833624182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833624182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833624182 ""}  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1518833624182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "C:/Users/pholi/Downloads/Processador - SO/db/lpm_divide_lkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518833624236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518833624236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/pholi/Downloads/Processador - SO/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518833624253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518833624253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "C:/Users/pholi/Downloads/Processador - SO/db/alt_u_div_eaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518833624284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518833624284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/pholi/Downloads/Processador - SO/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518833624336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518833624336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/pholi/Downloads/Processador - SO/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518833624382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518833624382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unidadelogicaearitmetica:comb_121\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"unidadelogicaearitmetica:comb_121\|lpm_mult:Mult1\"" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518833624433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unidadelogicaearitmetica:comb_121\|lpm_mult:Mult1 " "Instantiated megafunction \"unidadelogicaearitmetica:comb_121\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833624433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833624433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833624433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833624433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833624433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833624433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833624433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833624433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833624433 ""}  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1518833624433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_16t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_16t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_16t " "Found entity 1: mult_16t" {  } { { "db/mult_16t.tdf" "" { Text "C:/Users/pholi/Downloads/Processador - SO/db/mult_16t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518833624484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518833624484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unidadelogicaearitmetica:comb_121\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"unidadelogicaearitmetica:comb_121\|lpm_mult:Mult0\"" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518833624484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unidadelogicaearitmetica:comb_121\|lpm_mult:Mult0 " "Instantiated megafunction \"unidadelogicaearitmetica:comb_121\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833624484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833624484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833624484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833624484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833624484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833624484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833624484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833624484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833624484 ""}  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1518833624484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/pholi/Downloads/Processador - SO/db/mult_7dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518833624535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518833624535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unidadelogicaearitmetica:comb_121\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"unidadelogicaearitmetica:comb_121\|lpm_divide:Div1\"" {  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518833624553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unidadelogicaearitmetica:comb_121\|lpm_divide:Div1 " "Instantiated megafunction \"unidadelogicaearitmetica:comb_121\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833624553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833624553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833624553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833624553 ""}  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1518833624553 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1518833630188 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controladora:comb_116\|controle_displays\[1\] controladora:comb_116\|controle_displays\[0\] " "Duplicate LATCH primitive \"controladora:comb_116\|controle_displays\[1\]\" merged with LATCH primitive \"controladora:comb_116\|controle_displays\[0\]\"" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833630418 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controladora:comb_116\|controle_pc\[2\] controladora:comb_116\|controle_instr " "Duplicate LATCH primitive \"controladora:comb_116\|controle_pc\[2\]\" merged with LATCH primitive \"controladora:comb_116\|controle_instr\"" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518833630418 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1518833630418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display1\[0\] " "Latch displays:comb_124\|display1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display1\[1\] " "Latch displays:comb_124\|display1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display1\[2\] " "Latch displays:comb_124\|display1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display1\[3\] " "Latch displays:comb_124\|display1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display1\[4\] " "Latch displays:comb_124\|display1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display1\[5\] " "Latch displays:comb_124\|display1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display1\[6\] " "Latch displays:comb_124\|display1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display2\[0\] " "Latch displays:comb_124\|display2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display2\[1\] " "Latch displays:comb_124\|display2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display2\[2\] " "Latch displays:comb_124\|display2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display2\[3\] " "Latch displays:comb_124\|display2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display2\[4\] " "Latch displays:comb_124\|display2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display2\[5\] " "Latch displays:comb_124\|display2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display2\[6\] " "Latch displays:comb_124\|display2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display3\[0\] " "Latch displays:comb_124\|display3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display3\[1\] " "Latch displays:comb_124\|display3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display3\[2\] " "Latch displays:comb_124\|display3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display3\[3\] " "Latch displays:comb_124\|display3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display3\[4\] " "Latch displays:comb_124\|display3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display3\[5\] " "Latch displays:comb_124\|display3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display3\[6\] " "Latch displays:comb_124\|display3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display4\[0\] " "Latch displays:comb_124\|display4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display4\[1\] " "Latch displays:comb_124\|display4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display4\[2\] " "Latch displays:comb_124\|display4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display4\[3\] " "Latch displays:comb_124\|display4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display4\[4\] " "Latch displays:comb_124\|display4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display4\[5\] " "Latch displays:comb_124\|display4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display4\[6\] " "Latch displays:comb_124\|display4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display5\[0\] " "Latch displays:comb_124\|display5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 237 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display5\[1\] " "Latch displays:comb_124\|display5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 237 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display5\[2\] " "Latch displays:comb_124\|display5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 237 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display5\[3\] " "Latch displays:comb_124\|display5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 237 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display5\[4\] " "Latch displays:comb_124\|display5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 237 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display5\[5\] " "Latch displays:comb_124\|display5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 237 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:comb_124\|display5\[6\] " "Latch displays:comb_124\|display5\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[1\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[1\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "displays.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/displays.v" 237 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:comb_116\|controle_ula\[1\] " "Latch controladora:comb_116\|controle_ula\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contadordeprograma:comb_122\|processo\[2\] " "Ports D and ENA on the latch are fed by the same signal contadordeprograma:comb_122\|processo\[2\]" {  } { { "contadordeprograma.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/contadordeprograma.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:comb_116\|controle_ula\[2\] " "Latch controladora:comb_116\|controle_ula\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contadordeprograma:comb_122\|processo\[2\] " "Ports D and ENA on the latch are fed by the same signal contadordeprograma:comb_122\|processo\[2\]" {  } { { "contadordeprograma.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/contadordeprograma.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:comb_116\|controle_ula\[3\] " "Latch controladora:comb_116\|controle_ula\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contadordeprograma:comb_122\|processo\[2\] " "Ports D and ENA on the latch are fed by the same signal contadordeprograma:comb_122\|processo\[2\]" {  } { { "contadordeprograma.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/contadordeprograma.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:comb_116\|controle_ula\[0\] " "Latch controladora:comb_116\|controle_ula\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contadordeprograma:comb_122\|processo\[2\] " "Ports D and ENA on the latch are fed by the same signal contadordeprograma:comb_122\|processo\[2\]" {  } { { "contadordeprograma.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/contadordeprograma.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:comb_116\|controle_displays\[0\] " "Latch controladora:comb_116\|controle_displays\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contadordeprograma:comb_122\|processo\[2\] " "Ports D and ENA on the latch are fed by the same signal contadordeprograma:comb_122\|processo\[2\]" {  } { { "contadordeprograma.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/contadordeprograma.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:comb_116\|controle_instr " "Latch controladora:comb_116\|controle_instr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contadordeprograma:comb_122\|processo\[2\] " "Ports D and ENA on the latch are fed by the same signal contadordeprograma:comb_122\|processo\[2\]" {  } { { "contadordeprograma.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/contadordeprograma.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:comb_116\|controle_pc\[0\] " "Latch controladora:comb_116\|controle_pc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contadordeprograma:comb_122\|processo\[2\] " "Ports D and ENA on the latch are fed by the same signal contadordeprograma:comb_122\|processo\[2\]" {  } { { "contadordeprograma.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/contadordeprograma.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:comb_116\|controle_pc\[1\] " "Latch controladora:comb_116\|controle_pc\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contadordeprograma:comb_122\|processo\[2\] " "Ports D and ENA on the latch are fed by the same signal contadordeprograma:comb_122\|processo\[2\]" {  } { { "contadordeprograma.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/contadordeprograma.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadelogicaearitmetica:comb_121\|branch\[5\] " "Latch unidadelogicaearitmetica:comb_121\|branch\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[0\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[0\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadelogicaearitmetica:comb_121\|branch\[4\] " "Latch unidadelogicaearitmetica:comb_121\|branch\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[0\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[0\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadelogicaearitmetica:comb_121\|branch\[2\] " "Latch unidadelogicaearitmetica:comb_121\|branch\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[0\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[0\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630435 ""}  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadelogicaearitmetica:comb_121\|branch\[3\] " "Latch unidadelogicaearitmetica:comb_121\|branch\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[0\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[0\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630450 ""}  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadelogicaearitmetica:comb_121\|branch\[1\] " "Latch unidadelogicaearitmetica:comb_121\|branch\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[0\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[0\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630450 ""}  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadelogicaearitmetica:comb_121\|branch\[0\] " "Latch unidadelogicaearitmetica:comb_121\|branch\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[0\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[0\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630450 ""}  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:comb_116\|controle_registradores\[2\] " "Latch controladora:comb_116\|controle_registradores\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contadordeprograma:comb_122\|processo\[2\] " "Ports D and ENA on the latch are fed by the same signal contadordeprograma:comb_122\|processo\[2\]" {  } { { "contadordeprograma.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/contadordeprograma.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630450 ""}  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:comb_116\|controle_registradores\[0\] " "Latch controladora:comb_116\|controle_registradores\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contadordeprograma:comb_122\|processo\[2\] " "Ports D and ENA on the latch are fed by the same signal contadordeprograma:comb_122\|processo\[2\]" {  } { { "contadordeprograma.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/contadordeprograma.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630450 ""}  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:comb_116\|controle_registradores\[1\] " "Latch controladora:comb_116\|controle_registradores\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contadordeprograma:comb_122\|processo\[2\] " "Ports D and ENA on the latch are fed by the same signal contadordeprograma:comb_122\|processo\[2\]" {  } { { "contadordeprograma.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/contadordeprograma.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630450 ""}  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:comb_116\|controle_mux " "Latch controladora:comb_116\|controle_mux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contadordeprograma:comb_122\|processo\[2\] " "Ports D and ENA on the latch are fed by the same signal contadordeprograma:comb_122\|processo\[2\]" {  } { { "contadordeprograma.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/contadordeprograma.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630450 ""}  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadelogicaearitmetica:comb_121\|ula\[15\] " "Latch unidadelogicaearitmetica:comb_121\|ula\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[2\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630450 ""}  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadelogicaearitmetica:comb_121\|ula\[14\] " "Latch unidadelogicaearitmetica:comb_121\|ula\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[2\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630450 ""}  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadelogicaearitmetica:comb_121\|ula\[13\] " "Latch unidadelogicaearitmetica:comb_121\|ula\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[2\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630450 ""}  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadelogicaearitmetica:comb_121\|ula\[12\] " "Latch unidadelogicaearitmetica:comb_121\|ula\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[2\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630450 ""}  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadelogicaearitmetica:comb_121\|ula\[11\] " "Latch unidadelogicaearitmetica:comb_121\|ula\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[2\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630450 ""}  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadelogicaearitmetica:comb_121\|ula\[10\] " "Latch unidadelogicaearitmetica:comb_121\|ula\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[2\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630450 ""}  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadelogicaearitmetica:comb_121\|ula\[9\] " "Latch unidadelogicaearitmetica:comb_121\|ula\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[2\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630450 ""}  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadelogicaearitmetica:comb_121\|ula\[8\] " "Latch unidadelogicaearitmetica:comb_121\|ula\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[2\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630450 ""}  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadelogicaearitmetica:comb_121\|ula\[7\] " "Latch unidadelogicaearitmetica:comb_121\|ula\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[2\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630450 ""}  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadelogicaearitmetica:comb_121\|ula\[6\] " "Latch unidadelogicaearitmetica:comb_121\|ula\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[2\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630450 ""}  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadelogicaearitmetica:comb_121\|ula\[5\] " "Latch unidadelogicaearitmetica:comb_121\|ula\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[2\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630450 ""}  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadelogicaearitmetica:comb_121\|ula\[4\] " "Latch unidadelogicaearitmetica:comb_121\|ula\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[2\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630450 ""}  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadelogicaearitmetica:comb_121\|ula\[3\] " "Latch unidadelogicaearitmetica:comb_121\|ula\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[2\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630450 ""}  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadelogicaearitmetica:comb_121\|ula\[2\] " "Latch unidadelogicaearitmetica:comb_121\|ula\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[2\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630450 ""}  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadelogicaearitmetica:comb_121\|ula\[1\] " "Latch unidadelogicaearitmetica:comb_121\|ula\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[2\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[2\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630450 ""}  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadelogicaearitmetica:comb_121\|ula\[0\] " "Latch unidadelogicaearitmetica:comb_121\|ula\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controladora:comb_116\|controle_ula\[3\] " "Ports D and ENA on the latch are fed by the same signal controladora:comb_116\|controle_ula\[3\]" {  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630450 ""}  } { { "unidadelogicaearitmetica.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/unidadelogicaearitmetica.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:comb_116\|controlemux " "Latch controladora:comb_116\|controlemux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contadordeprograma:comb_122\|processo\[2\] " "Ports D and ENA on the latch are fed by the same signal contadordeprograma:comb_122\|processo\[2\]" {  } { { "contadordeprograma.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/contadordeprograma.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630450 ""}  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:comb_116\|controle_memoria\[0\] " "Latch controladora:comb_116\|controle_memoria\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contadordeprograma:comb_122\|processo\[2\] " "Ports D and ENA on the latch are fed by the same signal contadordeprograma:comb_122\|processo\[2\]" {  } { { "contadordeprograma.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/contadordeprograma.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630450 ""}  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladora:comb_116\|controle_memoria\[1\] " "Latch controladora:comb_116\|controle_memoria\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contadordeprograma:comb_122\|processo\[2\] " "Ports D and ENA on the latch are fed by the same signal contadordeprograma:comb_122\|processo\[2\]" {  } { { "contadordeprograma.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/contadordeprograma.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518833630450 ""}  } { { "controladora.v" "" { Text "C:/Users/pholi/Downloads/Processador - SO/controladora.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518833630450 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "78 " "78 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1518833654450 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pholi/Downloads/Processador - SO/output_files/processador.map.smsg " "Generated suppressed messages file C:/Users/pholi/Downloads/Processador - SO/output_files/processador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1518833655214 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1518833656164 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518833656164 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18838 " "Implemented 18838 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1518833657700 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1518833657700 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18775 " "Implemented 18775 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1518833657700 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1518833657700 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1518833657700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 254 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 254 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "760 " "Peak virtual memory: 760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1518833657779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 17 00:14:17 2018 " "Processing ended: Sat Feb 17 00:14:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1518833657779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:25 " "Elapsed time: 00:01:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1518833657779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1518833657779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1518833657779 ""}
