Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar 27 18:20:09 2025
| Host         : ws11-30 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Processor_timing_summary_routed.rpt -rpx Processor_timing_summary_routed.rpx -warn_on_violation
| Design       : Processor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: board_clock (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/wb_out_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ID_EX/alu_out_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ID_EX/alu_out_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ID_EX/alu_out_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/ra_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/ra_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/ra_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/wr_en_reg/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: console_display/timing/clock_25Mhz_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: console_display/timing/h_sync_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 227 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.579        0.000                      0                 3002        0.048        0.000                      0                 3002        3.750        0.000                       0                   631  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.579        0.000                      0                 3002        0.048        0.000                      0                 3002        3.750        0.000                       0                   631  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 MEM_WB/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg/reg_file_reg[3][9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.456ns (10.548%)  route 3.867ns (89.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 9.935 - 5.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.554     5.431    MEM_WB/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  MEM_WB/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  MEM_WB/data_out_reg[9]/Q
                         net (fo=31, routed)          3.867     9.754    reg/D[9]
    SLICE_X56Y63         FDRE                                         r  reg/reg_file_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995     8.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.497 f  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.438     9.935    reg/clk_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  reg/reg_file_reg[3][9]/C  (IS_INVERTED)
                         clock pessimism              0.458    10.393    
                         clock uncertainty           -0.035    10.358    
    SLICE_X56Y63         FDRE (Setup_fdre_C_D)       -0.025    10.333    reg/reg_file_reg[3][9]
  -------------------------------------------------------------------
                         required time                         10.333    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 MEM_WB/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg/reg_file_reg[4][9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.456ns (11.031%)  route 3.678ns (88.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 9.935 - 5.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.554     5.431    MEM_WB/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  MEM_WB/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  MEM_WB/data_out_reg[9]/Q
                         net (fo=31, routed)          3.678     9.565    reg/D[9]
    SLICE_X57Y63         FDRE                                         r  reg/reg_file_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995     8.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.497 f  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.438     9.935    reg/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  reg/reg_file_reg[4][9]/C  (IS_INVERTED)
                         clock pessimism              0.458    10.393    
                         clock uncertainty           -0.035    10.358    
    SLICE_X57Y63         FDRE (Setup_fdre_C_D)       -0.055    10.303    reg/reg_file_reg[4][9]
  -------------------------------------------------------------------
                         required time                         10.303    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 MEM_WB/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg/reg_file_reg[1][9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.456ns (11.356%)  route 3.560ns (88.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 9.937 - 5.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.554     5.431    MEM_WB/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  MEM_WB/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  MEM_WB/data_out_reg[9]/Q
                         net (fo=31, routed)          3.560     9.447    reg/D[9]
    SLICE_X57Y61         FDRE                                         r  reg/reg_file_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995     8.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.497 f  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.440     9.937    reg/clk_IBUF_BUFG
    SLICE_X57Y61         FDRE                                         r  reg/reg_file_reg[1][9]/C  (IS_INVERTED)
                         clock pessimism              0.458    10.395    
                         clock uncertainty           -0.035    10.360    
    SLICE_X57Y61         FDRE (Setup_fdre_C_D)       -0.059    10.301    reg/reg_file_reg[1][9]
  -------------------------------------------------------------------
                         required time                         10.301    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 ID_EX/inst_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM/alu_result_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.992ns  (logic 1.681ns (18.694%)  route 7.311ns (81.306%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.554     5.431    ID_EX/clk_IBUF_BUFG
    SLICE_X45Y58         FDRE                                         r  ID_EX/inst_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.456     5.887 f  ID_EX/inst_out_reg[10]/Q
                         net (fo=28, routed)          1.331     7.218    ID_EX/inst_out_reg[15]_0[10]
    SLICE_X45Y53         LUT2 (Prop_lut2_I1_O)        0.124     7.342 r  ID_EX/alu_result_out[15]_i_6/O
                         net (fo=2, routed)           0.677     8.019    ID_EX/alu_result_out[15]_i_6_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.143 r  ID_EX/Y0_i_46/O
                         net (fo=9, routed)           0.378     8.521    MEM_WB/inst_out_reg[9]
    SLICE_X44Y55         LUT6 (Prop_lut6_I3_O)        0.124     8.645 r  MEM_WB/Y0_i_48/O
                         net (fo=1, routed)           0.280     8.925    MEM_WB/Y0_i_48_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124     9.049 r  MEM_WB/Y0_i_36/O
                         net (fo=17, routed)          0.619     9.668    EX_MEM/ra_reg[2]_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.792 r  EX_MEM/Y0_i_35/O
                         net (fo=16, routed)          0.918    10.710    EX_MEM/Y0_i_35_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I1_O)        0.124    10.834 r  EX_MEM/Y0_i_25/O
                         net (fo=39, routed)          2.413    13.247    ID_EX/alu_result_out_reg[7]_2
    SLICE_X37Y23         LUT2 (Prop_lut2_I1_O)        0.154    13.401 f  ID_EX/alu_result_out[7]_i_2/O
                         net (fo=1, routed)           0.695    14.096    ID_EX/alu_result_out[7]_i_2_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I5_O)        0.327    14.423 r  ID_EX/alu_result_out[7]_i_1/O
                         net (fo=1, routed)           0.000    14.423    EX_MEM/inst_out_reg[12]_0[7]
    SLICE_X36Y29         FDRE                                         r  EX_MEM/alu_result_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    13.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.497 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.434    14.932    EX_MEM/clk_IBUF_BUFG
    SLICE_X36Y29         FDRE                                         r  EX_MEM/alu_result_out_reg[7]/C
                         clock pessimism              0.380    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X36Y29         FDRE (Setup_fdre_C_D)        0.032    15.308    EX_MEM/alu_result_out_reg[7]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                         -14.423    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 MEM_WB/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg/reg_file_reg[7][9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 0.456ns (11.443%)  route 3.529ns (88.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 9.936 - 5.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.554     5.431    MEM_WB/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  MEM_WB/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  MEM_WB/data_out_reg[9]/Q
                         net (fo=31, routed)          3.529     9.416    reg/D[9]
    SLICE_X57Y62         FDRE                                         r  reg/reg_file_reg[7][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995     8.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.497 f  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.439     9.936    reg/clk_IBUF_BUFG
    SLICE_X57Y62         FDRE                                         r  reg/reg_file_reg[7][9]/C  (IS_INVERTED)
                         clock pessimism              0.458    10.394    
                         clock uncertainty           -0.035    10.359    
    SLICE_X57Y62         FDRE (Setup_fdre_C_D)       -0.055    10.304    reg/reg_file_reg[7][9]
  -------------------------------------------------------------------
                         required time                         10.304    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 MEM_WB/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg/reg_file_reg[6][9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 0.456ns (11.443%)  route 3.529ns (88.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 9.936 - 5.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.554     5.431    MEM_WB/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  MEM_WB/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  MEM_WB/data_out_reg[9]/Q
                         net (fo=31, routed)          3.529     9.416    reg/D[9]
    SLICE_X56Y62         FDRE                                         r  reg/reg_file_reg[6][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995     8.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.497 f  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.439     9.936    reg/clk_IBUF_BUFG
    SLICE_X56Y62         FDRE                                         r  reg/reg_file_reg[6][9]/C  (IS_INVERTED)
                         clock pessimism              0.458    10.394    
                         clock uncertainty           -0.035    10.359    
    SLICE_X56Y62         FDRE (Setup_fdre_C_D)       -0.023    10.336    reg/reg_file_reg[6][9]
  -------------------------------------------------------------------
                         required time                         10.336    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 MEM_WB/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg/reg_file_reg[5][9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.456ns (11.497%)  route 3.510ns (88.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 9.938 - 5.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.554     5.431    MEM_WB/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  MEM_WB/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  MEM_WB/data_out_reg[9]/Q
                         net (fo=31, routed)          3.510     9.397    reg/D[9]
    SLICE_X56Y60         FDRE                                         r  reg/reg_file_reg[5][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995     8.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.497 f  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.441     9.938    reg/clk_IBUF_BUFG
    SLICE_X56Y60         FDRE                                         r  reg/reg_file_reg[5][9]/C  (IS_INVERTED)
                         clock pessimism              0.458    10.396    
                         clock uncertainty           -0.035    10.361    
    SLICE_X56Y60         FDRE (Setup_fdre_C_D)       -0.023    10.338    reg/reg_file_reg[5][9]
  -------------------------------------------------------------------
                         required time                         10.338    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 MEM_WB/ra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg/reg_file_reg[2][1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.608ns (17.625%)  route 2.842ns (82.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 9.938 - 5.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.553     5.430    MEM_WB/clk_IBUF_BUFG
    SLICE_X39Y56         FDRE                                         r  MEM_WB/ra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.456     5.886 f  MEM_WB/ra_reg[0]/Q
                         net (fo=17, routed)          1.149     7.035    MEM_WB/reg_file_reg[2][0][0]
    SLICE_X41Y57         LUT4 (Prop_lut4_I3_O)        0.152     7.187 r  MEM_WB/reg_file[2][15]_i_1/O
                         net (fo=16, routed)          1.693     8.880    reg/ra_reg[1]_0[0]
    SLICE_X56Y59         FDRE                                         r  reg/reg_file_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995     8.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.497 f  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.441     9.938    reg/clk_IBUF_BUFG
    SLICE_X56Y59         FDRE                                         r  reg/reg_file_reg[2][1]/C  (IS_INVERTED)
                         clock pessimism              0.458    10.396    
                         clock uncertainty           -0.035    10.361    
    SLICE_X56Y59         FDRE (Setup_fdre_C_CE)      -0.372     9.989    reg/reg_file_reg[2][1]
  -------------------------------------------------------------------
                         required time                          9.989    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 MEM_WB/ra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg/reg_file_reg[2][5]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.608ns (17.625%)  route 2.842ns (82.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 9.938 - 5.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.553     5.430    MEM_WB/clk_IBUF_BUFG
    SLICE_X39Y56         FDRE                                         r  MEM_WB/ra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.456     5.886 f  MEM_WB/ra_reg[0]/Q
                         net (fo=17, routed)          1.149     7.035    MEM_WB/reg_file_reg[2][0][0]
    SLICE_X41Y57         LUT4 (Prop_lut4_I3_O)        0.152     7.187 r  MEM_WB/reg_file[2][15]_i_1/O
                         net (fo=16, routed)          1.693     8.880    reg/ra_reg[1]_0[0]
    SLICE_X56Y59         FDRE                                         r  reg/reg_file_reg[2][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995     8.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.497 f  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.441     9.938    reg/clk_IBUF_BUFG
    SLICE_X56Y59         FDRE                                         r  reg/reg_file_reg[2][5]/C  (IS_INVERTED)
                         clock pessimism              0.458    10.396    
                         clock uncertainty           -0.035    10.361    
    SLICE_X56Y59         FDRE (Setup_fdre_C_CE)      -0.372     9.989    reg/reg_file_reg[2][5]
  -------------------------------------------------------------------
                         required time                          9.989    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.129ns  (required time - arrival time)
  Source:                 MEM_WB/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg/reg_file_reg[2][9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.456ns (12.030%)  route 3.334ns (87.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 9.936 - 5.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.554     5.431    MEM_WB/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  MEM_WB/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  MEM_WB/data_out_reg[9]/Q
                         net (fo=31, routed)          3.334     9.221    reg/D[9]
    SLICE_X54Y61         FDRE                                         r  reg/reg_file_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995     8.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.497 f  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         1.439     9.936    reg/clk_IBUF_BUFG
    SLICE_X54Y61         FDRE                                         r  reg/reg_file_reg[2][9]/C  (IS_INVERTED)
                         clock pessimism              0.458    10.394    
                         clock uncertainty           -0.035    10.359    
    SLICE_X54Y61         FDRE (Setup_fdre_C_D)       -0.008    10.351    reg/reg_file_reg[2][9]
  -------------------------------------------------------------------
                         required time                         10.351    
                         arrival time                          -9.221    
  -------------------------------------------------------------------
                         slack                                  1.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/DP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.565     1.826    EX_MEM/clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  EX_MEM/mem_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  EX_MEM/mem_addra_reg[0]/Q
                         net (fo=384, routed)         0.230     2.197    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/A0
    SLICE_X46Y48         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/DP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.835     2.430    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/WCLK
    SLICE_X46Y48         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/DP.HIGH/CLK
                         clock pessimism             -0.591     1.839    
    SLICE_X46Y48         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.149    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/DP.LOW/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.565     1.826    EX_MEM/clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  EX_MEM/mem_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  EX_MEM/mem_addra_reg[0]/Q
                         net (fo=384, routed)         0.230     2.197    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/A0
    SLICE_X46Y48         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/DP.LOW/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.835     2.430    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/WCLK
    SLICE_X46Y48         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/DP.LOW/CLK
                         clock pessimism             -0.591     1.839    
    SLICE_X46Y48         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.149    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/DP.LOW
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/SP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.565     1.826    EX_MEM/clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  EX_MEM/mem_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  EX_MEM/mem_addra_reg[0]/Q
                         net (fo=384, routed)         0.230     2.197    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/A0
    SLICE_X46Y48         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/SP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.835     2.430    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/WCLK
    SLICE_X46Y48         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/SP.HIGH/CLK
                         clock pessimism             -0.591     1.839    
    SLICE_X46Y48         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.149    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/SP.LOW/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.565     1.826    EX_MEM/clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  EX_MEM/mem_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  EX_MEM/mem_addra_reg[0]/Q
                         net (fo=384, routed)         0.230     2.197    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/A0
    SLICE_X46Y48         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/SP.LOW/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.835     2.430    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/WCLK
    SLICE_X46Y48         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/SP.LOW/CLK
                         clock pessimism             -0.591     1.839    
    SLICE_X46Y48         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.149    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/DP.HIGH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.547%)  route 0.279ns (66.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.565     1.826    EX_MEM/clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  EX_MEM/mem_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  EX_MEM/mem_addra_reg[1]/Q
                         net (fo=384, routed)         0.279     2.247    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/A1
    SLICE_X46Y47         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/DP.HIGH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.835     2.430    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/WCLK
    SLICE_X46Y47         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/DP.HIGH/CLK
                         clock pessimism             -0.588     1.842    
    SLICE_X46Y47         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.151    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/DP.LOW/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.547%)  route 0.279ns (66.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.565     1.826    EX_MEM/clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  EX_MEM/mem_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  EX_MEM/mem_addra_reg[1]/Q
                         net (fo=384, routed)         0.279     2.247    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/A1
    SLICE_X46Y47         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/DP.LOW/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.835     2.430    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/WCLK
    SLICE_X46Y47         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/DP.LOW/CLK
                         clock pessimism             -0.588     1.842    
    SLICE_X46Y47         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.151    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/DP.LOW
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/SP.HIGH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.547%)  route 0.279ns (66.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.565     1.826    EX_MEM/clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  EX_MEM/mem_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  EX_MEM/mem_addra_reg[1]/Q
                         net (fo=384, routed)         0.279     2.247    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/A1
    SLICE_X46Y47         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/SP.HIGH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.835     2.430    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/WCLK
    SLICE_X46Y47         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/SP.HIGH/CLK
                         clock pessimism             -0.588     1.842    
    SLICE_X46Y47         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.151    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/SP.LOW/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.547%)  route 0.279ns (66.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.565     1.826    EX_MEM/clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  EX_MEM/mem_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  EX_MEM/mem_addra_reg[1]/Q
                         net (fo=384, routed)         0.279     2.247    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/A1
    SLICE_X46Y47         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/SP.LOW/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.835     2.430    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/WCLK
    SLICE_X46Y47         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/SP.LOW/CLK
                         clock pessimism             -0.588     1.842    
    SLICE_X46Y47         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.151    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 EX_MEM/mem_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_9_9/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.856%)  route 0.121ns (46.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.562     1.823    EX_MEM/clk_IBUF_BUFG
    SLICE_X45Y39         FDRE                                         r  EX_MEM/mem_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  EX_MEM/mem_data_reg[9]/Q
                         net (fo=16, routed)          0.121     2.085    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_9_9/D
    SLICE_X46Y38         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_9_9/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.832     2.427    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_9_9/WCLK
    SLICE_X46Y38         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_9_9/SP.LOW/CLK
                         clock pessimism             -0.588     1.839    
    SLICE_X46Y38         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.983    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_9_9/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/DP.HIGH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.006%)  route 0.286ns (66.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.565     1.826    EX_MEM/clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  EX_MEM/mem_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  EX_MEM/mem_addra_reg[1]/Q
                         net (fo=384, routed)         0.286     2.254    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/A1
    SLICE_X46Y48         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/DP.HIGH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=630, routed)         0.835     2.430    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/WCLK
    SLICE_X46Y48         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/DP.HIGH/CLK
                         clock pessimism             -0.591     1.839    
    SLICE_X46Y48         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.148    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y58   ID_EX/inst_out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y58   ID_EX/inst_out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y58   ID_EX/inst_out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y58   ID_EX/inst_out_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y57   ID_EX/inst_out_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y58   ID_EX/inst_out_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y58   ID_EX/inst_out_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y62   reg/reg_file_reg[2][15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X56Y59   reg/reg_file_reg[2][1]/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y48   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_8_8/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y48   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_8_8/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y48   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_8_8/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y48   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_8_8/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y51   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_14_14/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y51   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_14_14/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y51   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_14_14/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y51   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_14_14/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y46   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_8_8/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y46   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_8_8/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y40   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_6_6/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y40   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_6_6/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y47   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y47   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y47   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y47   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y39   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y39   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y39   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y39   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/SP.LOW/CLK



