/*
   Copyright (c) 2015 Broadcom
   All Rights Reserved

    <:label-BRCM:2015:DUAL/GPL:standard

    Unless you and Broadcom execute a separate written software license
    agreement governing use of this software, this software is licensed
    to you under the terms of the GNU General Public License version 2
    (the "GPL"), available at http://www.broadcom.com/licenses/GPLv2.php,
    with the following added to such license:

       As a special exception, the copyright holders of this software give
       you permission to link this software with independent modules, and
       to copy and distribute the resulting executable under terms of your
       choice, provided that you also meet, for each linked independent
       module, the terms and conditions of the license of that module.
       An independent module is a module which is not derived from this
       software.  The special exception does not apply to any modifications
       of the software.

    Not withstanding the above, under no circumstances may you combine
    this software in any way with any other Broadcom software provided
    under a license other than the GPL, without Broadcom's express prior
    written consent.

:>
*/


#ifndef _XRDP_RNR_REGS_AG_H_
#define _XRDP_RNR_REGS_AG_H_

#include "ru_types.h"

#define RNR_REGS_CFG_GLOBAL_CTRL_EN_FIELD_MASK 0x00000001
#define RNR_REGS_CFG_GLOBAL_CTRL_EN_FIELD_WIDTH 1
#define RNR_REGS_CFG_GLOBAL_CTRL_EN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_GLOBAL_CTRL_EN_FIELD;
#endif
#define RNR_REGS_CFG_GLOBAL_CTRL_DMA_ILLEGAL_STATUS_FIELD_MASK 0x00000002
#define RNR_REGS_CFG_GLOBAL_CTRL_DMA_ILLEGAL_STATUS_FIELD_WIDTH 1
#define RNR_REGS_CFG_GLOBAL_CTRL_DMA_ILLEGAL_STATUS_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_GLOBAL_CTRL_DMA_ILLEGAL_STATUS_FIELD;
#endif
#define RNR_REGS_CFG_GLOBAL_CTRL_PREDICTION_OVERRUN_STATUS_FIELD_MASK 0x00000004
#define RNR_REGS_CFG_GLOBAL_CTRL_PREDICTION_OVERRUN_STATUS_FIELD_WIDTH 1
#define RNR_REGS_CFG_GLOBAL_CTRL_PREDICTION_OVERRUN_STATUS_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_GLOBAL_CTRL_PREDICTION_OVERRUN_STATUS_FIELD;
#endif
#define RNR_REGS_CFG_GLOBAL_CTRL_GDMA_CHKSUM_DEST_ILLEGAL_FIELD_MASK 0x00000008
#define RNR_REGS_CFG_GLOBAL_CTRL_GDMA_CHKSUM_DEST_ILLEGAL_FIELD_WIDTH 1
#define RNR_REGS_CFG_GLOBAL_CTRL_GDMA_CHKSUM_DEST_ILLEGAL_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_GLOBAL_CTRL_GDMA_CHKSUM_DEST_ILLEGAL_FIELD;
#endif
#define RNR_REGS_CFG_GLOBAL_CTRL_GDMA_CHKSUM_LEN_ILLEGAL_FIELD_MASK 0x00000010
#define RNR_REGS_CFG_GLOBAL_CTRL_GDMA_CHKSUM_LEN_ILLEGAL_FIELD_WIDTH 1
#define RNR_REGS_CFG_GLOBAL_CTRL_GDMA_CHKSUM_LEN_ILLEGAL_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_GLOBAL_CTRL_GDMA_CHKSUM_LEN_ILLEGAL_FIELD;
#endif
#define RNR_REGS_CFG_GLOBAL_CTRL_GDMA_TOTAL_DESCS_ILLEGAL_FIELD_MASK 0x00000020
#define RNR_REGS_CFG_GLOBAL_CTRL_GDMA_TOTAL_DESCS_ILLEGAL_FIELD_WIDTH 1
#define RNR_REGS_CFG_GLOBAL_CTRL_GDMA_TOTAL_DESCS_ILLEGAL_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_GLOBAL_CTRL_GDMA_TOTAL_DESCS_ILLEGAL_FIELD;
#endif
#define RNR_REGS_CFG_GLOBAL_CTRL_GDMA_INCOMPLETE_ILLEGAL_FIELD_MASK 0x00000040
#define RNR_REGS_CFG_GLOBAL_CTRL_GDMA_INCOMPLETE_ILLEGAL_FIELD_WIDTH 1
#define RNR_REGS_CFG_GLOBAL_CTRL_GDMA_INCOMPLETE_ILLEGAL_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_GLOBAL_CTRL_GDMA_INCOMPLETE_ILLEGAL_FIELD;
#endif
#define RNR_REGS_CFG_GLOBAL_CTRL_GDMA_CHKSUM_OVERLAP_ILLEGAL_FIELD_MASK 0x00000080
#define RNR_REGS_CFG_GLOBAL_CTRL_GDMA_CHKSUM_OVERLAP_ILLEGAL_FIELD_WIDTH 1
#define RNR_REGS_CFG_GLOBAL_CTRL_GDMA_CHKSUM_OVERLAP_ILLEGAL_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_GLOBAL_CTRL_GDMA_CHKSUM_OVERLAP_ILLEGAL_FIELD;
#endif
#define RNR_REGS_CFG_GLOBAL_CTRL_MICRO_SEC_VAL_FIELD_MASK 0x00FFFF00
#define RNR_REGS_CFG_GLOBAL_CTRL_MICRO_SEC_VAL_FIELD_WIDTH 16
#define RNR_REGS_CFG_GLOBAL_CTRL_MICRO_SEC_VAL_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_GLOBAL_CTRL_MICRO_SEC_VAL_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_GLOBAL_CTRL_REG;
#define RNR_REGS_CFG_GLOBAL_CTRL_REG_OFFSET 0x00000000

#define RNR_REGS_CFG_CPU_WAKEUP_THREAD_NUM_FIELD_MASK 0x0000000F
#define RNR_REGS_CFG_CPU_WAKEUP_THREAD_NUM_FIELD_WIDTH 4
#define RNR_REGS_CFG_CPU_WAKEUP_THREAD_NUM_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_CPU_WAKEUP_THREAD_NUM_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_CPU_WAKEUP_REG;
#define RNR_REGS_CFG_CPU_WAKEUP_REG_OFFSET 0x00000004

#define RNR_REGS_CFG_INT_CTRL_INT0_STS_FIELD_MASK 0x000000FF
#define RNR_REGS_CFG_INT_CTRL_INT0_STS_FIELD_WIDTH 8
#define RNR_REGS_CFG_INT_CTRL_INT0_STS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_INT_CTRL_INT0_STS_FIELD;
#endif
#define RNR_REGS_CFG_INT_CTRL_INT1_STS_FIELD_MASK 0x0000FF00
#define RNR_REGS_CFG_INT_CTRL_INT1_STS_FIELD_WIDTH 8
#define RNR_REGS_CFG_INT_CTRL_INT1_STS_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_INT_CTRL_INT1_STS_FIELD;
#endif
#define RNR_REGS_CFG_INT_CTRL_INT2_STS_FIELD_MASK 0x00010000
#define RNR_REGS_CFG_INT_CTRL_INT2_STS_FIELD_WIDTH 1
#define RNR_REGS_CFG_INT_CTRL_INT2_STS_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_INT_CTRL_INT2_STS_FIELD;
#endif
#define RNR_REGS_CFG_INT_CTRL_INT3_STS_FIELD_MASK 0x00020000
#define RNR_REGS_CFG_INT_CTRL_INT3_STS_FIELD_WIDTH 1
#define RNR_REGS_CFG_INT_CTRL_INT3_STS_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_INT_CTRL_INT3_STS_FIELD;
#endif
#define RNR_REGS_CFG_INT_CTRL_INT4_STS_FIELD_MASK 0x00040000
#define RNR_REGS_CFG_INT_CTRL_INT4_STS_FIELD_WIDTH 1
#define RNR_REGS_CFG_INT_CTRL_INT4_STS_FIELD_SHIFT 18
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_INT_CTRL_INT4_STS_FIELD;
#endif
#define RNR_REGS_CFG_INT_CTRL_INT5_STS_FIELD_MASK 0x00080000
#define RNR_REGS_CFG_INT_CTRL_INT5_STS_FIELD_WIDTH 1
#define RNR_REGS_CFG_INT_CTRL_INT5_STS_FIELD_SHIFT 19
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_INT_CTRL_INT5_STS_FIELD;
#endif
#define RNR_REGS_CFG_INT_CTRL_INT6_STS_FIELD_MASK 0x00100000
#define RNR_REGS_CFG_INT_CTRL_INT6_STS_FIELD_WIDTH 1
#define RNR_REGS_CFG_INT_CTRL_INT6_STS_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_INT_CTRL_INT6_STS_FIELD;
#endif
#define RNR_REGS_CFG_INT_CTRL_INT7_STS_FIELD_MASK 0x00200000
#define RNR_REGS_CFG_INT_CTRL_INT7_STS_FIELD_WIDTH 1
#define RNR_REGS_CFG_INT_CTRL_INT7_STS_FIELD_SHIFT 21
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_INT_CTRL_INT7_STS_FIELD;
#endif
#define RNR_REGS_CFG_INT_CTRL_INT8_STS_FIELD_MASK 0x00400000
#define RNR_REGS_CFG_INT_CTRL_INT8_STS_FIELD_WIDTH 1
#define RNR_REGS_CFG_INT_CTRL_INT8_STS_FIELD_SHIFT 22
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_INT_CTRL_INT8_STS_FIELD;
#endif
#define RNR_REGS_CFG_INT_CTRL_INT9_STS_FIELD_MASK 0x00800000
#define RNR_REGS_CFG_INT_CTRL_INT9_STS_FIELD_WIDTH 1
#define RNR_REGS_CFG_INT_CTRL_INT9_STS_FIELD_SHIFT 23
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_INT_CTRL_INT9_STS_FIELD;
#endif
#define RNR_REGS_CFG_INT_CTRL_FIT_FAIL_STS_FIELD_MASK 0x80000000
#define RNR_REGS_CFG_INT_CTRL_FIT_FAIL_STS_FIELD_WIDTH 1
#define RNR_REGS_CFG_INT_CTRL_FIT_FAIL_STS_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_INT_CTRL_FIT_FAIL_STS_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_INT_CTRL_REG;
#define RNR_REGS_CFG_INT_CTRL_REG_OFFSET 0x00000008

#define RNR_REGS_CFG_INT_MASK_INT0_MASK_FIELD_MASK 0x000000FF
#define RNR_REGS_CFG_INT_MASK_INT0_MASK_FIELD_WIDTH 8
#define RNR_REGS_CFG_INT_MASK_INT0_MASK_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_INT_MASK_INT0_MASK_FIELD;
#endif
#define RNR_REGS_CFG_INT_MASK_INT1_MASK_FIELD_MASK 0x0000FF00
#define RNR_REGS_CFG_INT_MASK_INT1_MASK_FIELD_WIDTH 8
#define RNR_REGS_CFG_INT_MASK_INT1_MASK_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_INT_MASK_INT1_MASK_FIELD;
#endif
#define RNR_REGS_CFG_INT_MASK_INT2_MASK_FIELD_MASK 0x00010000
#define RNR_REGS_CFG_INT_MASK_INT2_MASK_FIELD_WIDTH 1
#define RNR_REGS_CFG_INT_MASK_INT2_MASK_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_INT_MASK_INT2_MASK_FIELD;
#endif
#define RNR_REGS_CFG_INT_MASK_INT3_MASK_FIELD_MASK 0x00020000
#define RNR_REGS_CFG_INT_MASK_INT3_MASK_FIELD_WIDTH 1
#define RNR_REGS_CFG_INT_MASK_INT3_MASK_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_INT_MASK_INT3_MASK_FIELD;
#endif
#define RNR_REGS_CFG_INT_MASK_INT4_MASK_FIELD_MASK 0x00040000
#define RNR_REGS_CFG_INT_MASK_INT4_MASK_FIELD_WIDTH 1
#define RNR_REGS_CFG_INT_MASK_INT4_MASK_FIELD_SHIFT 18
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_INT_MASK_INT4_MASK_FIELD;
#endif
#define RNR_REGS_CFG_INT_MASK_INT5_MASK_FIELD_MASK 0x00080000
#define RNR_REGS_CFG_INT_MASK_INT5_MASK_FIELD_WIDTH 1
#define RNR_REGS_CFG_INT_MASK_INT5_MASK_FIELD_SHIFT 19
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_INT_MASK_INT5_MASK_FIELD;
#endif
#define RNR_REGS_CFG_INT_MASK_INT6_MASK_FIELD_MASK 0x00100000
#define RNR_REGS_CFG_INT_MASK_INT6_MASK_FIELD_WIDTH 1
#define RNR_REGS_CFG_INT_MASK_INT6_MASK_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_INT_MASK_INT6_MASK_FIELD;
#endif
#define RNR_REGS_CFG_INT_MASK_INT7_MASK_FIELD_MASK 0x00200000
#define RNR_REGS_CFG_INT_MASK_INT7_MASK_FIELD_WIDTH 1
#define RNR_REGS_CFG_INT_MASK_INT7_MASK_FIELD_SHIFT 21
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_INT_MASK_INT7_MASK_FIELD;
#endif
#define RNR_REGS_CFG_INT_MASK_INT8_MASK_FIELD_MASK 0x00400000
#define RNR_REGS_CFG_INT_MASK_INT8_MASK_FIELD_WIDTH 1
#define RNR_REGS_CFG_INT_MASK_INT8_MASK_FIELD_SHIFT 22
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_INT_MASK_INT8_MASK_FIELD;
#endif
#define RNR_REGS_CFG_INT_MASK_INT9_MASK_FIELD_MASK 0x00800000
#define RNR_REGS_CFG_INT_MASK_INT9_MASK_FIELD_WIDTH 1
#define RNR_REGS_CFG_INT_MASK_INT9_MASK_FIELD_SHIFT 23
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_INT_MASK_INT9_MASK_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_INT_MASK_REG;
#define RNR_REGS_CFG_INT_MASK_REG_OFFSET 0x0000000C

#define RNR_REGS_CFG_GEN_CFG_DISABLE_DMA_OLD_FLOW_CONTROL_FIELD_MASK 0x00000001
#define RNR_REGS_CFG_GEN_CFG_DISABLE_DMA_OLD_FLOW_CONTROL_FIELD_WIDTH 1
#define RNR_REGS_CFG_GEN_CFG_DISABLE_DMA_OLD_FLOW_CONTROL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_GEN_CFG_DISABLE_DMA_OLD_FLOW_CONTROL_FIELD;
#endif
#define RNR_REGS_CFG_GEN_CFG_TEST_FIT_FAIL_FIELD_MASK 0x00000002
#define RNR_REGS_CFG_GEN_CFG_TEST_FIT_FAIL_FIELD_WIDTH 1
#define RNR_REGS_CFG_GEN_CFG_TEST_FIT_FAIL_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_GEN_CFG_TEST_FIT_FAIL_FIELD;
#endif
#define RNR_REGS_CFG_GEN_CFG_ZERO_DATA_MEM_FIELD_MASK 0x00000004
#define RNR_REGS_CFG_GEN_CFG_ZERO_DATA_MEM_FIELD_WIDTH 1
#define RNR_REGS_CFG_GEN_CFG_ZERO_DATA_MEM_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_GEN_CFG_ZERO_DATA_MEM_FIELD;
#endif
#define RNR_REGS_CFG_GEN_CFG_ZERO_CONTEXT_MEM_FIELD_MASK 0x00000008
#define RNR_REGS_CFG_GEN_CFG_ZERO_CONTEXT_MEM_FIELD_WIDTH 1
#define RNR_REGS_CFG_GEN_CFG_ZERO_CONTEXT_MEM_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_GEN_CFG_ZERO_CONTEXT_MEM_FIELD;
#endif
#define RNR_REGS_CFG_GEN_CFG_ZERO_DATA_MEM_DONE_FIELD_MASK 0x00000010
#define RNR_REGS_CFG_GEN_CFG_ZERO_DATA_MEM_DONE_FIELD_WIDTH 1
#define RNR_REGS_CFG_GEN_CFG_ZERO_DATA_MEM_DONE_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_GEN_CFG_ZERO_DATA_MEM_DONE_FIELD;
#endif
#define RNR_REGS_CFG_GEN_CFG_ZERO_CONTEXT_MEM_DONE_FIELD_MASK 0x00000020
#define RNR_REGS_CFG_GEN_CFG_ZERO_CONTEXT_MEM_DONE_FIELD_WIDTH 1
#define RNR_REGS_CFG_GEN_CFG_ZERO_CONTEXT_MEM_DONE_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_GEN_CFG_ZERO_CONTEXT_MEM_DONE_FIELD;
#endif
#define RNR_REGS_CFG_GEN_CFG_CHICKEN_DISABLE_SKIP_JMP_FIELD_MASK 0x00000040
#define RNR_REGS_CFG_GEN_CFG_CHICKEN_DISABLE_SKIP_JMP_FIELD_WIDTH 1
#define RNR_REGS_CFG_GEN_CFG_CHICKEN_DISABLE_SKIP_JMP_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_GEN_CFG_CHICKEN_DISABLE_SKIP_JMP_FIELD;
#endif
#define RNR_REGS_CFG_GEN_CFG_CHICKEN_DISABLE_ALU_LOAD_BALANCING_FIELD_MASK 0x00000080
#define RNR_REGS_CFG_GEN_CFG_CHICKEN_DISABLE_ALU_LOAD_BALANCING_FIELD_WIDTH 1
#define RNR_REGS_CFG_GEN_CFG_CHICKEN_DISABLE_ALU_LOAD_BALANCING_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_GEN_CFG_CHICKEN_DISABLE_ALU_LOAD_BALANCING_FIELD;
#endif
#define RNR_REGS_CFG_GEN_CFG_GDMA_DESC_OFFSET_FIELD_MASK 0x0000FF00
#define RNR_REGS_CFG_GEN_CFG_GDMA_DESC_OFFSET_FIELD_WIDTH 8
#define RNR_REGS_CFG_GEN_CFG_GDMA_DESC_OFFSET_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_GEN_CFG_GDMA_DESC_OFFSET_FIELD;
#endif
#define RNR_REGS_CFG_GEN_CFG_BBTX_TCAM_DEST_SEL_FIELD_MASK 0x00010000
#define RNR_REGS_CFG_GEN_CFG_BBTX_TCAM_DEST_SEL_FIELD_WIDTH 1
#define RNR_REGS_CFG_GEN_CFG_BBTX_TCAM_DEST_SEL_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_GEN_CFG_BBTX_TCAM_DEST_SEL_FIELD;
#endif
#define RNR_REGS_CFG_GEN_CFG_BBTX_HASH_DEST_SEL_FIELD_MASK 0x00020000
#define RNR_REGS_CFG_GEN_CFG_BBTX_HASH_DEST_SEL_FIELD_WIDTH 1
#define RNR_REGS_CFG_GEN_CFG_BBTX_HASH_DEST_SEL_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_GEN_CFG_BBTX_HASH_DEST_SEL_FIELD;
#endif
#define RNR_REGS_CFG_GEN_CFG_BBTX_NATC_DEST_SEL_FIELD_MASK 0x00040000
#define RNR_REGS_CFG_GEN_CFG_BBTX_NATC_DEST_SEL_FIELD_WIDTH 1
#define RNR_REGS_CFG_GEN_CFG_BBTX_NATC_DEST_SEL_FIELD_SHIFT 18
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_GEN_CFG_BBTX_NATC_DEST_SEL_FIELD;
#endif
#define RNR_REGS_CFG_GEN_CFG_BBTX_CNPL_DEST_SEL_FIELD_MASK 0x00080000
#define RNR_REGS_CFG_GEN_CFG_BBTX_CNPL_DEST_SEL_FIELD_WIDTH 1
#define RNR_REGS_CFG_GEN_CFG_BBTX_CNPL_DEST_SEL_FIELD_SHIFT 19
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_GEN_CFG_BBTX_CNPL_DEST_SEL_FIELD;
#endif
#define RNR_REGS_CFG_GEN_CFG_GDMA_GDESC_BUFFER_SIZE_FIELD_MASK 0x00100000
#define RNR_REGS_CFG_GEN_CFG_GDMA_GDESC_BUFFER_SIZE_FIELD_WIDTH 1
#define RNR_REGS_CFG_GEN_CFG_GDMA_GDESC_BUFFER_SIZE_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_GEN_CFG_GDMA_GDESC_BUFFER_SIZE_FIELD;
#endif
#define RNR_REGS_CFG_GEN_CFG_CHICKEN_ENABLE_OLD_UNIQUE_ID_MODE_FIELD_MASK 0x00200000
#define RNR_REGS_CFG_GEN_CFG_CHICKEN_ENABLE_OLD_UNIQUE_ID_MODE_FIELD_WIDTH 1
#define RNR_REGS_CFG_GEN_CFG_CHICKEN_ENABLE_OLD_UNIQUE_ID_MODE_FIELD_SHIFT 21
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_GEN_CFG_CHICKEN_ENABLE_OLD_UNIQUE_ID_MODE_FIELD;
#endif
#define RNR_REGS_CFG_GEN_CFG_CHICKEN_ENABLE_DMA_OLD_MODE_FIELD_MASK 0x00400000
#define RNR_REGS_CFG_GEN_CFG_CHICKEN_ENABLE_DMA_OLD_MODE_FIELD_WIDTH 1
#define RNR_REGS_CFG_GEN_CFG_CHICKEN_ENABLE_DMA_OLD_MODE_FIELD_SHIFT 22
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_GEN_CFG_CHICKEN_ENABLE_DMA_OLD_MODE_FIELD;
#endif
#define RNR_REGS_CFG_GEN_CFG_PREVENT_CS_TILL_STORES_DONE_FIELD_MASK 0x00800000
#define RNR_REGS_CFG_GEN_CFG_PREVENT_CS_TILL_STORES_DONE_FIELD_WIDTH 1
#define RNR_REGS_CFG_GEN_CFG_PREVENT_CS_TILL_STORES_DONE_FIELD_SHIFT 23
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_GEN_CFG_PREVENT_CS_TILL_STORES_DONE_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_GEN_CFG_REG;
#define RNR_REGS_CFG_GEN_CFG_REG_OFFSET 0x00000030

#define RNR_REGS_CFG_CAM_CFG_STOP_VALUE_FIELD_MASK 0x0000FFFF
#define RNR_REGS_CFG_CAM_CFG_STOP_VALUE_FIELD_WIDTH 16
#define RNR_REGS_CFG_CAM_CFG_STOP_VALUE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_CAM_CFG_STOP_VALUE_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_CAM_CFG_REG;
#define RNR_REGS_CFG_CAM_CFG_REG_OFFSET 0x00000034

#define RNR_REGS_CFG_FPM_MINI_CFG_DMA_BASE_FIELD_MASK 0x000FFFFF
#define RNR_REGS_CFG_FPM_MINI_CFG_DMA_BASE_FIELD_WIDTH 20
#define RNR_REGS_CFG_FPM_MINI_CFG_DMA_BASE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_FPM_MINI_CFG_DMA_BASE_FIELD;
#endif
#define RNR_REGS_CFG_FPM_MINI_CFG_DMA_STATIC_OFFSET_FIELD_MASK 0xFF000000
#define RNR_REGS_CFG_FPM_MINI_CFG_DMA_STATIC_OFFSET_FIELD_WIDTH 8
#define RNR_REGS_CFG_FPM_MINI_CFG_DMA_STATIC_OFFSET_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_FPM_MINI_CFG_DMA_STATIC_OFFSET_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_FPM_MINI_CFG_REG;
#define RNR_REGS_CFG_FPM_MINI_CFG_REG_OFFSET 0x0000003C

#define RNR_REGS_CFG_DDR_CFG_DMA_BASE_FIELD_MASK 0x000FFFFF
#define RNR_REGS_CFG_DDR_CFG_DMA_BASE_FIELD_WIDTH 20
#define RNR_REGS_CFG_DDR_CFG_DMA_BASE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_DDR_CFG_DMA_BASE_FIELD;
#endif
#define RNR_REGS_CFG_DDR_CFG_DMA_BUF_SIZE_FIELD_MASK 0x00700000
#define RNR_REGS_CFG_DDR_CFG_DMA_BUF_SIZE_FIELD_WIDTH 3
#define RNR_REGS_CFG_DDR_CFG_DMA_BUF_SIZE_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_DDR_CFG_DMA_BUF_SIZE_FIELD;
#endif
#define RNR_REGS_CFG_DDR_CFG_DMA_BUF_SIZE_MODE_FIELD_MASK 0x00800000
#define RNR_REGS_CFG_DDR_CFG_DMA_BUF_SIZE_MODE_FIELD_WIDTH 1
#define RNR_REGS_CFG_DDR_CFG_DMA_BUF_SIZE_MODE_FIELD_SHIFT 23
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_DDR_CFG_DMA_BUF_SIZE_MODE_FIELD;
#endif
#define RNR_REGS_CFG_DDR_CFG_DMA_STATIC_OFFSET_FIELD_MASK 0xFF000000
#define RNR_REGS_CFG_DDR_CFG_DMA_STATIC_OFFSET_FIELD_WIDTH 8
#define RNR_REGS_CFG_DDR_CFG_DMA_STATIC_OFFSET_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_DDR_CFG_DMA_STATIC_OFFSET_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_DDR_CFG_REG;
#define RNR_REGS_CFG_DDR_CFG_REG_OFFSET 0x00000040

#define RNR_REGS_CFG_PSRAM_CFG_DMA_BASE_FIELD_MASK 0x000FFFFF
#define RNR_REGS_CFG_PSRAM_CFG_DMA_BASE_FIELD_WIDTH 20
#define RNR_REGS_CFG_PSRAM_CFG_DMA_BASE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PSRAM_CFG_DMA_BASE_FIELD;
#endif
#define RNR_REGS_CFG_PSRAM_CFG_DMA_BUF_SIZE_FIELD_MASK 0x00700000
#define RNR_REGS_CFG_PSRAM_CFG_DMA_BUF_SIZE_FIELD_WIDTH 3
#define RNR_REGS_CFG_PSRAM_CFG_DMA_BUF_SIZE_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PSRAM_CFG_DMA_BUF_SIZE_FIELD;
#endif
#define RNR_REGS_CFG_PSRAM_CFG_DMA_BUF_SIZE_MODE_FIELD_MASK 0x00800000
#define RNR_REGS_CFG_PSRAM_CFG_DMA_BUF_SIZE_MODE_FIELD_WIDTH 1
#define RNR_REGS_CFG_PSRAM_CFG_DMA_BUF_SIZE_MODE_FIELD_SHIFT 23
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PSRAM_CFG_DMA_BUF_SIZE_MODE_FIELD;
#endif
#define RNR_REGS_CFG_PSRAM_CFG_DMA_STATIC_OFFSET_FIELD_MASK 0xFF000000
#define RNR_REGS_CFG_PSRAM_CFG_DMA_STATIC_OFFSET_FIELD_WIDTH 8
#define RNR_REGS_CFG_PSRAM_CFG_DMA_STATIC_OFFSET_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PSRAM_CFG_DMA_STATIC_OFFSET_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_PSRAM_CFG_REG;
#define RNR_REGS_CFG_PSRAM_CFG_REG_OFFSET 0x00000044

#define RNR_REGS_CFG_RAMRD_RANGE_MASK_CFG_MASK0_FIELD_MASK 0x0000FFFF
#define RNR_REGS_CFG_RAMRD_RANGE_MASK_CFG_MASK0_FIELD_WIDTH 16
#define RNR_REGS_CFG_RAMRD_RANGE_MASK_CFG_MASK0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_RAMRD_RANGE_MASK_CFG_MASK0_FIELD;
#endif
#define RNR_REGS_CFG_RAMRD_RANGE_MASK_CFG_MASK1_FIELD_MASK 0xFFFF0000
#define RNR_REGS_CFG_RAMRD_RANGE_MASK_CFG_MASK1_FIELD_WIDTH 16
#define RNR_REGS_CFG_RAMRD_RANGE_MASK_CFG_MASK1_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_RAMRD_RANGE_MASK_CFG_MASK1_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_RAMRD_RANGE_MASK_CFG_REG;
#define RNR_REGS_CFG_RAMRD_RANGE_MASK_CFG_REG_OFFSET 0x00000048

#define RNR_REGS_CFG_SCH_CFG_SCHEDULER_MODE_FIELD_MASK 0x00000007
#define RNR_REGS_CFG_SCH_CFG_SCHEDULER_MODE_FIELD_WIDTH 3
#define RNR_REGS_CFG_SCH_CFG_SCHEDULER_MODE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_SCH_CFG_SCHEDULER_MODE_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_SCH_CFG_REG;
#define RNR_REGS_CFG_SCH_CFG_REG_OFFSET 0x0000004C

#define RNR_REGS_CFG_BKPT_CFG_BKPT_0_EN_FIELD_MASK 0x00000001
#define RNR_REGS_CFG_BKPT_CFG_BKPT_0_EN_FIELD_WIDTH 1
#define RNR_REGS_CFG_BKPT_CFG_BKPT_0_EN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_BKPT_CFG_BKPT_0_EN_FIELD;
#endif
#define RNR_REGS_CFG_BKPT_CFG_BKPT_0_USE_THREAD_FIELD_MASK 0x00000002
#define RNR_REGS_CFG_BKPT_CFG_BKPT_0_USE_THREAD_FIELD_WIDTH 1
#define RNR_REGS_CFG_BKPT_CFG_BKPT_0_USE_THREAD_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_BKPT_CFG_BKPT_0_USE_THREAD_FIELD;
#endif
#define RNR_REGS_CFG_BKPT_CFG_BKPT_1_EN_FIELD_MASK 0x00000004
#define RNR_REGS_CFG_BKPT_CFG_BKPT_1_EN_FIELD_WIDTH 1
#define RNR_REGS_CFG_BKPT_CFG_BKPT_1_EN_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_BKPT_CFG_BKPT_1_EN_FIELD;
#endif
#define RNR_REGS_CFG_BKPT_CFG_BKPT_1_USE_THREAD_FIELD_MASK 0x00000008
#define RNR_REGS_CFG_BKPT_CFG_BKPT_1_USE_THREAD_FIELD_WIDTH 1
#define RNR_REGS_CFG_BKPT_CFG_BKPT_1_USE_THREAD_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_BKPT_CFG_BKPT_1_USE_THREAD_FIELD;
#endif
#define RNR_REGS_CFG_BKPT_CFG_BKPT_2_EN_FIELD_MASK 0x00000010
#define RNR_REGS_CFG_BKPT_CFG_BKPT_2_EN_FIELD_WIDTH 1
#define RNR_REGS_CFG_BKPT_CFG_BKPT_2_EN_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_BKPT_CFG_BKPT_2_EN_FIELD;
#endif
#define RNR_REGS_CFG_BKPT_CFG_BKPT_2_USE_THREAD_FIELD_MASK 0x00000020
#define RNR_REGS_CFG_BKPT_CFG_BKPT_2_USE_THREAD_FIELD_WIDTH 1
#define RNR_REGS_CFG_BKPT_CFG_BKPT_2_USE_THREAD_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_BKPT_CFG_BKPT_2_USE_THREAD_FIELD;
#endif
#define RNR_REGS_CFG_BKPT_CFG_BKPT_3_EN_FIELD_MASK 0x00000040
#define RNR_REGS_CFG_BKPT_CFG_BKPT_3_EN_FIELD_WIDTH 1
#define RNR_REGS_CFG_BKPT_CFG_BKPT_3_EN_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_BKPT_CFG_BKPT_3_EN_FIELD;
#endif
#define RNR_REGS_CFG_BKPT_CFG_BKPT_3_USE_THREAD_FIELD_MASK 0x00000080
#define RNR_REGS_CFG_BKPT_CFG_BKPT_3_USE_THREAD_FIELD_WIDTH 1
#define RNR_REGS_CFG_BKPT_CFG_BKPT_3_USE_THREAD_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_BKPT_CFG_BKPT_3_USE_THREAD_FIELD;
#endif
#define RNR_REGS_CFG_BKPT_CFG_BKPT_4_EN_FIELD_MASK 0x00000100
#define RNR_REGS_CFG_BKPT_CFG_BKPT_4_EN_FIELD_WIDTH 1
#define RNR_REGS_CFG_BKPT_CFG_BKPT_4_EN_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_BKPT_CFG_BKPT_4_EN_FIELD;
#endif
#define RNR_REGS_CFG_BKPT_CFG_BKPT_4_USE_THREAD_FIELD_MASK 0x00000200
#define RNR_REGS_CFG_BKPT_CFG_BKPT_4_USE_THREAD_FIELD_WIDTH 1
#define RNR_REGS_CFG_BKPT_CFG_BKPT_4_USE_THREAD_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_BKPT_CFG_BKPT_4_USE_THREAD_FIELD;
#endif
#define RNR_REGS_CFG_BKPT_CFG_BKPT_5_EN_FIELD_MASK 0x00000400
#define RNR_REGS_CFG_BKPT_CFG_BKPT_5_EN_FIELD_WIDTH 1
#define RNR_REGS_CFG_BKPT_CFG_BKPT_5_EN_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_BKPT_CFG_BKPT_5_EN_FIELD;
#endif
#define RNR_REGS_CFG_BKPT_CFG_BKPT_5_USE_THREAD_FIELD_MASK 0x00000800
#define RNR_REGS_CFG_BKPT_CFG_BKPT_5_USE_THREAD_FIELD_WIDTH 1
#define RNR_REGS_CFG_BKPT_CFG_BKPT_5_USE_THREAD_FIELD_SHIFT 11
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_BKPT_CFG_BKPT_5_USE_THREAD_FIELD;
#endif
#define RNR_REGS_CFG_BKPT_CFG_BKPT_6_EN_FIELD_MASK 0x00001000
#define RNR_REGS_CFG_BKPT_CFG_BKPT_6_EN_FIELD_WIDTH 1
#define RNR_REGS_CFG_BKPT_CFG_BKPT_6_EN_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_BKPT_CFG_BKPT_6_EN_FIELD;
#endif
#define RNR_REGS_CFG_BKPT_CFG_BKPT_6_USE_THREAD_FIELD_MASK 0x00002000
#define RNR_REGS_CFG_BKPT_CFG_BKPT_6_USE_THREAD_FIELD_WIDTH 1
#define RNR_REGS_CFG_BKPT_CFG_BKPT_6_USE_THREAD_FIELD_SHIFT 13
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_BKPT_CFG_BKPT_6_USE_THREAD_FIELD;
#endif
#define RNR_REGS_CFG_BKPT_CFG_BKPT_7_EN_FIELD_MASK 0x00004000
#define RNR_REGS_CFG_BKPT_CFG_BKPT_7_EN_FIELD_WIDTH 1
#define RNR_REGS_CFG_BKPT_CFG_BKPT_7_EN_FIELD_SHIFT 14
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_BKPT_CFG_BKPT_7_EN_FIELD;
#endif
#define RNR_REGS_CFG_BKPT_CFG_BKPT_7_USE_THREAD_FIELD_MASK 0x00008000
#define RNR_REGS_CFG_BKPT_CFG_BKPT_7_USE_THREAD_FIELD_WIDTH 1
#define RNR_REGS_CFG_BKPT_CFG_BKPT_7_USE_THREAD_FIELD_SHIFT 15
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_BKPT_CFG_BKPT_7_USE_THREAD_FIELD;
#endif
#define RNR_REGS_CFG_BKPT_CFG_STEP_MODE_FIELD_MASK 0x00010000
#define RNR_REGS_CFG_BKPT_CFG_STEP_MODE_FIELD_WIDTH 1
#define RNR_REGS_CFG_BKPT_CFG_STEP_MODE_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_BKPT_CFG_STEP_MODE_FIELD;
#endif
#define RNR_REGS_CFG_BKPT_CFG_NEW_FLAGS_VAL_FIELD_MASK 0x00F00000
#define RNR_REGS_CFG_BKPT_CFG_NEW_FLAGS_VAL_FIELD_WIDTH 4
#define RNR_REGS_CFG_BKPT_CFG_NEW_FLAGS_VAL_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_BKPT_CFG_NEW_FLAGS_VAL_FIELD;
#endif
#define RNR_REGS_CFG_BKPT_CFG_ENABLE_BREAKPOINT_ON_FIT_FAIL_FIELD_MASK 0x01000000
#define RNR_REGS_CFG_BKPT_CFG_ENABLE_BREAKPOINT_ON_FIT_FAIL_FIELD_WIDTH 1
#define RNR_REGS_CFG_BKPT_CFG_ENABLE_BREAKPOINT_ON_FIT_FAIL_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_BKPT_CFG_ENABLE_BREAKPOINT_ON_FIT_FAIL_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_BKPT_CFG_REG;
#define RNR_REGS_CFG_BKPT_CFG_REG_OFFSET 0x00000050

#define RNR_REGS_CFG_BKPT_IMM_ENABLE_FIELD_MASK 0x00000001
#define RNR_REGS_CFG_BKPT_IMM_ENABLE_FIELD_WIDTH 1
#define RNR_REGS_CFG_BKPT_IMM_ENABLE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_BKPT_IMM_ENABLE_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_BKPT_IMM_REG;
#define RNR_REGS_CFG_BKPT_IMM_REG_OFFSET 0x00000054

#define RNR_REGS_CFG_BKPT_STS_BKPT_ADDR_FIELD_MASK 0x00001FFF
#define RNR_REGS_CFG_BKPT_STS_BKPT_ADDR_FIELD_WIDTH 13
#define RNR_REGS_CFG_BKPT_STS_BKPT_ADDR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_BKPT_STS_BKPT_ADDR_FIELD;
#endif
#define RNR_REGS_CFG_BKPT_STS_ACTIVE_FIELD_MASK 0x00002000
#define RNR_REGS_CFG_BKPT_STS_ACTIVE_FIELD_WIDTH 1
#define RNR_REGS_CFG_BKPT_STS_ACTIVE_FIELD_SHIFT 13
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_BKPT_STS_ACTIVE_FIELD;
#endif
#define RNR_REGS_CFG_BKPT_STS_DATA_BKPT_ADDR_FIELD_MASK 0x3FFFC000
#define RNR_REGS_CFG_BKPT_STS_DATA_BKPT_ADDR_FIELD_WIDTH 16
#define RNR_REGS_CFG_BKPT_STS_DATA_BKPT_ADDR_FIELD_SHIFT 14
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_BKPT_STS_DATA_BKPT_ADDR_FIELD;
#endif
#define RNR_REGS_CFG_BKPT_STS_BKPT_REASON_FIELD_MASK 0xC0000000
#define RNR_REGS_CFG_BKPT_STS_BKPT_REASON_FIELD_WIDTH 2
#define RNR_REGS_CFG_BKPT_STS_BKPT_REASON_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_BKPT_STS_BKPT_REASON_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_BKPT_STS_REG;
#define RNR_REGS_CFG_BKPT_STS_REG_OFFSET 0x00000058

#define RNR_REGS_CFG_PC_STS_CURRENT_PC_ADDR_FIELD_MASK 0x00001FFF
#define RNR_REGS_CFG_PC_STS_CURRENT_PC_ADDR_FIELD_WIDTH 13
#define RNR_REGS_CFG_PC_STS_CURRENT_PC_ADDR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PC_STS_CURRENT_PC_ADDR_FIELD;
#endif
#define RNR_REGS_CFG_PC_STS_PC_RET_FIELD_MASK 0x1FFF0000
#define RNR_REGS_CFG_PC_STS_PC_RET_FIELD_WIDTH 13
#define RNR_REGS_CFG_PC_STS_PC_RET_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PC_STS_PC_RET_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_PC_STS_REG;
#define RNR_REGS_CFG_PC_STS_REG_OFFSET 0x0000005C

#define RNR_REGS_CFG_EXT_ACC_CFG_ADDR_BASE_FIELD_MASK 0x00001FFF
#define RNR_REGS_CFG_EXT_ACC_CFG_ADDR_BASE_FIELD_WIDTH 13
#define RNR_REGS_CFG_EXT_ACC_CFG_ADDR_BASE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_EXT_ACC_CFG_ADDR_BASE_FIELD;
#endif
#define RNR_REGS_CFG_EXT_ACC_CFG_ADDR_STEP_0_FIELD_MASK 0x000F0000
#define RNR_REGS_CFG_EXT_ACC_CFG_ADDR_STEP_0_FIELD_WIDTH 4
#define RNR_REGS_CFG_EXT_ACC_CFG_ADDR_STEP_0_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_EXT_ACC_CFG_ADDR_STEP_0_FIELD;
#endif
#define RNR_REGS_CFG_EXT_ACC_CFG_ADDR_STEP_1_FIELD_MASK 0x00F00000
#define RNR_REGS_CFG_EXT_ACC_CFG_ADDR_STEP_1_FIELD_WIDTH 4
#define RNR_REGS_CFG_EXT_ACC_CFG_ADDR_STEP_1_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_EXT_ACC_CFG_ADDR_STEP_1_FIELD;
#endif
#define RNR_REGS_CFG_EXT_ACC_CFG_START_THREAD_FIELD_MASK 0x0F000000
#define RNR_REGS_CFG_EXT_ACC_CFG_START_THREAD_FIELD_WIDTH 4
#define RNR_REGS_CFG_EXT_ACC_CFG_START_THREAD_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_EXT_ACC_CFG_START_THREAD_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_EXT_ACC_CFG_REG;
#define RNR_REGS_CFG_EXT_ACC_CFG_REG_OFFSET 0x00000060

#define RNR_REGS_CFG_FIT_FAIL_CFG_START_ADDR_FIELD_MASK 0x00001FFF
#define RNR_REGS_CFG_FIT_FAIL_CFG_START_ADDR_FIELD_WIDTH 13
#define RNR_REGS_CFG_FIT_FAIL_CFG_START_ADDR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_FIT_FAIL_CFG_START_ADDR_FIELD;
#endif
#define RNR_REGS_CFG_FIT_FAIL_CFG_STOP_ADDR_FIELD_MASK 0x03FFE000
#define RNR_REGS_CFG_FIT_FAIL_CFG_STOP_ADDR_FIELD_WIDTH 13
#define RNR_REGS_CFG_FIT_FAIL_CFG_STOP_ADDR_FIELD_SHIFT 13
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_FIT_FAIL_CFG_STOP_ADDR_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_FIT_FAIL_CFG_REG;
#define RNR_REGS_CFG_FIT_FAIL_CFG_REG_OFFSET 0x00000064

#define RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_0_EN_FIELD_MASK 0x00000001
#define RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_0_EN_FIELD_WIDTH 1
#define RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_0_EN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_0_EN_FIELD;
#endif
#define RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_0_USE_THREAD_FIELD_MASK 0x00000002
#define RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_0_USE_THREAD_FIELD_WIDTH 1
#define RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_0_USE_THREAD_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_0_USE_THREAD_FIELD;
#endif
#define RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_1_EN_FIELD_MASK 0x00000004
#define RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_1_EN_FIELD_WIDTH 1
#define RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_1_EN_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_1_EN_FIELD;
#endif
#define RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_1_USE_THREAD_FIELD_MASK 0x00000008
#define RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_1_USE_THREAD_FIELD_WIDTH 1
#define RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_1_USE_THREAD_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_1_USE_THREAD_FIELD;
#endif
#define RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_2_EN_FIELD_MASK 0x00000010
#define RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_2_EN_FIELD_WIDTH 1
#define RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_2_EN_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_2_EN_FIELD;
#endif
#define RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_2_USE_THREAD_FIELD_MASK 0x00000020
#define RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_2_USE_THREAD_FIELD_WIDTH 1
#define RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_2_USE_THREAD_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_2_USE_THREAD_FIELD;
#endif
#define RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_3_EN_FIELD_MASK 0x00000040
#define RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_3_EN_FIELD_WIDTH 1
#define RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_3_EN_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_3_EN_FIELD;
#endif
#define RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_3_USE_THREAD_FIELD_MASK 0x00000080
#define RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_3_USE_THREAD_FIELD_WIDTH 1
#define RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_3_USE_THREAD_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_DATA_BKPT_CFG_BKPT_3_USE_THREAD_FIELD;
#endif
#define RNR_REGS_CFG_DATA_BKPT_CFG_RESET_DATA_BKPT_FIELD_MASK 0x00000100
#define RNR_REGS_CFG_DATA_BKPT_CFG_RESET_DATA_BKPT_FIELD_WIDTH 1
#define RNR_REGS_CFG_DATA_BKPT_CFG_RESET_DATA_BKPT_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_DATA_BKPT_CFG_RESET_DATA_BKPT_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_DATA_BKPT_CFG_REG;
#define RNR_REGS_CFG_DATA_BKPT_CFG_REG_OFFSET 0x00000068

#define RNR_REGS_CFG_AQM_COUNTER_VAL_AQM_COUNTER_VALUE_FIELD_MASK 0xFFFFFFFF
#define RNR_REGS_CFG_AQM_COUNTER_VAL_AQM_COUNTER_VALUE_FIELD_WIDTH 32
#define RNR_REGS_CFG_AQM_COUNTER_VAL_AQM_COUNTER_VALUE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_AQM_COUNTER_VAL_AQM_COUNTER_VALUE_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_AQM_COUNTER_VAL_REG;
#define RNR_REGS_CFG_AQM_COUNTER_VAL_REG_OFFSET 0x0000006C

#define RNR_REGS_CFG_STALL_CNT1_TOTAL_STALL_CNT_FIELD_MASK 0x00FFFFFF
#define RNR_REGS_CFG_STALL_CNT1_TOTAL_STALL_CNT_FIELD_WIDTH 24
#define RNR_REGS_CFG_STALL_CNT1_TOTAL_STALL_CNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_STALL_CNT1_TOTAL_STALL_CNT_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_STALL_CNT1_REG;
#define RNR_REGS_CFG_STALL_CNT1_REG_OFFSET 0x00000090

#define RNR_REGS_CFG_STALL_CNT2_STALL_ON_ALU_B_FULL_CNT_FIELD_MASK 0x0000FFFF
#define RNR_REGS_CFG_STALL_CNT2_STALL_ON_ALU_B_FULL_CNT_FIELD_WIDTH 16
#define RNR_REGS_CFG_STALL_CNT2_STALL_ON_ALU_B_FULL_CNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_STALL_CNT2_STALL_ON_ALU_B_FULL_CNT_FIELD;
#endif
#define RNR_REGS_CFG_STALL_CNT2_STALL_ON_ALU_A_FULL_CNT_FIELD_MASK 0xFFFF0000
#define RNR_REGS_CFG_STALL_CNT2_STALL_ON_ALU_A_FULL_CNT_FIELD_WIDTH 16
#define RNR_REGS_CFG_STALL_CNT2_STALL_ON_ALU_A_FULL_CNT_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_STALL_CNT2_STALL_ON_ALU_A_FULL_CNT_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_STALL_CNT2_REG;
#define RNR_REGS_CFG_STALL_CNT2_REG_OFFSET 0x00000094

#define RNR_REGS_CFG_STALL_CNT3_STALL_ON_JMPREG_FIELD_MASK 0x0000FFFF
#define RNR_REGS_CFG_STALL_CNT3_STALL_ON_JMPREG_FIELD_WIDTH 16
#define RNR_REGS_CFG_STALL_CNT3_STALL_ON_JMPREG_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_STALL_CNT3_STALL_ON_JMPREG_FIELD;
#endif
#define RNR_REGS_CFG_STALL_CNT3_STALL_ON_MEMIO_FULL_CNT_FIELD_MASK 0xFFFF0000
#define RNR_REGS_CFG_STALL_CNT3_STALL_ON_MEMIO_FULL_CNT_FIELD_WIDTH 16
#define RNR_REGS_CFG_STALL_CNT3_STALL_ON_MEMIO_FULL_CNT_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_STALL_CNT3_STALL_ON_MEMIO_FULL_CNT_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_STALL_CNT3_REG;
#define RNR_REGS_CFG_STALL_CNT3_REG_OFFSET 0x00000098

#define RNR_REGS_CFG_STALL_CNT4_STALL_ON_WAW_CNT_FIELD_MASK 0x0000FFFF
#define RNR_REGS_CFG_STALL_CNT4_STALL_ON_WAW_CNT_FIELD_WIDTH 16
#define RNR_REGS_CFG_STALL_CNT4_STALL_ON_WAW_CNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_STALL_CNT4_STALL_ON_WAW_CNT_FIELD;
#endif
#define RNR_REGS_CFG_STALL_CNT4_STALL_ON_SUPER_CMD_FIELD_MASK 0xFFFF0000
#define RNR_REGS_CFG_STALL_CNT4_STALL_ON_SUPER_CMD_FIELD_WIDTH 16
#define RNR_REGS_CFG_STALL_CNT4_STALL_ON_SUPER_CMD_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_STALL_CNT4_STALL_ON_SUPER_CMD_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_STALL_CNT4_REG;
#define RNR_REGS_CFG_STALL_CNT4_REG_OFFSET 0x0000009C

#define RNR_REGS_CFG_STALL_CNT5_STALL_ON_SUPER_CMD_WHEN_FULL_FIELD_MASK 0x0000FFFF
#define RNR_REGS_CFG_STALL_CNT5_STALL_ON_SUPER_CMD_WHEN_FULL_FIELD_WIDTH 16
#define RNR_REGS_CFG_STALL_CNT5_STALL_ON_SUPER_CMD_WHEN_FULL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_STALL_CNT5_STALL_ON_SUPER_CMD_WHEN_FULL_FIELD;
#endif
#define RNR_REGS_CFG_STALL_CNT5_STALL_ON_CS_CNT_FIELD_MASK 0xFFFF0000
#define RNR_REGS_CFG_STALL_CNT5_STALL_ON_CS_CNT_FIELD_WIDTH 16
#define RNR_REGS_CFG_STALL_CNT5_STALL_ON_CS_CNT_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_STALL_CNT5_STALL_ON_CS_CNT_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_STALL_CNT5_REG;
#define RNR_REGS_CFG_STALL_CNT5_REG_OFFSET 0x000000A0

#define RNR_REGS_CFG_STALL_CNT6_ACTIVE_CYCLES_CNT_FIELD_MASK 0xFFFFFFFF
#define RNR_REGS_CFG_STALL_CNT6_ACTIVE_CYCLES_CNT_FIELD_WIDTH 32
#define RNR_REGS_CFG_STALL_CNT6_ACTIVE_CYCLES_CNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_STALL_CNT6_ACTIVE_CYCLES_CNT_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_STALL_CNT6_REG;
#define RNR_REGS_CFG_STALL_CNT6_REG_OFFSET 0x000000A4

#define RNR_REGS_CFG_STALL_CNT7_STALL_ON_JMP_FULL_CNT_FIELD_MASK 0x0000FFFF
#define RNR_REGS_CFG_STALL_CNT7_STALL_ON_JMP_FULL_CNT_FIELD_WIDTH 16
#define RNR_REGS_CFG_STALL_CNT7_STALL_ON_JMP_FULL_CNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_STALL_CNT7_STALL_ON_JMP_FULL_CNT_FIELD;
#endif
#define RNR_REGS_CFG_STALL_CNT7_STALL_ON_SKIP_JMP_CNT_FIELD_MASK 0xFFFF0000
#define RNR_REGS_CFG_STALL_CNT7_STALL_ON_SKIP_JMP_CNT_FIELD_WIDTH 16
#define RNR_REGS_CFG_STALL_CNT7_STALL_ON_SKIP_JMP_CNT_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_STALL_CNT7_STALL_ON_SKIP_JMP_CNT_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_STALL_CNT7_REG;
#define RNR_REGS_CFG_STALL_CNT7_REG_OFFSET 0x000000A8

#define RNR_REGS_CFG_PROFILING_STS_TRACE_WRITE_PNT_FIELD_MASK 0x00001FFF
#define RNR_REGS_CFG_PROFILING_STS_TRACE_WRITE_PNT_FIELD_WIDTH 13
#define RNR_REGS_CFG_PROFILING_STS_TRACE_WRITE_PNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_STS_TRACE_WRITE_PNT_FIELD;
#endif
#define RNR_REGS_CFG_PROFILING_STS_IDLE_NO_ACTIVE_TASK_FIELD_MASK 0x00002000
#define RNR_REGS_CFG_PROFILING_STS_IDLE_NO_ACTIVE_TASK_FIELD_WIDTH 1
#define RNR_REGS_CFG_PROFILING_STS_IDLE_NO_ACTIVE_TASK_FIELD_SHIFT 13
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_STS_IDLE_NO_ACTIVE_TASK_FIELD;
#endif
#define RNR_REGS_CFG_PROFILING_STS_CURR_THREAD_NUM_FIELD_MASK 0x0003C000
#define RNR_REGS_CFG_PROFILING_STS_CURR_THREAD_NUM_FIELD_WIDTH 4
#define RNR_REGS_CFG_PROFILING_STS_CURR_THREAD_NUM_FIELD_SHIFT 14
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_STS_CURR_THREAD_NUM_FIELD;
#endif
#define RNR_REGS_CFG_PROFILING_STS_PROFILING_ACTIVE_FIELD_MASK 0x00040000
#define RNR_REGS_CFG_PROFILING_STS_PROFILING_ACTIVE_FIELD_WIDTH 1
#define RNR_REGS_CFG_PROFILING_STS_PROFILING_ACTIVE_FIELD_SHIFT 18
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_STS_PROFILING_ACTIVE_FIELD;
#endif
#define RNR_REGS_CFG_PROFILING_STS_TRACE_FIFO_OVERRUN_FIELD_MASK 0x00080000
#define RNR_REGS_CFG_PROFILING_STS_TRACE_FIFO_OVERRUN_FIELD_WIDTH 1
#define RNR_REGS_CFG_PROFILING_STS_TRACE_FIFO_OVERRUN_FIELD_SHIFT 19
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_STS_TRACE_FIFO_OVERRUN_FIELD;
#endif
#define RNR_REGS_CFG_PROFILING_STS_SINGLE_MODE_PROFILING_STATUS_FIELD_MASK 0x00300000
#define RNR_REGS_CFG_PROFILING_STS_SINGLE_MODE_PROFILING_STATUS_FIELD_WIDTH 2
#define RNR_REGS_CFG_PROFILING_STS_SINGLE_MODE_PROFILING_STATUS_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_STS_SINGLE_MODE_PROFILING_STATUS_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_PROFILING_STS_REG;
#define RNR_REGS_CFG_PROFILING_STS_REG_OFFSET 0x000000B0

#define RNR_REGS_CFG_PROFILING_CFG_0_TRACE_BASE_ADDR_FIELD_MASK 0x00001FFF
#define RNR_REGS_CFG_PROFILING_CFG_0_TRACE_BASE_ADDR_FIELD_WIDTH 13
#define RNR_REGS_CFG_PROFILING_CFG_0_TRACE_BASE_ADDR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_CFG_0_TRACE_BASE_ADDR_FIELD;
#endif
#define RNR_REGS_CFG_PROFILING_CFG_0_TRACE_MAX_ADDR_FIELD_MASK 0x1FFF0000
#define RNR_REGS_CFG_PROFILING_CFG_0_TRACE_MAX_ADDR_FIELD_WIDTH 13
#define RNR_REGS_CFG_PROFILING_CFG_0_TRACE_MAX_ADDR_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_CFG_0_TRACE_MAX_ADDR_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_PROFILING_CFG_0_REG;
#define RNR_REGS_CFG_PROFILING_CFG_0_REG_OFFSET 0x000000B4

#define RNR_REGS_CFG_PROFILING_CFG_1_TRACE_WRAPAROUND_FIELD_MASK 0x00000001
#define RNR_REGS_CFG_PROFILING_CFG_1_TRACE_WRAPAROUND_FIELD_WIDTH 1
#define RNR_REGS_CFG_PROFILING_CFG_1_TRACE_WRAPAROUND_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_CFG_1_TRACE_WRAPAROUND_FIELD;
#endif
#define RNR_REGS_CFG_PROFILING_CFG_1_TRACE_MODE_FIELD_MASK 0x00000002
#define RNR_REGS_CFG_PROFILING_CFG_1_TRACE_MODE_FIELD_WIDTH 1
#define RNR_REGS_CFG_PROFILING_CFG_1_TRACE_MODE_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_CFG_1_TRACE_MODE_FIELD;
#endif
#define RNR_REGS_CFG_PROFILING_CFG_1_TRACE_DISABLE_IDLE_IN_FIELD_MASK 0x00000004
#define RNR_REGS_CFG_PROFILING_CFG_1_TRACE_DISABLE_IDLE_IN_FIELD_WIDTH 1
#define RNR_REGS_CFG_PROFILING_CFG_1_TRACE_DISABLE_IDLE_IN_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_CFG_1_TRACE_DISABLE_IDLE_IN_FIELD;
#endif
#define RNR_REGS_CFG_PROFILING_CFG_1_TRACE_DISABLE_WAKEUP_LOG_FIELD_MASK 0x00000008
#define RNR_REGS_CFG_PROFILING_CFG_1_TRACE_DISABLE_WAKEUP_LOG_FIELD_WIDTH 1
#define RNR_REGS_CFG_PROFILING_CFG_1_TRACE_DISABLE_WAKEUP_LOG_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_CFG_1_TRACE_DISABLE_WAKEUP_LOG_FIELD;
#endif
#define RNR_REGS_CFG_PROFILING_CFG_1_TRACE_TASK_FIELD_MASK 0x000000F0
#define RNR_REGS_CFG_PROFILING_CFG_1_TRACE_TASK_FIELD_WIDTH 4
#define RNR_REGS_CFG_PROFILING_CFG_1_TRACE_TASK_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_CFG_1_TRACE_TASK_FIELD;
#endif
#define RNR_REGS_CFG_PROFILING_CFG_1_IDLE_COUNTER_SOURCE_SEL_FIELD_MASK 0x00000100
#define RNR_REGS_CFG_PROFILING_CFG_1_IDLE_COUNTER_SOURCE_SEL_FIELD_WIDTH 1
#define RNR_REGS_CFG_PROFILING_CFG_1_IDLE_COUNTER_SOURCE_SEL_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_CFG_1_IDLE_COUNTER_SOURCE_SEL_FIELD;
#endif
#define RNR_REGS_CFG_PROFILING_CFG_1_COUNTERS_SELECTED_TASK_MODE_FIELD_MASK 0x00000200
#define RNR_REGS_CFG_PROFILING_CFG_1_COUNTERS_SELECTED_TASK_MODE_FIELD_WIDTH 1
#define RNR_REGS_CFG_PROFILING_CFG_1_COUNTERS_SELECTED_TASK_MODE_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_CFG_1_COUNTERS_SELECTED_TASK_MODE_FIELD;
#endif
#define RNR_REGS_CFG_PROFILING_CFG_1_COUNTERS_TASK_FIELD_MASK 0x00003C00
#define RNR_REGS_CFG_PROFILING_CFG_1_COUNTERS_TASK_FIELD_WIDTH 4
#define RNR_REGS_CFG_PROFILING_CFG_1_COUNTERS_TASK_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_CFG_1_COUNTERS_TASK_FIELD;
#endif
#define RNR_REGS_CFG_PROFILING_CFG_1_PROFILING_WINDOW_MODE_FIELD_MASK 0x00004000
#define RNR_REGS_CFG_PROFILING_CFG_1_PROFILING_WINDOW_MODE_FIELD_WIDTH 1
#define RNR_REGS_CFG_PROFILING_CFG_1_PROFILING_WINDOW_MODE_FIELD_SHIFT 14
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_CFG_1_PROFILING_WINDOW_MODE_FIELD;
#endif
#define RNR_REGS_CFG_PROFILING_CFG_1_SINGLE_MODE_START_OPTION_FIELD_MASK 0x00038000
#define RNR_REGS_CFG_PROFILING_CFG_1_SINGLE_MODE_START_OPTION_FIELD_WIDTH 3
#define RNR_REGS_CFG_PROFILING_CFG_1_SINGLE_MODE_START_OPTION_FIELD_SHIFT 15
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_CFG_1_SINGLE_MODE_START_OPTION_FIELD;
#endif
#define RNR_REGS_CFG_PROFILING_CFG_1_SINGLE_MODE_STOP_OPTION_FIELD_MASK 0x001C0000
#define RNR_REGS_CFG_PROFILING_CFG_1_SINGLE_MODE_STOP_OPTION_FIELD_WIDTH 3
#define RNR_REGS_CFG_PROFILING_CFG_1_SINGLE_MODE_STOP_OPTION_FIELD_SHIFT 18
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_CFG_1_SINGLE_MODE_STOP_OPTION_FIELD;
#endif
#define RNR_REGS_CFG_PROFILING_CFG_1_WINDOW_MANUAL_START_FIELD_MASK 0x00200000
#define RNR_REGS_CFG_PROFILING_CFG_1_WINDOW_MANUAL_START_FIELD_WIDTH 1
#define RNR_REGS_CFG_PROFILING_CFG_1_WINDOW_MANUAL_START_FIELD_SHIFT 21
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_CFG_1_WINDOW_MANUAL_START_FIELD;
#endif
#define RNR_REGS_CFG_PROFILING_CFG_1_WINDOW_MANUAL_STOP_FIELD_MASK 0x00400000
#define RNR_REGS_CFG_PROFILING_CFG_1_WINDOW_MANUAL_STOP_FIELD_WIDTH 1
#define RNR_REGS_CFG_PROFILING_CFG_1_WINDOW_MANUAL_STOP_FIELD_SHIFT 22
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_CFG_1_WINDOW_MANUAL_STOP_FIELD;
#endif
#define RNR_REGS_CFG_PROFILING_CFG_1_TRACER_ENABLE_FIELD_MASK 0x00800000
#define RNR_REGS_CFG_PROFILING_CFG_1_TRACER_ENABLE_FIELD_WIDTH 1
#define RNR_REGS_CFG_PROFILING_CFG_1_TRACER_ENABLE_FIELD_SHIFT 23
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_CFG_1_TRACER_ENABLE_FIELD;
#endif
#define RNR_REGS_CFG_PROFILING_CFG_1_PROFILING_WINDOW_RESET_FIELD_MASK 0x02000000
#define RNR_REGS_CFG_PROFILING_CFG_1_PROFILING_WINDOW_RESET_FIELD_WIDTH 1
#define RNR_REGS_CFG_PROFILING_CFG_1_PROFILING_WINDOW_RESET_FIELD_SHIFT 25
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_CFG_1_PROFILING_WINDOW_RESET_FIELD;
#endif
#define RNR_REGS_CFG_PROFILING_CFG_1_PROFILING_WINDOW_ENABLE_FIELD_MASK 0x04000000
#define RNR_REGS_CFG_PROFILING_CFG_1_PROFILING_WINDOW_ENABLE_FIELD_WIDTH 1
#define RNR_REGS_CFG_PROFILING_CFG_1_PROFILING_WINDOW_ENABLE_FIELD_SHIFT 26
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_CFG_1_PROFILING_WINDOW_ENABLE_FIELD;
#endif
#define RNR_REGS_CFG_PROFILING_CFG_1_TRACE_RESET_EVENT_FIFO_FIELD_MASK 0x40000000
#define RNR_REGS_CFG_PROFILING_CFG_1_TRACE_RESET_EVENT_FIFO_FIELD_WIDTH 1
#define RNR_REGS_CFG_PROFILING_CFG_1_TRACE_RESET_EVENT_FIFO_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_CFG_1_TRACE_RESET_EVENT_FIFO_FIELD;
#endif
#define RNR_REGS_CFG_PROFILING_CFG_1_TRACE_CLEAR_FIFO_OVERRUN_FIELD_MASK 0x80000000
#define RNR_REGS_CFG_PROFILING_CFG_1_TRACE_CLEAR_FIFO_OVERRUN_FIELD_WIDTH 1
#define RNR_REGS_CFG_PROFILING_CFG_1_TRACE_CLEAR_FIFO_OVERRUN_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_CFG_1_TRACE_CLEAR_FIFO_OVERRUN_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_PROFILING_CFG_1_REG;
#define RNR_REGS_CFG_PROFILING_CFG_1_REG_OFFSET 0x000000B8

#define RNR_REGS_CFG_PROFILING_COUNTER_VAL_FIELD_MASK 0xFFFFFFFF
#define RNR_REGS_CFG_PROFILING_COUNTER_VAL_FIELD_WIDTH 32
#define RNR_REGS_CFG_PROFILING_COUNTER_VAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_COUNTER_VAL_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_PROFILING_COUNTER_REG;
#define RNR_REGS_CFG_PROFILING_COUNTER_REG_OFFSET 0x000000BC

#define RNR_REGS_CFG_PROFILING_CFG_2_TRIGGER_ON_SECOND_FIELD_MASK 0x00000001
#define RNR_REGS_CFG_PROFILING_CFG_2_TRIGGER_ON_SECOND_FIELD_WIDTH 1
#define RNR_REGS_CFG_PROFILING_CFG_2_TRIGGER_ON_SECOND_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_CFG_2_TRIGGER_ON_SECOND_FIELD;
#endif
#define RNR_REGS_CFG_PROFILING_CFG_2_PC_START_FIELD_MASK 0x00003FFE
#define RNR_REGS_CFG_PROFILING_CFG_2_PC_START_FIELD_WIDTH 13
#define RNR_REGS_CFG_PROFILING_CFG_2_PC_START_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_CFG_2_PC_START_FIELD;
#endif
#define RNR_REGS_CFG_PROFILING_CFG_2_PC_STOP_OR_CYCLE_COUNT_FIELD_MASK 0xFFFFC000
#define RNR_REGS_CFG_PROFILING_CFG_2_PC_STOP_OR_CYCLE_COUNT_FIELD_WIDTH 18
#define RNR_REGS_CFG_PROFILING_CFG_2_PC_STOP_OR_CYCLE_COUNT_FIELD_SHIFT 14
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_PROFILING_CFG_2_PC_STOP_OR_CYCLE_COUNT_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_PROFILING_CFG_2_REG;
#define RNR_REGS_CFG_PROFILING_CFG_2_REG_OFFSET 0x000000C0

#define RNR_REGS_CFG_EXEC_CMDS_CNT_EXEC_COUNTER_FIELD_MASK 0xFFFFFFFF
#define RNR_REGS_CFG_EXEC_CMDS_CNT_EXEC_COUNTER_FIELD_WIDTH 32
#define RNR_REGS_CFG_EXEC_CMDS_CNT_EXEC_COUNTER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_EXEC_CMDS_CNT_EXEC_COUNTER_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_EXEC_CMDS_CNT_REG;
#define RNR_REGS_CFG_EXEC_CMDS_CNT_REG_OFFSET 0x000000C4

#define RNR_REGS_CFG_IDLE_CNT1_IDLE_CNT_FIELD_MASK 0xFFFFFFFF
#define RNR_REGS_CFG_IDLE_CNT1_IDLE_CNT_FIELD_WIDTH 32
#define RNR_REGS_CFG_IDLE_CNT1_IDLE_CNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_IDLE_CNT1_IDLE_CNT_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_IDLE_CNT1_REG;
#define RNR_REGS_CFG_IDLE_CNT1_REG_OFFSET 0x000000C8

#define RNR_REGS_CFG_JMP_CNT_UNTAKEN_JMP_CNT_FIELD_MASK 0x0000FFFF
#define RNR_REGS_CFG_JMP_CNT_UNTAKEN_JMP_CNT_FIELD_WIDTH 16
#define RNR_REGS_CFG_JMP_CNT_UNTAKEN_JMP_CNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_JMP_CNT_UNTAKEN_JMP_CNT_FIELD;
#endif
#define RNR_REGS_CFG_JMP_CNT_TAKEN_JMP_CNT_FIELD_MASK 0xFFFF0000
#define RNR_REGS_CFG_JMP_CNT_TAKEN_JMP_CNT_FIELD_WIDTH 16
#define RNR_REGS_CFG_JMP_CNT_TAKEN_JMP_CNT_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_JMP_CNT_TAKEN_JMP_CNT_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_JMP_CNT_REG;
#define RNR_REGS_CFG_JMP_CNT_REG_OFFSET 0x000000CC

#define RNR_REGS_CFG_METAL_FIX_REG_METAL_FIX_FIELD_MASK 0xFFFFFFFF
#define RNR_REGS_CFG_METAL_FIX_REG_METAL_FIX_FIELD_WIDTH 32
#define RNR_REGS_CFG_METAL_FIX_REG_METAL_FIX_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec RNR_REGS_CFG_METAL_FIX_REG_METAL_FIX_FIELD;
#endif
extern const ru_reg_rec RNR_REGS_CFG_METAL_FIX_REG_REG;
#define RNR_REGS_CFG_METAL_FIX_REG_REG_OFFSET 0x000000F0

extern const ru_block_rec RNR_REGS_BLOCK;

#endif
