[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Decode|Decode>io_dout_dest_pe",
    "sources":[
      "~Decode|Decode>io_din_input_valid",
      "~Decode|Decode>io_din_input_bits"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Decode|Decode>io_dout_reg_start_addr",
    "sources":[
      "~Decode|Decode>io_din_input_valid",
      "~Decode|Decode>io_din_input_bits"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Decode|Decode>io_dout_data_length",
    "sources":[
      "~Decode|Decode>io_din_input_valid",
      "~Decode|Decode>io_din_input_bits"
    ]
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"."
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"Decode"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]