# AxSobel
Verilog Approximat Sobel Edge Detection Hardware Accelerator.

This is an example design presented as a study case for the [MAxPy Framework](https://github.com/MAxPy-Project/MAxPy).

You can check a full description of this design at MAxPy's [documentation page](https://maxpy-project.github.io/MAxPy/).
