
---------- Begin Simulation Statistics ----------
final_tick                               70892825637000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55587                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792164                       # Number of bytes of host memory used
host_op_rate                                    89097                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   179.90                       # Real time elapsed on the host
host_tick_rate                               14543503                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16028373                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002616                       # Number of seconds simulated
sim_ticks                                  2616360750                       # Number of ticks simulated
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          15                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    14                       # Number of integer alu accesses
system.cpu.num_int_insts                           14                       # number of integer instructions
system.cpu.num_int_register_reads                  41                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 12                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         7     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::MemRead                        5     35.71%     85.71% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           11                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3034                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       617179                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        18600                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       858658                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       494851                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       617179                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       122328                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          936875                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           38783                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2006                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14092855                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7118323                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        18627                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             714318                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1276709                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1181554                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16028359                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5065849                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.164003                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.139659                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       824773     16.28%     16.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1868346     36.88%     53.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       420304      8.30%     61.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       187048      3.69%     65.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       136896      2.70%     67.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       165424      3.27%     71.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       134558      2.66%     73.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        51791      1.02%     74.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1276709     25.20%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5065849                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1417974                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        31902                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14812880                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3609577                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95071      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9822899     61.28%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        84240      0.53%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32039      0.20%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        21142      0.13%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       327752      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       126470      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       158042      0.99%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        63426      0.40%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       107090      0.67%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           27      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       149566      0.93%     68.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21087      0.13%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        10842      0.07%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3386158     21.13%     89.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1398812      8.73%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       223419      1.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          277      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16028359                       # Class of committed instruction
system.switch_cpus.commit.refs                5008666                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16028359                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.523270                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.523270                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2338694                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17537517                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           558343                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1511276                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          18852                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        796363                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3687326                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    73                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1408783                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    95                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              936875                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            842464                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4349731                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3134                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10904088                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           37704                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.179042                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       854760                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       533634                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.083835                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5223534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.399825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.550634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2425158     46.43%     46.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           138424      2.65%     49.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           107682      2.06%     51.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           148252      2.84%     53.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           182778      3.50%     57.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           334173      6.40%     63.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           172900      3.31%     67.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           192156      3.68%     70.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1522011     29.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5223534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2734705                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1362068                       # number of floating regfile writes
system.switch_cpus.idleCycles                    9167                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        32331                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           776160                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.195431                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5090689                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1408783                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          139763                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3712630                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            4                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          331                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1422632                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17209948                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3681906                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        29399                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16720733                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             92                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         43746                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          18852                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         44526                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          155                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       389785                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          252                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       103041                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        23533                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          252                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        27778                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         4553                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26919322                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16705433                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497644                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13396226                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.192507                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16711871                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         28975398                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13055804                       # number of integer regfile writes
system.switch_cpus.ipc                       1.911059                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.911059                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        99732      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10365740     61.88%     62.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        85849      0.51%     62.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        34543      0.21%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        21142      0.13%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       341108      2.04%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       128694      0.77%     66.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       159875      0.95%     67.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63477      0.38%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       138883      0.83%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           45      0.00%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       175673      1.05%     69.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23002      0.14%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        12795      0.08%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3410877     20.36%     89.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1409877      8.42%     98.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       278434      1.66%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          386      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16750132                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1576981                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3133651                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1539780                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1885514                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              194050                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011585                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          115753     59.65%     59.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             57      0.03%     59.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3394      1.75%     61.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            17      0.01%     61.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     61.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         3008      1.55%     62.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        10003      5.15%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          56389     29.06%     97.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1352      0.70%     97.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         4075      2.10%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            2      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15267469                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     35861777                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15165653                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16506219                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17209934                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16750132                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           14                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1181533                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        77580                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1714137                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5223534                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.206667                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.250131                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       727651     13.93%     13.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       590211     11.30%     25.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       878514     16.82%     42.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       809596     15.50%     57.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       752664     14.41%     71.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       603112     11.55%     83.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       344965      6.60%     90.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       256469      4.91%     95.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       260352      4.98%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5223534                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.201049                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              842492                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    44                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       406010                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       291731                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3712630                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1422632                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6711901                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5232701                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          214482                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20724563                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         133597                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           869299                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         475041                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2124                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54779861                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17428605                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22402916                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1986316                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1264237                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          18852                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2134579                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1678272                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      2997843                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     29932213                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4112299                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             20999053                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34578130                       # The number of ROB writes
system.switch_cpus.timesIdled                     134                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24550                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           14                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50249                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             14                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 70892825637000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                698                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           11                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2325                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2325                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           698                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6057                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6057                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6057                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       194176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       194176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  194176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3023                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3023    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3023                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3722000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16076750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2616360750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70892825637000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 70892825637000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 70892825637000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5816                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        19566                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          210                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4799                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19883                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19882                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           334                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5482                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 75947                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        34816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2874816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2909632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              25                       # Total snoops (count)
system.tol2bus.snoopTraffic                       704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            25724                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000544                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023323                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  25710     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     14      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              25724                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44885500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38037000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            498499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 70892825637000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          205                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        22471                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22676                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          205                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        22471                       # number of overall hits
system.l2.overall_hits::total                   22676                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          127                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         2888                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3023                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          127                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         2888                       # number of overall misses
system.l2.overall_misses::total                  3023                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      9938000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    230181000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        240119000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      9938000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    230181000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       240119000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          332                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25359                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25699                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          332                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25359                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25699                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.382530                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.113885                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.117631                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.382530                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.113885                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.117631                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78251.968504                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79702.562327                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79430.697982                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78251.968504                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79702.562327                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79430.697982                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  11                       # number of writebacks
system.l2.writebacks::total                        11                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         2888                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3015                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         2888                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3015                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      8668000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    201301000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    209969000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      8668000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    201301000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    209969000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.382530                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.113885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.117320                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.382530                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.113885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.117320                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68251.968504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69702.562327                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69641.459370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68251.968504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69702.562327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69641.459370                       # average overall mshr miss latency
system.l2.replacements                             25                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        19555                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19555                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19555                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19555                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          210                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              210                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          210                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          210                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        17558                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17558                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         2323                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2325                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    182278500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     182278500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19883                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.116845                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.116934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78466.853207                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78399.354839                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2323                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2323                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    159048500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    159048500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.116845                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.116833                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68466.853207                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68466.853207                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          205                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                205                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          127                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              129                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      9938000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      9938000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          332                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            334                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.382530                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.386228                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78251.968504                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77038.759690                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          127                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          127                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      8668000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8668000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.382530                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.380240                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68251.968504                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68251.968504                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4913                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4913                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          565                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             569                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     47902500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     47902500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         5478                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5482                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.103140                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.103794                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84783.185841                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84187.170475                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          565                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          565                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     42252500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     42252500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.103140                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.103065                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74783.185841                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74783.185841                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 70892825637000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2515.869306                       # Cycle average of tags in use
system.l2.tags.total_refs                          48                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        25                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.920000                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              70890209277000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         1.999997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.999990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   117.433870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2390.435449                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.028670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.583602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.614226                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2998                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2883                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.731934                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    405015                       # Number of tag accesses
system.l2.tags.data_accesses                   405015                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 70892825637000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         8128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       184832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             193472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         2888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           11                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 11                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             48923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            146769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3106605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     70644692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              73946989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        48923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3106605                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3155528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         269076                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               269076                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         269076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            48923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           146769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3106605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     70644692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             74216065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        11.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       127.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      2885.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000585500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6635                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3015                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         11                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3015                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       11                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       2.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     29536500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   15060000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                86011500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9806.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28556.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2183                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3015                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   11                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    232.530760                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.821320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.502135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          285     34.38%     34.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          333     40.17%     74.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           48      5.79%     80.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           80      9.65%     89.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      1.33%     91.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      0.72%     92.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      0.48%     92.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.84%     93.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           55      6.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          829                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 192768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  192960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        73.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     73.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2544396000                       # Total gap between requests
system.mem_ctrls.avgGap                     840844.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         8128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       184640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3106605.234006816521                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 70571307.874879255891                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          127                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         2888                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           11                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      3437250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     82574250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27064.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28592.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2184840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1161270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             8203860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     206519040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        191926410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        843060480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1253055900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        478.930858                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2189974250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     87270750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    339105750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3734220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1984785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            13301820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     206519040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        389930160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        676320960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1291790985                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        493.735807                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1754724500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     87270750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    774355500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2616350750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70892825637000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       842086                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           842099                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       842086                       # number of overall hits
system.cpu.icache.overall_hits::total          842099                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          378                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            380                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          378                       # number of overall misses
system.cpu.icache.overall_misses::total           380                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     14451000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14451000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     14451000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14451000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       842464                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       842479                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       842464                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       842479                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000449                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000451                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000449                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000451                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 38230.158730                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38028.947368                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 38230.158730                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38028.947368                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          210                       # number of writebacks
system.cpu.icache.writebacks::total               210                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           46                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           46                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          332                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          332                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          332                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          332                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     12604000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12604000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     12604000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12604000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000394                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000394                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000394                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000394                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 37963.855422                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37963.855422                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 37963.855422                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37963.855422                       # average overall mshr miss latency
system.cpu.icache.replacements                    210                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       842086                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          842099                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          378                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           380                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     14451000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14451000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       842464                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       842479                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000449                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000451                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 38230.158730                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38028.947368                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           46                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          332                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          332                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     12604000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12604000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000394                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000394                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 37963.855422                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37963.855422                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70892825637000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004340                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               44451                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               210                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            211.671429                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000074                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004266                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          112                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.242188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1685292                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1685292                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70892825637000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70892825637000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70892825637000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70892825637000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70892825637000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70892825637000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70892825637000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4670291                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4670292                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4670291                       # number of overall hits
system.cpu.dcache.overall_hits::total         4670292                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26249                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26255                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26249                       # number of overall misses
system.cpu.dcache.overall_misses::total         26255                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    547974497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    547974497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    547974497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    547974497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4696540                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4696547                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4696540                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4696547                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005589                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005590                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005589                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005590                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 20876.014210                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20871.243458                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 20876.014210                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20871.243458                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2874                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               192                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.968750                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19555                       # number of writebacks
system.cpu.dcache.writebacks::total             19555                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          890                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          890                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          890                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          890                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25359                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25359                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    506294497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    506294497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    506294497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    506294497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005400                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005399                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005400                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005399                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 19965.081312                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19965.081312                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 19965.081312                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19965.081312                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24340                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3291110                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3291111                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         6363                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6367                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    131026500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    131026500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3297473                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3297478                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001930                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001931                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 20591.937765                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20579.001099                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          885                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          885                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         5478                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5478                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    109312500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    109312500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001661                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001661                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 19954.819277                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19954.819277                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1379181                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1379181                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19886                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19888                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    416947997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    416947997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1399067                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1399069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014214                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014215                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 20966.911244                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20964.802745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19881                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19881                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    396981997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    396981997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014210                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014210                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 19967.908908                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19967.908908                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70892825637000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.036606                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2271814                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24340                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.336647                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000114                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.036492                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000036                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000036                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          398                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          439                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9418458                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9418458                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               70900584951500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  73426                       # Simulator instruction rate (inst/s)
host_mem_usage                                 797140                       # Number of bytes of host memory used
host_op_rate                                   117783                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   544.77                       # Real time elapsed on the host
host_tick_rate                               14243375                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      64164497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007759                       # Number of seconds simulated
sim_ticks                                  7759314500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2303                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5929                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1870795                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        60810                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2620786                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1532488                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1870795                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       338307                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2869095                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          121605                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         8423                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42343974                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21549562                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        60810                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2155001                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3834280                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      4436873                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48136124                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14915933                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.227161                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.137723                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2210823     14.82%     14.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5577913     37.40%     52.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1213949      8.14%     60.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       592804      3.97%     64.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       444162      2.98%     67.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       488228      3.27%     70.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       416545      2.79%     73.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       137229      0.92%     74.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3834280     25.71%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14915933                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4302814                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        96525                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44481802                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10819236                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       284534      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29500422     61.29%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       254721      0.53%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        96550      0.20%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63124      0.13%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       982962      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       379880      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       476182      0.99%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       189372      0.39%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       324893      0.67%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           91      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       453435      0.94%     68.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63771      0.13%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32900      0.07%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10127304     21.04%     89.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4195855      8.72%     98.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       691932      1.44%     99.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18196      0.04%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48136124                       # Class of committed instruction
system.switch_cpus.commit.refs               15033287                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48136124                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.517288                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.517288                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       6620731                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       53864972                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1709870                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4730646                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          70058                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2377192                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11311320                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   230                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4533691                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   285                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2869095                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2627398                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12775423                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         11711                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               33356645                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          140116                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.184881                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2662986                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1654093                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.149458                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15508497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.538764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.559668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          6872642     44.32%     44.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           450568      2.91%     47.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           305019      1.97%     49.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           458722      2.96%     52.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           558860      3.60%     55.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1026885      6.62%     62.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           500054      3.22%     65.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           612025      3.95%     69.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4723722     30.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15508497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8438491                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4305647                       # number of floating regfile writes
system.switch_cpus.idleCycles                   10132                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       102052                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2371546                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.299636                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15828381                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4533691                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          523912                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11393425                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           33                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1588                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4585762                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     52730306                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11294690                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       105289                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      51205829                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            164                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         88888                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          70058                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         89696                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          487                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1173947                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          187                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          778                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       574197                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       371721                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          778                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        85596                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        16456                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          81238543                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              51050406                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.500275                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40641579                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.289621                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               51174311                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         88397113                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39532382                       # number of integer regfile writes
system.switch_cpus.ipc                       1.933161                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.933161                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       402491      0.78%      0.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31478371     61.35%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       259679      0.51%     62.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       104141      0.20%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63124      0.12%     62.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1024859      2.00%     64.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       388359      0.76%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       482471      0.94%     66.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       189481      0.37%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       419020      0.82%     67.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          132      0.00%     67.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       530555      1.03%     68.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        69595      0.14%     69.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38958      0.08%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10273393     20.02%     89.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4333081      8.44%     97.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1046418      2.04%     99.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       206996      0.40%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       51311124                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         5229013                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     10330443                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      5047879                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      6477711                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              691241                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013472                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          343460     49.69%     49.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     49.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     49.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     49.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     49.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     49.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     49.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     49.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     49.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     49.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     49.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     49.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     49.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            433      0.06%     49.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     49.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt          10200      1.48%     51.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            82      0.01%     51.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     51.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     51.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%     51.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     51.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     51.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     51.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         6589      0.95%     52.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     52.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     52.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        29566      4.28%     56.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     56.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     56.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     56.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     56.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     56.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     56.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     56.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     56.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     56.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     56.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     56.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     56.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     56.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     56.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     56.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     56.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         185216     26.79%     83.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         32959      4.77%     88.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        74082     10.72%     98.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         8653      1.25%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       46370861                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    108718795                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     46002527                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     50847537                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           52730113                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          51311124                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          193                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      4594176                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       227258                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          187                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5300675                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15508497                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.308581                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.246921                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1937960     12.50%     12.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1703589     10.98%     23.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2550192     16.44%     39.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2513434     16.21%     56.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2210646     14.25%     70.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1900101     12.25%     82.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1046865      6.75%     89.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       823110      5.31%     94.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       822600      5.30%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15508497                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.306421                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2627398                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     9                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       985149                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       677551                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11393425                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4585762                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20785066                       # number of misc regfile reads
system.switch_cpus.numCycles                 15518629                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          653137                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62192305                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         389686                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2679633                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1102086                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          7560                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     167014048                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       53429910                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68096177                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6099716                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        3698616                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          70058                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6005953                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5903849                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9237937                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     91457642                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12872457                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             63543006                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           105740351                       # The number of ROB writes
system.switch_cpus.timesIdled                     268                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80517                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          295                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       161171                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            295                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7759314500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1036                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1736                       # Transaction distribution
system.membus.trans_dist::CleanEvict              567                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2590                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2590                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1036                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         9555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       343168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       343168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  343168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3626                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3626    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3626                       # Request fanout histogram
system.membus.reqLayer2.occupancy            13788000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19151750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7759314500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7759314500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   7759314500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7759314500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19200                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67503                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          758                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           14828                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61454                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61455                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           896                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18304                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       239276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                241826                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       105856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9313664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9419520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2572                       # Total snoops (count)
system.tol2bus.snoopTraffic                    111104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            83226                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003545                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.059431                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  82931     99.65%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    295      0.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              83226                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          147110500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119638500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1344998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   7759314500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          734                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        76294                       # number of demand (read+write) hits
system.l2.demand_hits::total                    77028                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          734                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        76294                       # number of overall hits
system.l2.overall_hits::total                   77028                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          162                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         3464                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3626                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          162                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         3464                       # number of overall misses
system.l2.overall_misses::total                  3626                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     13178000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    268317500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        281495500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     13178000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    268317500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       281495500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          896                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79758                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80654                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          896                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79758                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80654                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.180804                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.043431                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.044957                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.180804                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.043431                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.044957                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81345.679012                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 77458.862587                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77632.515168                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81345.679012                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 77458.862587                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77632.515168                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1736                       # number of writebacks
system.l2.writebacks::total                      1736                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         3464                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3626                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         3464                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3626                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     11558000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    233677500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    245235500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     11558000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    233677500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    245235500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.180804                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.043431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.044957                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.180804                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.043431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.044957                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71345.679012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 67458.862587                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67632.515168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71345.679012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 67458.862587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67632.515168                       # average overall mshr miss latency
system.l2.replacements                           2572                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        65767                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            65767                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        65767                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        65767                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          758                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              758                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          758                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          758                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           26                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            26                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        58864                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 58864                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         2590                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2590                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    195971000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     195971000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        61454                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61454                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.042145                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.042145                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75664.478764                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75664.478764                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2590                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2590                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    170071000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    170071000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.042145                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.042145                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 65664.478764                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65664.478764                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          734                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                734                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          162                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              162                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     13178000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     13178000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          896                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            896                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.180804                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.180804                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81345.679012                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81345.679012                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          162                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          162                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     11558000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     11558000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.180804                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.180804                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71345.679012                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71345.679012                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        17430                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17430                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          874                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             874                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     72346500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     72346500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18304                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18304                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.047749                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047749                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82776.315789                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82776.315789                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          874                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          874                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     63606500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     63606500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.047749                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.047749                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72776.315789                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72776.315789                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7759314500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3378.447891                       # Cycle average of tags in use
system.l2.tags.total_refs                      211346                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6662                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     31.724107                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.188073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.696133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.334060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    96.364449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3271.865176                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.023526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.798795                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.824816                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4090                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1006                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2039                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1030                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998535                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1293032                       # Number of tag accesses
system.l2.tags.data_accesses                  1293032                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7759314500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        10368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       221696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             232064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        10368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         10368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       111104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          111104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         3464                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1736                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1736                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      1336201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     28571596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              29907797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1336201                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1336201                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       14318791                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14318791                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       14318791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1336201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     28571596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             44226587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1726.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      3377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013939210500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           97                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           97                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10752                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1615                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3626                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1736                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3626                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1736                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     87                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              138                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     30901000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   17695000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                97257250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8731.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27481.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2972                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1454                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3626                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1736                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          822                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    408.603406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   257.070782                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   355.534609                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          194     23.60%     23.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          196     23.84%     47.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           79      9.61%     57.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           66      8.03%     65.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           65      7.91%     72.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           32      3.89%     76.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           27      3.28%     80.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           21      2.55%     82.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          142     17.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          822                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           97                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      67.391753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.824585                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    334.857294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            95     97.94%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      1.03%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      1.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            97                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           97                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.618557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.595784                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.883215                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               21     21.65%     21.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               71     73.20%     94.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      5.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            97                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 226496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  109376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  232064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               111104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        29.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        14.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     29.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     14.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7821359500                       # Total gap between requests
system.mem_ctrls.avgGap                    1458664.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        10368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       216128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       109376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1336200.511011636350                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 27854006.948680840433                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 14096090.576042508706                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          162                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         3464                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1736                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      4896000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     92361250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 188364069000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30222.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     26663.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 108504648.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2077740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1104345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10210200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2416860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     612181440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        400212960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2642526720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3670730265                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        473.074041                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6865922250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    259049250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    634343000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3791340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2015145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            15058260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            6504120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     612181440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        559191660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2508649920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3707391885                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        477.798894                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6516406750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    259049250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    983858500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10375665250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70900584951500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3468493                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3468506                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3468493                       # number of overall hits
system.cpu.icache.overall_hits::total         3468506                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1369                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1371                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1369                       # number of overall misses
system.cpu.icache.overall_misses::total          1371                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     39874999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39874999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     39874999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39874999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3469862                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3469877                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3469862                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3469877                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000395                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000395                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000395                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000395                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 29127.099343                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29084.609044                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 29127.099343                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29084.609044                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          299                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          968                       # number of writebacks
system.cpu.icache.writebacks::total               968                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          141                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          141                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1228                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1228                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1228                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1228                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     34878999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34878999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     34878999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34878999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000354                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000354                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000354                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000354                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 28403.093648                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28403.093648                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 28403.093648                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28403.093648                       # average overall mshr miss latency
system.cpu.icache.replacements                    968                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3468493                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3468506                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1369                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1371                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     39874999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39874999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3469862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3469877                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000395                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000395                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 29127.099343                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29084.609044                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          141                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1228                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1228                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     34878999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34878999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000354                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000354                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 28403.093648                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28403.093648                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70900584951500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.020855                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3469736                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1230                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2820.923577                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000293                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.020562                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000040                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000041                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          262                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          146                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           91                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.511719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6940984                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6940984                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70900584951500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70900584951500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70900584951500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70900584951500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70900584951500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70900584951500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70900584951500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18889821                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18889822                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18937659                       # number of overall hits
system.cpu.dcache.overall_hits::total        18937660                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       106509                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106515                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       110063                       # number of overall misses
system.cpu.dcache.overall_misses::total        110069                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1801340993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1801340993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1801340993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1801340993                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18996330                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18996337                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19047722                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     19047729                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005607                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005607                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005778                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005779                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 16912.570703                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16911.618016                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 16366.453695                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16365.561539                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8244                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          459                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               774                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.651163                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    91.800000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        85322                       # number of writebacks
system.cpu.dcache.writebacks::total             85322                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         3463                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3463                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         3463                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3463                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       103046                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       103046                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       105117                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       105117                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1633996493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1633996493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1701888993                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1701888993                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005425                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005425                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005519                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005519                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 15856.961871                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15856.961871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 16190.425840                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16190.425840                       # average overall mshr miss latency
system.cpu.dcache.replacements                 104099                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13358040                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13358041                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        25150                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25154                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    414769500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    414769500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13383190                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13383195                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001879                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001880                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 16491.829026                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16489.206488                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         3439                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3439                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        21711                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21711                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    329195000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    329195000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001622                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001622                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 15162.590392                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15162.590392                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5531781                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5531781                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        81359                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        81361                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1386571493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1386571493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5613140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5613142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014494                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014495                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 17042.631952                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17042.213014                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        81335                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        81335                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1304801493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1304801493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014490                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014490                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 16042.312571                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16042.312571                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        47838                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         47838                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3554                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3554                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        51392                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        51392                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.069155                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.069155                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         2071                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2071                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data     67892500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     67892500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.040298                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.040298                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 32782.472236                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 32782.472236                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70900584951500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.148668                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19042783                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            105123                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            181.147637                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000390                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.148278                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000145                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000145                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          526                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          485                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38200581                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38200581                       # Number of data accesses

---------- End Simulation Statistics   ----------
