[INF:CM0023] Creating log file ../../build/regression/VarDecl/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<78> s<77> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<12> s<2> l<1:1> el<1:7>
n<top> u<2> t<StringConst> p<12> s<11> l<1:8> el<1:11>
n<> u<3> t<PortDir_Out> p<8> s<7> l<1:12> el<1:18>
n<> u<4> t<IntVec_TypeLogic> p<5> l<1:19> el<1:24>
n<> u<5> t<Data_type> p<6> c<4> l<1:19> el<1:24>
n<> u<6> t<Data_type_or_implicit> p<7> c<5> l<1:19> el<1:24>
n<> u<7> t<Net_port_type> p<8> c<6> l<1:19> el<1:24>
n<> u<8> t<Net_port_header> p<10> c<3> s<9> l<1:12> el<1:24>
n<o> u<9> t<StringConst> p<10> l<1:25> el<1:26>
n<> u<10> t<Ansi_port_declaration> p<11> c<8> l<1:12> el<1:26>
n<> u<11> t<List_of_port_declarations> p<12> c<10> l<1:11> el<1:27>
n<> u<12> t<Module_ansi_header> p<75> c<1> s<73> l<1:1> el<1:28>
n<> u<13> t<Lifetime_Automatic> p<68> s<67> l<2:13> el<2:22>
n<> u<14> t<IntVec_TypeLogic> p<15> l<2:23> el<2:28>
n<> u<15> t<Data_type> p<16> c<14> l<2:23> el<2:28>
n<> u<16> t<Function_data_type> p<17> c<15> l<2:23> el<2:28>
n<> u<17> t<Function_data_type_or_implicit> p<67> c<16> s<18> l<2:23> el<2:28>
n<theta> u<18> t<StringConst> p<67> s<64> l<2:29> el<2:34>
n<> u<19> t<IntegerAtomType_Int> p<20> l<3:12> el<3:15>
n<> u<20> t<Data_type> p<26> c<19> s<21> l<3:12> el<3:15>
n<x> u<21> t<StringConst> p<26> s<25> l<3:16> el<3:17>
n<0> u<22> t<IntConst> p<23> l<3:20> el<3:21>
n<> u<23> t<Primary_literal> p<24> c<22> l<3:20> el<3:21>
n<> u<24> t<Primary> p<25> c<23> l<3:20> el<3:21>
n<> u<25> t<Expression> p<26> c<24> l<3:20> el<3:21>
n<> u<26> t<For_variable_declaration> p<27> c<20> l<3:12> el<3:21>
n<> u<27> t<For_initialization> p<61> c<26> s<37> l<3:12> el<3:21>
n<x> u<28> t<StringConst> p<29> l<3:24> el<3:25>
n<> u<29> t<Primary_literal> p<30> c<28> l<3:24> el<3:25>
n<> u<30> t<Primary> p<31> c<29> l<3:24> el<3:25>
n<> u<31> t<Expression> p<37> c<30> s<36> l<3:24> el<3:25>
n<5> u<32> t<IntConst> p<33> l<3:28> el<3:29>
n<> u<33> t<Primary_literal> p<34> c<32> l<3:28> el<3:29>
n<> u<34> t<Primary> p<35> c<33> l<3:28> el<3:29>
n<> u<35> t<Expression> p<37> c<34> l<3:28> el<3:29>
n<> u<36> t<BinOp_Less> p<37> s<35> l<3:26> el<3:27>
n<> u<37> t<Expression> p<61> c<31> s<46> l<3:24> el<3:29>
n<x> u<38> t<StringConst> p<39> l<3:32> el<3:33>
n<> u<39> t<Ps_or_hierarchical_identifier> p<42> c<38> s<41> l<3:32> el<3:33>
n<> u<40> t<Bit_select> p<41> l<3:33> el<3:33>
n<> u<41> t<Select> p<42> c<40> l<3:33> el<3:33>
n<> u<42> t<Variable_lvalue> p<44> c<39> s<43> l<3:32> el<3:33>
n<> u<43> t<IncDec_PlusPlus> p<44> l<3:33> el<3:35>
n<> u<44> t<Inc_or_dec_expression> p<45> c<42> l<3:32> el<3:35>
n<> u<45> t<For_step_assignment> p<46> c<44> l<3:32> el<3:35>
n<> u<46> t<For_step> p<61> c<45> s<59> l<3:32> el<3:35>
n<> u<47> t<IntegerAtomType_Int> p<48> l<4:8> el<4:11>
n<> u<48> t<Data_type> p<52> c<47> s<51> l<4:8> el<4:11>
n<a> u<49> t<StringConst> p<50> l<4:12> el<4:13>
n<> u<50> t<Variable_decl_assignment> p<51> c<49> l<4:12> el<4:13>
n<> u<51> t<List_of_variable_decl_assignments> p<52> c<50> l<4:12> el<4:13>
n<> u<52> t<Variable_declaration> p<53> c<48> l<4:8> el<4:14>
n<> u<53> t<Data_declaration> p<54> c<52> l<4:8> el<4:14>
n<> u<54> t<Block_item_declaration> p<56> c<53> s<55> l<4:8> el<4:14>
n<> u<55> t<End> p<56> l<5:7> el<5:10>
n<> u<56> t<Seq_block> p<57> c<54> l<3:37> el<5:10>
n<> u<57> t<Statement_item> p<58> c<56> l<3:37> el<5:10>
n<> u<58> t<Statement> p<59> c<57> l<3:37> el<5:10>
n<> u<59> t<Statement_or_null> p<61> c<58> l<3:37> el<5:10>
n<> u<60> t<For> p<61> s<27> l<3:7> el<3:10>
n<> u<61> t<Loop_statement> p<62> c<60> l<3:7> el<5:10>
n<> u<62> t<Statement_item> p<63> c<61> l<3:7> el<5:10>
n<> u<63> t<Statement> p<64> c<62> l<3:7> el<5:10>
n<> u<64> t<Function_statement_or_null> p<67> c<63> s<66> l<3:7> el<5:10>
n<theta> u<65> t<StringConst> p<67> l<6:18> el<6:23>
n<> u<66> t<Endfunction> p<67> s<65> l<6:4> el<6:15>
n<> u<67> t<Function_body_declaration> p<68> c<17> l<2:23> el<6:23>
n<> u<68> t<Function_declaration> p<69> c<13> l<2:4> el<6:23>
n<> u<69> t<Package_or_generate_item_declaration> p<70> c<68> l<2:4> el<6:23>
n<> u<70> t<Module_or_generate_item_declaration> p<71> c<69> l<2:4> el<6:23>
n<> u<71> t<Module_common_item> p<72> c<70> l<2:4> el<6:23>
n<> u<72> t<Module_or_generate_item> p<73> c<71> l<2:4> el<6:23>
n<> u<73> t<Non_port_module_item> p<75> c<72> s<74> l<2:4> el<6:23>
n<top> u<74> t<StringConst> p<75> l<7:13> el<7:16>
n<> u<75> t<Module_declaration> p<76> c<12> l<1:1> el<7:16>
n<> u<76> t<Description> p<77> c<75> l<1:1> el<7:16>
n<> u<77> t<Source_text> p<78> c<76> l<1:1> el<7:16>
n<> u<78> t<Top_level_rule> l<1:1> el<8:1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/VarDecl/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/VarDecl/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/VarDecl/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:7:16, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_function: (work@top.theta), line:2:4, endln:6:23, parent:work@top
    |vpiName:theta
    |vpiFullName:work@top.theta
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: , line:2:23, endln:2:28
      |vpiTypespec:
      \_logic_typespec: , line:2:23, endln:2:28
    |vpiStmt:
    \_for_stmt: (work@top.theta), line:3:7, endln:3:10, parent:work@top.theta
      |vpiFullName:work@top.theta
      |vpiForInitStmt:
      \_assign_stmt: , line:3:12, endln:3:21, parent:work@top.theta
        |vpiRhs:
        \_constant: , line:3:20, endln:3:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_int_var: (work@top.theta.x), line:3:12, endln:3:15
          |vpiTypespec:
          \_int_typespec: , line:3:12, endln:3:15
            |vpiSigned:1
          |vpiName:x
          |vpiFullName:work@top.theta.x
      |vpiForIncStmt:
      \_operation: , line:3:32, endln:3:35, parent:work@top.theta
        |vpiOpType:62
        |vpiOperand:
        \_ref_obj: (work@top.theta.x), line:3:32, endln:3:33
          |vpiName:x
          |vpiFullName:work@top.theta.x
          |vpiActual:
          \_int_var: (work@top.theta.x), line:3:12, endln:3:15
      |vpiCondition:
      \_operation: , line:3:24, endln:3:29, parent:work@top.theta
        |vpiOpType:20
        |vpiOperand:
        \_ref_obj: (work@top.theta.x), line:3:24, endln:3:25
          |vpiName:x
          |vpiFullName:work@top.theta.x
          |vpiActual:
          \_int_var: (work@top.theta.x), line:3:12, endln:3:15
        |vpiOperand:
        \_constant: , line:3:28, endln:3:29
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
      |vpiStmt:
      \_begin: (work@top.theta), line:3:37, endln:5:10, parent:work@top.theta
        |vpiFullName:work@top.theta
        |vpiVariables:
        \_int_var: (work@top.theta.a), line:4:12, endln:4:13, parent:work@top.theta
          |vpiTypespec:
          \_int_typespec: , line:4:8, endln:4:11
            |vpiSigned:1
          |vpiName:a
          |vpiFullName:work@top.theta.a
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:7:16, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:1:25, endln:1:26, parent:work@top
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiPort:
  \_port: (o), line:1:25, endln:1:26, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:1:25, endln:1:26, parent:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:7:16
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (work@top.theta), line:2:4, endln:6:23, parent:work@top
    |vpiName:theta
    |vpiFullName:work@top.theta
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: , line:2:23, endln:2:28
    |vpiStmt:
    \_for_stmt: (work@top.theta), line:3:7, endln:3:10, parent:work@top.theta
      |vpiFullName:work@top.theta
      |vpiForInitStmt:
      \_assign_stmt: , line:3:12, endln:3:21, parent:work@top.theta
        |vpiRhs:
        \_constant: , line:3:20, endln:3:21
        |vpiLhs:
        \_int_var: (work@top.theta.x), line:3:12, endln:3:15
          |vpiTypespec:
          \_int_typespec: , line:3:12, endln:3:15
          |vpiName:x
          |vpiFullName:work@top.theta.x
      |vpiForIncStmt:
      \_operation: , line:3:32, endln:3:35, parent:work@top.theta
        |vpiOpType:62
        |vpiOperand:
        \_ref_obj: (work@top.theta.x), line:3:32, endln:3:33
          |vpiName:x
          |vpiFullName:work@top.theta.x
          |vpiActual:
          \_int_var: (work@top.theta.x), line:3:12, endln:3:15
      |vpiCondition:
      \_operation: , line:3:24, endln:3:29, parent:work@top.theta
        |vpiOpType:20
        |vpiOperand:
        \_ref_obj: (work@top.theta.x), line:3:24, endln:3:25
          |vpiName:x
          |vpiFullName:work@top.theta.x
          |vpiActual:
          \_int_var: (work@top.theta.x), line:3:12, endln:3:15
        |vpiOperand:
        \_constant: , line:3:28, endln:3:29
      |vpiStmt:
      \_begin: (work@top.theta), line:3:37, endln:5:10, parent:work@top.theta
        |vpiFullName:work@top.theta
        |vpiVariables:
        \_int_var: (work@top.theta.a), line:4:12, endln:4:13, parent:work@top.theta
          |vpiTypespec:
          \_int_typespec: , line:4:8, endln:4:11
          |vpiName:a
          |vpiFullName:work@top.theta.a
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:7:16
  |vpiNet:
  \_logic_net: (work@top.o), line:1:25, endln:1:26, parent:work@top
    |vpiTypespec:
    \_logic_typespec: , line:1:19, endln:1:24
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:1:25, endln:1:26, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:1:25, endln:1:26, parent:o
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:1:25, endln:1:26, parent:work@top
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:24
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:7:16
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/VarDecl/dut.sv | ${SURELOG_DIR}/build/regression/VarDecl/roundtrip/dut_000.sv | 6 | 7 | 

