
---------- Begin Simulation Statistics ----------
final_tick                               1118958962000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 319563                       # Simulator instruction rate (inst/s)
host_mem_usage                                1227904                       # Number of bytes of host memory used
host_op_rate                                   515206                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2848.60                       # Real time elapsed on the host
host_tick_rate                              392809676                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   910308691                       # Number of instructions simulated
sim_ops                                    1467618622                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.118959                       # Number of seconds simulated
sim_ticks                                1118958962000                       # Number of ticks simulated
system.cpu0.Branches                         51701001                       # Number of branches fetched
system.cpu0.committedInsts                  521646148                       # Number of instructions committed
system.cpu0.committedOps                    891170943                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  122669225                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        24004                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                   64029707                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                       803944                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.007083                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                  752690264                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          362                       # TLB misses on write requests
system.cpu0.not_idle_fraction                0.992917                       # Percentage of non-idle cycles
system.cpu0.numCycles                      2237917924                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              2222067363.998014                       # Number of busy cycles
system.cpu0.num_cc_register_reads           230076347                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          228321536                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts     30662464                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses             363580203                       # Number of float alu accesses
system.cpu0.num_fp_insts                    363580203                       # number of float instructions
system.cpu0.num_fp_register_reads           555158094                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes          323562131                       # number of times the floating registers were written
system.cpu0.num_func_calls                   14691135                       # number of times a function call or return occured
system.cpu0.num_idle_cycles              15850560.001986                       # Number of idle cycles
system.cpu0.num_int_alu_accesses            631034080                       # Number of integer alu accesses
system.cpu0.num_int_insts                   631034080                       # number of integer instructions
system.cpu0.num_int_register_reads         1299748995                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         449326928                       # number of times the integer registers were written
system.cpu0.num_load_insts                  122669188                       # Number of load instructions
system.cpu0.num_mem_refs                    186698883                       # number of memory refs
system.cpu0.num_store_insts                  64029695                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                92363      0.01%      0.01% # Class of executed instruction
system.cpu0.op_class::IntAlu                521802119     58.55%     58.56% # Class of executed instruction
system.cpu0.op_class::IntMult                 2098409      0.24%     58.80% # Class of executed instruction
system.cpu0.op_class::IntDiv                    38272      0.00%     58.80% # Class of executed instruction
system.cpu0.op_class::FloatAdd               48610963      5.45%     64.26% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     64.26% # Class of executed instruction
system.cpu0.op_class::FloatCvt                    192      0.00%     64.26% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     64.26% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     64.26% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     64.26% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     64.26% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     64.26% # Class of executed instruction
system.cpu0.op_class::SimdAdd                    2134      0.00%     64.26% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     64.26% # Class of executed instruction
system.cpu0.op_class::SimdAlu                25886069      2.90%     67.16% # Class of executed instruction
system.cpu0.op_class::SimdCmp                      20      0.00%     67.16% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    4206      0.00%     67.16% # Class of executed instruction
system.cpu0.op_class::SimdMisc                4439212      0.50%     67.66% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     67.66% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     67.66% # Class of executed instruction
system.cpu0.op_class::SimdShift                   952      0.00%     67.66% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     67.66% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     67.66% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     67.66% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd           55288068      6.20%     73.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     73.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     73.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt            5699110      0.64%     74.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv            1049602      0.12%     74.62% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     74.62% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult          39484018      4.43%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     79.05% # Class of executed instruction
system.cpu0.op_class::MemRead                55574606      6.24%     85.29% # Class of executed instruction
system.cpu0.op_class::MemWrite               32049207      3.60%     88.88% # Class of executed instruction
system.cpu0.op_class::FloatMemRead           67094582      7.53%     96.41% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite          31980488      3.59%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 891194592                       # Class of executed instruction
system.cpu0.workload.numSyscalls                  132                       # Number of system calls
system.cpu1.Branches                          7988978                       # Number of branches fetched
system.cpu1.committedInsts                  129556801                       # Number of instructions committed
system.cpu1.committedOps                    192153884                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                   22686887                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         9381                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   14155503                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                       787473                       # TLB misses on write requests
system.cpu1.idle_fraction                    0.703997                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                  197019367                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                           82                       # TLB misses on write requests
system.cpu1.not_idle_fraction                0.296003                       # Percentage of non-idle cycles
system.cpu1.numCycles                      2237772724                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles              662388556.291352                       # Number of busy cycles
system.cpu1.num_cc_register_reads            53123001                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           58930764                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts      7528361                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses             102146170                       # Number of float alu accesses
system.cpu1.num_fp_insts                    102146170                       # number of float instructions
system.cpu1.num_fp_register_reads           141009258                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           88543702                       # number of times the floating registers were written
system.cpu1.num_func_calls                       1591                       # number of times a function call or return occured
system.cpu1.num_idle_cycles              1575384167.708648                       # Number of idle cycles
system.cpu1.num_int_alu_accesses            122902375                       # Number of integer alu accesses
system.cpu1.num_int_insts                   122902375                       # number of integer instructions
system.cpu1.num_int_register_reads          259024701                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          81466880                       # number of times the integer registers were written
system.cpu1.num_load_insts                   22686883                       # Number of load instructions
system.cpu1.num_mem_refs                     36842386                       # number of memory refs
system.cpu1.num_store_insts                  14155503                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                76871      0.04%      0.04% # Class of executed instruction
system.cpu1.op_class::IntAlu                108044685     56.23%     56.27% # Class of executed instruction
system.cpu1.op_class::IntMult                      69      0.00%     56.27% # Class of executed instruction
system.cpu1.op_class::IntDiv                    36023      0.02%     56.29% # Class of executed instruction
system.cpu1.op_class::FloatAdd               19365952     10.08%     66.36% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::FloatCvt                     80      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdAdd                     470      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdAlu                     200      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdCvt                     344      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdMisc                    334      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdShift                   236      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     66.37% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd           16252928      8.46%     74.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     74.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     74.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     74.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     74.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     74.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult          11534336      6.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::MemRead                 3318494      1.73%     82.55% # Class of executed instruction
system.cpu1.op_class::MemWrite                 553255      0.29%     82.84% # Class of executed instruction
system.cpu1.op_class::FloatMemRead           19368389     10.08%     92.92% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite          13602248      7.08%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 192154914                       # Class of executed instruction
system.cpu2.Branches                          7988314                       # Number of branches fetched
system.cpu2.committedInsts                  129553268                       # Number of instructions committed
system.cpu2.committedOps                    192147229                       # Number of ops (including micro ops) committed
system.cpu2.dtb.rdAccesses                   22686096                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                         9371                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                   14155043                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                       787472                       # TLB misses on write requests
system.cpu2.idle_fraction                    0.699756                       # Percentage of idle cycles
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                  197038694                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                           87                       # TLB misses on write requests
system.cpu2.not_idle_fraction                0.300244                       # Percentage of non-idle cycles
system.cpu2.numCycles                      2237772548                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles              671878533.678752                       # Number of busy cycles
system.cpu2.num_cc_register_reads            53119487                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           58927496                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts      7527879                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses             102145841                       # Number of float alu accesses
system.cpu2.num_fp_insts                    102145841                       # number of float instructions
system.cpu2.num_fp_register_reads           141008816                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes           88543459                       # number of times the floating registers were written
system.cpu2.num_func_calls                       1453                       # number of times a function call or return occured
system.cpu2.num_idle_cycles              1565894014.321248                       # Number of idle cycles
system.cpu2.num_int_alu_accesses            122895983                       # Number of integer alu accesses
system.cpu2.num_int_insts                   122895983                       # number of integer instructions
system.cpu2.num_int_register_reads          259012014                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          81461638                       # number of times the integer registers were written
system.cpu2.num_load_insts                   22686093                       # Number of load instructions
system.cpu2.num_mem_refs                     36841136                       # number of memory refs
system.cpu2.num_store_insts                  14155043                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                76833      0.04%      0.04% # Class of executed instruction
system.cpu2.op_class::IntAlu                108039534     56.23%     56.27% # Class of executed instruction
system.cpu2.op_class::IntMult                      62      0.00%     56.27% # Class of executed instruction
system.cpu2.op_class::IntDiv                    36001      0.02%     56.29% # Class of executed instruction
system.cpu2.op_class::FloatAdd               19365939     10.08%     66.36% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     66.36% # Class of executed instruction
system.cpu2.op_class::FloatCvt                     64      0.00%     66.36% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     66.36% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     66.36% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     66.36% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     66.36% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     66.36% # Class of executed instruction
system.cpu2.op_class::SimdAdd                     452      0.00%     66.36% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     66.36% # Class of executed instruction
system.cpu2.op_class::SimdAlu                     163      0.00%     66.36% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     66.36% # Class of executed instruction
system.cpu2.op_class::SimdCvt                     288      0.00%     66.37% # Class of executed instruction
system.cpu2.op_class::SimdMisc                    292      0.00%     66.37% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     66.37% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     66.37% # Class of executed instruction
system.cpu2.op_class::SimdShift                   231      0.00%     66.37% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     66.37% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     66.37% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     66.37% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd           16252928      8.46%     74.82% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     74.82% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     74.82% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     74.82% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     74.82% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     74.82% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult          11534336      6.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     80.83% # Class of executed instruction
system.cpu2.op_class::MemRead                 3317792      1.73%     82.55% # Class of executed instruction
system.cpu2.op_class::MemWrite                 552837      0.29%     82.84% # Class of executed instruction
system.cpu2.op_class::FloatMemRead           19368301     10.08%     92.92% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite          13602206      7.08%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 192148259                       # Class of executed instruction
system.cpu3.Branches                          7988347                       # Number of branches fetched
system.cpu3.committedInsts                  129552474                       # Number of instructions committed
system.cpu3.committedOps                    192146566                       # Number of ops (including micro ops) committed
system.cpu3.dtb.rdAccesses                   22686120                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                         9352                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                   14155073                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                       787471                       # TLB misses on write requests
system.cpu3.idle_fraction                    0.700793                       # Percentage of idle cycles
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                  197061712                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                           83                       # TLB misses on write requests
system.cpu3.not_idle_fraction                0.299207                       # Percentage of non-idle cycles
system.cpu3.numCycles                      2237772633                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles              669557401.904406                       # Number of busy cycles
system.cpu3.num_cc_register_reads            53119476                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           58925805                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts      7527878                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses             102145841                       # Number of float alu accesses
system.cpu3.num_fp_insts                    102145841                       # number of float instructions
system.cpu3.num_fp_register_reads           141008816                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes           88543459                       # number of times the floating registers were written
system.cpu3.num_func_calls                       1485                       # number of times a function call or return occured
system.cpu3.num_idle_cycles              1568215231.095594                       # Number of idle cycles
system.cpu3.num_int_alu_accesses            122895276                       # Number of integer alu accesses
system.cpu3.num_int_insts                   122895276                       # number of integer instructions
system.cpu3.num_int_register_reads          259010513                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          81460838                       # number of times the integer registers were written
system.cpu3.num_load_insts                   22686117                       # Number of load instructions
system.cpu3.num_mem_refs                     36841190                       # number of memory refs
system.cpu3.num_store_insts                  14155073                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                76836      0.04%      0.04% # Class of executed instruction
system.cpu3.op_class::IntAlu                108038844     56.23%     56.27% # Class of executed instruction
system.cpu3.op_class::IntMult                      35      0.00%     56.27% # Class of executed instruction
system.cpu3.op_class::IntDiv                    36001      0.02%     56.29% # Class of executed instruction
system.cpu3.op_class::FloatAdd               19365939     10.08%     66.36% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::FloatCvt                     64      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::SimdAdd                     452      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::SimdAlu                     163      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::SimdCvt                     288      0.00%     66.36% # Class of executed instruction
system.cpu3.op_class::SimdMisc                    292      0.00%     66.37% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     66.37% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     66.37% # Class of executed instruction
system.cpu3.op_class::SimdShift                   231      0.00%     66.37% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     66.37% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     66.37% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     66.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd           16252928      8.46%     74.82% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     74.82% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     74.82% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     74.82% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     74.82% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     74.82% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult          11534336      6.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     80.83% # Class of executed instruction
system.cpu3.op_class::MemRead                 3317816      1.73%     82.55% # Class of executed instruction
system.cpu3.op_class::MemWrite                 552867      0.29%     82.84% # Class of executed instruction
system.cpu3.op_class::FloatMemRead           19368301     10.08%     92.92% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite          13602206      7.08%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 192147599                       # Class of executed instruction
system.ruby.Directory_Controller.I.deallocTBE |     1087638     25.01%     25.01% |     1090737     25.08%     50.10% |     1087086     25.00%     75.10% |     1082879     24.90%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total      4348340                      
system.ruby.Directory_Controller.I_GetML1C1_0.Progress |      467645     25.04%     25.04% |      467608     25.04%     50.08% |      466038     24.96%     75.04% |      466064     24.96%    100.00%
system.ruby.Directory_Controller.I_GetML1C1_0.Progress::total      1867355                      
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in::total            1                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Progress |      620887     24.99%     24.99% |      623969     25.11%     50.10% |      621952     25.03%     75.14% |      617687     24.86%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Progress::total      2484495                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in |         157     29.46%     29.46% |         115     21.58%     51.03% |         169     31.71%     82.74% |          92     17.26%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in::total          533                      
system.ruby.Directory_Controller.M.allocTBE |          10      6.49%      6.49% |          16     10.39%     16.88% |          66     42.86%     59.74% |          62     40.26%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total          154                      
system.ruby.Directory_Controller.M.deallocTBE |      722926     25.02%     25.02% |      723574     25.04%     50.06% |      721585     24.97%     75.03% |      721421     24.97%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      2889506                      
system.ruby.Directory_Controller.M_GetS.Progress |          10      6.49%      6.49% |          16     10.39%     16.88% |          66     42.86%     59.74% |          62     40.26%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total          154                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |           2      3.28%      3.28% |           0      0.00%      3.28% |          42     68.85%     72.13% |          17     27.87%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total           61                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Progress |          10      6.49%      6.49% |          16     10.39%     16.88% |          66     42.86%     59.74% |          62     40.26%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Progress::total          154                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in |           4      3.67%      3.67% |           0      0.00%      3.67% |          47     43.12%     46.79% |          58     53.21%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in::total          109                      
system.ruby.Directory_Controller.M_PutML1C1_0.Progress |      722287     25.02%     25.02% |      722987     25.04%     50.06% |      720873     24.97%     75.04% |      720696     24.96%    100.00%
system.ruby.Directory_Controller.M_PutML1C1_0.Progress::total      2886843                      
system.ruby.Directory_Controller.Progress |     2079091     25.01%     25.01% |     2083792     25.07%     50.08% |     2075988     24.97%     75.05% |     2073916     24.95%    100.00%
system.ruby.Directory_Controller.Progress::total      8312787                      
system.ruby.Directory_Controller.S.deallocTBE |      646746     24.99%     24.99% |      650330     25.13%     50.13% |      644849     24.92%     75.05% |      645696     24.95%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total      2587621                      
system.ruby.Directory_Controller.S_GetML1C1_0.Progress |      255253     24.98%     24.98% |      255938     25.05%     50.03% |      255431     25.00%     75.02% |      255231     24.98%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_0.Progress::total      1021853                      
system.ruby.Directory_Controller.S_GetML1C1_1.Progress |           6      4.03%      4.03% |          19     12.75%     16.78% |          67     44.97%     61.74% |          57     38.26%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_1.Progress::total          149                      
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in |           0      0.00%      0.00% |           3     10.34%     10.34% |          17     58.62%     68.97% |           9     31.03%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in::total           29                      
system.ruby.Directory_Controller.S_GetML1C1_2.Progress |           3     33.33%     33.33% |           0      0.00%     33.33% |           3     33.33%     66.67% |           3     33.33%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_2.Progress::total            9                      
system.ruby.Directory_Controller.S_GetML1C1_2.Stallreqto_in |           3     33.33%     33.33% |           0      0.00%     33.33% |           4     44.44%     77.78% |           2     22.22%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_2.Stallreqto_in::total            9                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Progress |       12990     25.09%     25.09% |       13239     25.57%     50.66% |       11492     22.20%     72.86% |       14054     27.14%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Progress::total        51775                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in |         228     35.19%     35.19% |         105     16.20%     51.39% |         186     28.70%     80.09% |         129     19.91%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in::total          648                      
system.ruby.Directory_Controller.Stallreqto_in |         394     28.35%     28.35% |         223     16.04%     44.39% |         465     33.45%     77.84% |         308     22.16%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total         1390                      
system.ruby.Directory_Controller.allocTBE |          10      6.49%      6.49% |          16     10.39%     16.88% |          66     42.86%     59.74% |          62     40.26%    100.00%
system.ruby.Directory_Controller.allocTBE::total          154                      
system.ruby.Directory_Controller.deallocTBE |     2457310     25.01%     25.01% |     2464641     25.08%     50.09% |     2453520     24.97%     75.06% |     2449996     24.94%    100.00%
system.ruby.Directory_Controller.deallocTBE::total      9825467                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   1343700147                      
system.ruby.IFETCH.hit_latency_hist_seqr |  1343700147    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   1343700147                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size           32                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket          319                      
system.ruby.IFETCH.latency_hist_seqr::samples   1343809937                      
system.ruby.IFETCH.latency_hist_seqr::mean     0.000000                      
system.ruby.IFETCH.latency_hist_seqr::stdev     0.004556                      
system.ruby.IFETCH.latency_hist_seqr     |  1343809936    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   1343809937                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size           32                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket          319                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples       109790                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean     0.001521                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev     0.504005                      
system.ruby.IFETCH.miss_latency_hist_seqr |      109789    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total       109790                      
system.ruby.L1Cache_Controller.I.allocI_load |      826092     32.57%     32.57% |      548120     21.61%     54.18% |      586320     23.12%     77.30% |      575892     22.70%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total      2536424                      
system.ruby.L1Cache_Controller.I.allocI_store |      681119     36.47%     36.47% |      387516     20.75%     57.22% |      400769     21.46%     78.68% |      398088     21.32%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total      1867492                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |     1506187     34.23%     34.23% |      934628     21.24%     55.47% |      986082     22.41%     77.89% |      972967     22.11%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total      4399864                      
system.ruby.L1Cache_Controller.I_store.Progress |          18     52.94%     52.94% |           4     11.76%     64.71% |           7     20.59%     85.29% |           5     14.71%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total           34                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |           9     28.12%     28.12% |           8     25.00%     53.12% |          12     37.50%     90.62% |           3      9.38%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total           32                      
system.ruby.L1Cache_Controller.M.MloadMEvent |    70819771     62.97%     62.97% |    13902899     12.36%     75.33% |    13877502     12.34%     87.67% |    13869884     12.33%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total    112470056                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    63433146     60.01%     60.01% |    14106769     13.34%     73.35% |    14086283     13.33%     86.67% |    14086626     13.33%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total    105712824                      
system.ruby.L1Cache_Controller.M.allocTBE |     1118621     38.75%     38.75% |      576165     19.96%     58.71% |      596194     20.65%     79.36% |      595863     20.64%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      2886843                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |     1119224     38.73%     38.73% |      576872     19.96%     58.70% |      596856     20.66%     79.35% |      596554     20.65%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total      2889506                      
system.ruby.L1Cache_Controller.M_evict.Progress |     1118621     38.75%     38.75% |      576165     19.96%     58.71% |      596194     20.65%     79.36% |      595863     20.64%    100.00%
system.ruby.L1Cache_Controller.M_evict.Progress::total      2886843                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |     5312386     38.74%     38.74% |     2736878     19.96%     58.70% |     2831904     20.65%     79.36% |     2830402     20.64%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total     13711570                      
system.ruby.L1Cache_Controller.MloadMEvent |    70819771     62.97%     62.97% |    13902899     12.36%     75.33% |    13877502     12.34%     87.67% |    13869884     12.33%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total    112470056                      
system.ruby.L1Cache_Controller.MstoreMEvent |    63433146     60.01%     60.01% |    14106769     13.34%     73.35% |    14086283     13.33%     86.67% |    14086626     13.33%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total    105712824                      
system.ruby.L1Cache_Controller.Progress  |     1944252     35.86%     35.86% |     1123933     20.73%     56.59% |     1182162     21.80%     78.39% |     1171415     21.61%    100.00%
system.ruby.L1Cache_Controller.Progress::total      5421762                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   803167220     56.66%     56.66% |   204726067     14.44%     71.11% |   204731838     14.44%     85.55% |   204772914     14.45%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   1417398039                      
system.ruby.L1Cache_Controller.S.allocTBE |      825569     32.57%     32.57% |      547725     21.61%     54.18% |      585911     23.12%     77.30% |      575503     22.70%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total      2534708                      
system.ruby.L1Cache_Controller.S.deallocTBE |          64     41.56%     41.56% |          35     22.73%     64.29% |          26     16.88%     81.17% |          29     18.83%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total          154                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |      826092     32.57%     32.57% |      548120     21.61%     54.18% |      586320     23.12%     77.30% |      575892     22.70%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total      2536424                      
system.ruby.L1Cache_Controller.S_evict.Progress |      387464     25.61%     25.61% |      358369     23.69%     49.30% |      389824     25.77%     75.08% |      377037     24.92%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total      1512694                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |     1065575     25.62%     25.62% |      985074     23.68%     49.30% |     1072440     25.78%     75.08% |     1036863     24.92%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total      4159952                      
system.ruby.L1Cache_Controller.S_store.Progress |      438149     42.86%     42.86% |      189395     18.53%     61.39% |      196137     19.19%     80.58% |      198510     19.42%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total      1022191                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |           9     36.00%     36.00% |           4     16.00%     52.00% |           4     16.00%     68.00% |           8     32.00%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total           25                      
system.ruby.L1Cache_Controller.SloadSEvent |   803167220     56.66%     56.66% |   204726067     14.44%     71.11% |   204731838     14.44%     85.55% |   204772914     14.45%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   1417398039                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |          18     31.58%     31.58% |          12     21.05%     52.63% |          16     28.07%     80.70% |          11     19.30%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total           57                      
system.ruby.L1Cache_Controller.Stallmandatory_in |     6377961     35.69%     35.69% |     3721952     20.83%     56.51% |     3904344     21.85%     78.36% |     3867265     21.64%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total     17871522                      
system.ruby.L1Cache_Controller.allocI_load |      826092     32.57%     32.57% |      548120     21.61%     54.18% |      586320     23.12%     77.30% |      575892     22.70%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total      2536424                      
system.ruby.L1Cache_Controller.allocI_store |      681119     36.47%     36.47% |      387516     20.75%     57.22% |      400769     21.46%     78.68% |      398088     21.32%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total      1867492                      
system.ruby.L1Cache_Controller.allocTBE  |     1944190     35.86%     35.86% |     1123890     20.73%     56.59% |     1182105     21.80%     78.39% |     1171366     21.61%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total      5421551                      
system.ruby.L1Cache_Controller.deallocTBE |          64     41.56%     41.56% |          35     22.73%     64.29% |          26     16.88%     81.17% |          29     18.83%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total          154                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |     1506187     34.23%     34.23% |      934628     21.24%     55.47% |      986082     22.41%     77.89% |      972967     22.11%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total      4399864                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |      826092     32.57%     32.57% |      548120     21.61%     54.18% |      586320     23.12%     77.30% |      575892     22.70%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total      2536424                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |     1119224     38.73%     38.73% |      576872     19.96%     58.70% |      596856     20.66%     79.35% |      596554     20.65%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total      2889506                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    186167948                      
system.ruby.LD.hit_latency_hist_seqr     |   186167948    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    186167948                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    188594582                      
system.ruby.LD.latency_hist_seqr         |   188594582    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     188594582                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      2426634                      
system.ruby.LD.miss_latency_hist_seqr    |     2426634    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      2426634                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples          480                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |         480    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total          480                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples          701                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |         701    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total          701                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples          221                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |         221    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total          221                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples          701                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |         701    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total          701                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples          701                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |         701    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total          701                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples      2117692                      
system.ruby.RMW_Read.hit_latency_hist_seqr |     2117692    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total      2117692                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples      2118649                      
system.ruby.RMW_Read.latency_hist_seqr   |     2118649    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total      2118649                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples          957                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         957    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total          957                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    103593951                      
system.ruby.ST.hit_latency_hist_seqr     |   103593951    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    103593951                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples    106482279                      
system.ruby.ST.latency_hist_seqr         |   106482279    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     106482279                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples      2888328                      
system.ruby.ST.miss_latency_hist_seqr    |     2888328    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total      2888328                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.002951                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.927103                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.001100                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  3859.350140                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.000929                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999821                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.003638                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3000.020359                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time  7359.502863                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001670                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999797                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.002960                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.926567                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.001102                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  4613.539923                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.000931                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999855                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.003649                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3000.026120                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time  7359.494172                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.001672                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999831                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.002945                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.970778                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.001098                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  4489.451026                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.000928                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   500.000189                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.003633                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3000.022218                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time  7360.681680                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.001668                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999970                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.002941                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.970315                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.001096                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5300.064299                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.000927                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999889                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.003628                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3000.024007                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time  7639.975736                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.001665                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999865                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   1635580919                      
system.ruby.hit_latency_hist_seqr        |  1635580919    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   1635580919                      
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles            13                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     0.300980                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6508.802265                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.448249                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  2632.640585                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.001542                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   500.000000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.000869                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16605.441460                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   150.249220                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles             4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     0.901609                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  1948.205872                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.121131                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  1355.559888                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.000920                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   150.194900                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.000503                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time  4942.602077                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   215.300947                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     0.601014                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  1961.770355                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.121954                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  1412.904266                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.000969                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   150.192495                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.000529                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time  5030.414614                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   224.959367                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     0.452659                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  1956.588702                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.121798                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  1396.060267                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.000959                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   150.190662                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.000524                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time  5002.019718                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   150.195502                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size           32                      
system.ruby.latency_hist_seqr::max_bucket          319                      
system.ruby.latency_hist_seqr::samples     1641006849                      
system.ruby.latency_hist_seqr::mean          0.000000                      
system.ruby.latency_hist_seqr::stdev         0.004123                      
system.ruby.latency_hist_seqr            |  1641006848    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       1641006849                      
system.ruby.miss_latency_hist_seqr::bucket_size           32                      
system.ruby.miss_latency_hist_seqr::max_bucket          319                      
system.ruby.miss_latency_hist_seqr::samples      5425930                      
system.ruby.miss_latency_hist_seqr::mean     0.000031                      
system.ruby.miss_latency_hist_seqr::stdev     0.071693                      
system.ruby.miss_latency_hist_seqr       |     5425929    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total      5425930                      
system.ruby.network.average_flit_latency    17.059065                      
system.ruby.network.average_flit_network_latency    13.079106                      
system.ruby.network.average_flit_queueing_latency     3.979959                      
system.ruby.network.average_flit_vnet_latency |   15.427490                       |    5.000117                       |   11.761296                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_flit_vqueue_latency |    5.999889                       |    6.000000                       |           1                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_hops             0.999076                      
system.ruby.network.average_packet_latency    17.083736                      
system.ruby.network.average_packet_network_latency    13.583700                      
system.ruby.network.average_packet_queueing_latency     3.500036                      
system.ruby.network.average_packet_vnet_latency |   25.434239                       |    5.000117                       |   10.882926                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_packet_vqueue_latency |    5.999742                       |    6.000000                       |           1                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.avg_link_utilization     0.070897                      
system.ruby.network.avg_vc_load          |    0.027163     38.31%     38.31% |    0.003134      4.42%     42.73% |    0.003031      4.27%     47.01% |    0.003031      4.27%     51.28% |    0.004419      6.23%     57.52% |    0.000494      0.70%     58.21% |    0.000492      0.69%     58.91% |    0.000492      0.69%     59.60% |    0.021342     30.10%     89.70% |    0.002517      3.55%     93.25% |    0.002696      3.80%     97.06% |    0.002087      2.94%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.avg_vc_load::total       0.070897                      
system.ruby.network.ext_in_link_utilization     52903488                      
system.ruby.network.ext_out_link_utilization     52903488                      
system.ruby.network.flit_network_latency |   418557362                       |    22000665                       |   251372293                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flit_queueing_latency |   162780694                       |    26400182                       |    21372839                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flits_injected       |    27130619     51.28%     51.28% |     4400030      8.32%     59.60% |    21372839     40.40%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_injected::total     52903488                      
system.ruby.network.flits_received       |    27130619     51.28%     51.28% |     4400030      8.32%     59.60% |    21372839     40.40%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_received::total     52903488                      
system.ruby.network.int_link_utilization     52854617                      
system.ruby.network.packet_network_latency |   138013380                       |    22000665                       |   106929831                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packet_queueing_latency |    32556298                       |    26400182                       |     9825467                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packets_injected     |     5426283     27.61%     27.61% |     4400030     22.39%     50.00% |     9825467     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_injected::total     19651780                      
system.ruby.network.packets_received     |     5426283     27.61%     27.61% |     4400030     22.39%     50.00% |     9825467     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_received::total     19651780                      
system.ruby.network.routers0.buffer_reads     30406185                      
system.ruby.network.routers0.buffer_writes     30406185                      
system.ruby.network.routers0.crossbar_activity     30406185                      
system.ruby.network.routers0.sw_input_arbiter_activity     30453699                      
system.ruby.network.routers0.sw_output_arbiter_activity     30406185                      
system.ruby.network.routers1.buffer_reads     25131668                      
system.ruby.network.routers1.buffer_writes     25131668                      
system.ruby.network.routers1.crossbar_activity     25131668                      
system.ruby.network.routers1.sw_input_arbiter_activity     25179970                      
system.ruby.network.routers1.sw_output_arbiter_activity     25131668                      
system.ruby.network.routers2.buffer_reads     25723762                      
system.ruby.network.routers2.buffer_writes     25723762                      
system.ruby.network.routers2.crossbar_activity     25723762                      
system.ruby.network.routers2.sw_input_arbiter_activity     25772269                      
system.ruby.network.routers2.sw_output_arbiter_activity     25723762                      
system.ruby.network.routers3.buffer_reads     24496490                      
system.ruby.network.routers3.buffer_writes     24496490                      
system.ruby.network.routers3.crossbar_activity     24496490                      
system.ruby.network.routers3.sw_input_arbiter_activity     24545093                      
system.ruby.network.routers3.sw_output_arbiter_activity     24496490                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   1641006849                      
system.ruby.outstanding_req_hist_seqr::mean     1.000000                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000000                      
system.ruby.outstanding_req_hist_seqr::stdev     0.000190                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  1641006790    100.00%    100.00% |          59      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   1641006849                      
system.switch_cpus0.committedInsts                  0                       # Number of instructions committed
system.switch_cpus0.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts                   0                       # number of integer instructions
system.switch_cpus0.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts                  0                       # Number of load instructions
system.switch_cpus0.num_mem_refs                    0                       # number of memory refs
system.switch_cpus0.num_store_insts                 0                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus0.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus0.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus0.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus0.op_class::total                 0                       # Class of executed instruction
system.switch_cpus1.committedInsts                  0                       # Number of instructions committed
system.switch_cpus1.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts                   0                       # number of integer instructions
system.switch_cpus1.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts                  0                       # Number of load instructions
system.switch_cpus1.num_mem_refs                    0                       # number of memory refs
system.switch_cpus1.num_store_insts                 0                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus1.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus1.op_class::total                 0                       # Class of executed instruction
system.switch_cpus2.committedInsts                  0                       # Number of instructions committed
system.switch_cpus2.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts                   0                       # number of integer instructions
system.switch_cpus2.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts                  0                       # Number of load instructions
system.switch_cpus2.num_mem_refs                    0                       # number of memory refs
system.switch_cpus2.num_store_insts                 0                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus2.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus2.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus2.op_class::total                 0                       # Class of executed instruction
system.switch_cpus3.committedInsts                  0                       # Number of instructions committed
system.switch_cpus3.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts                   0                       # number of integer instructions
system.switch_cpus3.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts                  0                       # Number of load instructions
system.switch_cpus3.num_mem_refs                    0                       # number of memory refs
system.switch_cpus3.num_store_insts                 0                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus3.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus3.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus3.op_class::total                 0                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 1118958962000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 1118958962000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 1118958962000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 1118958962000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions             17                       # Number of power state transitions
system.cpu2.power_state.ticksClkGated::samples            8                       # Distribution of time spent in the clock gated state
system.cpu2.power_state.ticksClkGated::mean     10587375                       # Distribution of time spent in the clock gated state
system.cpu2.power_state.ticksClkGated::stdev 17203871.442934                       # Distribution of time spent in the clock gated state
system.cpu2.power_state.ticksClkGated::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.power_state.ticksClkGated::min_value       248000                       # Distribution of time spent in the clock gated state
system.cpu2.power_state.ticksClkGated::max_value     43864000                       # Distribution of time spent in the clock gated state
system.cpu2.power_state.ticksClkGated::total            8                       # Distribution of time spent in the clock gated state
system.cpu2.power_state.pwrStateResidencyTicks::ON 1118874263000                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED     84699000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions             29                       # Number of power state transitions
system.cpu3.power_state.ticksClkGated::samples           14                       # Distribution of time spent in the clock gated state
system.cpu3.power_state.ticksClkGated::mean 88663821.428571                       # Distribution of time spent in the clock gated state
system.cpu3.power_state.ticksClkGated::stdev 219535726.574515                       # Distribution of time spent in the clock gated state
system.cpu3.power_state.ticksClkGated::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.power_state.ticksClkGated::min_value        86500                       # Distribution of time spent in the clock gated state
system.cpu3.power_state.ticksClkGated::max_value    738984500                       # Distribution of time spent in the clock gated state
system.cpu3.power_state.ticksClkGated::total           14                       # Distribution of time spent in the clock gated state
system.cpu3.power_state.pwrStateResidencyTicks::ON 1117717668500                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED   1241293500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions             29                       # Number of power state transitions
system.cpu0.power_state.ticksClkGated::samples           14                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::mean 566091428.571429                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::stdev 1388274687.691467                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::min_value       118000                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::max_value   4006560500                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::total           14                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.pwrStateResidencyTicks::ON 1111033682000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED   7925280000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions             27                       # Number of power state transitions
system.cpu1.power_state.ticksClkGated::samples           13                       # Distribution of time spent in the clock gated state
system.cpu1.power_state.ticksClkGated::mean 371960961.538462                       # Distribution of time spent in the clock gated state
system.cpu1.power_state.ticksClkGated::stdev 791944867.668395                       # Distribution of time spent in the clock gated state
system.cpu1.power_state.ticksClkGated::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.power_state.ticksClkGated::min_value       287500                       # Distribution of time spent in the clock gated state
system.cpu1.power_state.ticksClkGated::max_value   2441940500                       # Distribution of time spent in the clock gated state
system.cpu1.power_state.ticksClkGated::total           13                       # Distribution of time spent in the clock gated state
system.cpu1.power_state.pwrStateResidencyTicks::ON 1114123469500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED   4835492500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2     86718912                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total          86718912                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2     46140096                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total       46140096                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2      1354983                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total            1354983                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2       720939                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total            720939                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     77499636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             77499636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2     41234842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            41234842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2    118734478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           118734478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples   1828573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.002575183500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds        41778                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds        41778                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState            3209350                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState            653731                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                    1354983                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                    720939                       # Number of write requests accepted
system.mem_ctrls2.readBursts                  1354983                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                  720939                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                221101                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                26248                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0            74692                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1            66065                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2            63396                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3            63713                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4            64457                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5            63885                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6            64165                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7            88405                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8           106681                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9            78535                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10           65099                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11           64383                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           65952                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           72137                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14           64657                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15           67660                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0            43792                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1            43687                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2            43372                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3            42670                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4            43512                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5            43036                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6            42821                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7            45102                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8            44418                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9            44163                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10           41946                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11           42228                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12           43238                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13           43784                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14           43200                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15           43694                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.02                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     25.31                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                 19430699861                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                5669410000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat            40690987361                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                    17136.44                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               35886.44                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                  555687                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                 370127                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                49.01                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               53.28                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6              1354983                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6              720939                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                1025170                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  99722                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                   8567                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                    423                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                 11587                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                 12408                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                 36672                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                 41806                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                 42529                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                 42534                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                 42501                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                 42414                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                 42470                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                 42464                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                 42468                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                 42449                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                 42380                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                 42301                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                 42063                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                 41906                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                 41797                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                 41788                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                   118                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                    16                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     5                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples       902727                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   129.636216                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    95.405014                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   162.151328                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127       567571     62.87%     62.87% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255       252012     27.92%     90.79% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383        28568      3.16%     93.95% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511        14951      1.66%     95.61% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639        10490      1.16%     96.77% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         6136      0.68%     97.45% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895         4961      0.55%     98.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023         4862      0.54%     98.54% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151        13176      1.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total       902727                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples        41778                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean     27.139978                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev    17.392218                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-15          5258     12.59%     12.59% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::16-31        25026     59.90%     72.49% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::32-47         7864     18.82%     91.31% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::48-63         2013      4.82%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::64-79          775      1.86%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::80-95          388      0.93%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::96-111          172      0.41%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::112-127          120      0.29%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::128-143           69      0.17%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::144-159           55      0.13%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::160-175           16      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::176-191            9      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::192-207            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::208-223            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::224-239            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::256-271            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::384-399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total        41778                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples        41778                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.627483                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.598437                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     1.004663                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16           29460     70.52%     70.52% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17             444      1.06%     71.58% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18           10101     24.18%     95.76% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19            1551      3.71%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20             197      0.47%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::21              22      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::22               3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total        41778                       # Writes before turning the bus around for reads
system.mem_ctrls2.bytesReadDRAM              72568448                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ               14150464                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten               44458432                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys               86718912                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys            46140096                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                       64.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       39.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    77.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    41.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.82                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 1118958641000                       # Total gap between requests
system.mem_ctrls2.avgGap                    539017.67                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2     72568448                       # Per-master bytes read from memory
system.mem_ctrls2.masterWriteBytes::.ruby.dir_cntrl2     44458432                       # Per-master bytes write to memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 64853538.390981666744                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterWriteRate::.ruby.dir_cntrl2 39731959.356700696051                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2      1354983                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2       720939                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2  40690987361                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteTotalLat::.ruby.dir_cntrl2 27230653738809                       # Per-master write total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     30030.63                       # Per-master read average memory access latency
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2  37771092.62                       # Per-master write average memory access latency
system.mem_ctrls2.pageHitRate                   50.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.rank1.actEnergy          3233013420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy          1718376000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy         4177642560                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy        1809622620                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    88329299760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy    241821944820                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    226040709120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      567130608300                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       506.837719                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 585355767879                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  37364340000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT 496238854121                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy          3212485920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy          1707472965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy         3918274920                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy        1816518240                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    88329299760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy    229687273530                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    236259379680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      564930705015                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       504.871693                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 612023366285                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  37364340000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT 469571255715                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3     86598144                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total          86598144                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3     46128512                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total       46128512                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3      1353096                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total            1353096                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3       720758                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total            720758                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     77391707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             77391707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3     41224490                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            41224490                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3    118616196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           118616196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples   1827460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.002396359500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds        41774                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds        41774                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState            3206638                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState            653673                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                    1353096                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                    720758                       # Number of write requests accepted
system.mem_ctrls3.readBursts                  1353096                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                  720758                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                220190                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                26204                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0            75856                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1            66510                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2            63113                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3            63481                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4            64380                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5            63990                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6            64165                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7            87866                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8           107161                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9            78182                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10           65260                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           64402                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           66007                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           69774                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           64903                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15           67856                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0            43665                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1            43670                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2            43671                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3            42671                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4            43552                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5            43039                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6            42705                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7            44911                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8            44367                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9            44061                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10           41971                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11           42298                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12           43326                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13           43835                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14           43134                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15           43646                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.02                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     25.32                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                 19574233114                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                5664530000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat            40816220614                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                    17277.90                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               36027.90                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                  552881                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                 369204                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                48.80                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               53.16                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6              1353096                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6              720758                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                1023087                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                 100531                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                   8840                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                    448                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                 11573                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                 12404                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                 36546                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                 41782                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                 42513                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                 42466                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                 42530                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                 42446                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                 42500                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                 42416                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                 42478                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                 42476                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                 42438                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                 42269                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                 42119                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                 41892                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                 41793                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                 41784                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                   103                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                    11                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples       905340                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   129.183732                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    95.180191                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   161.776162                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127       570288     62.99%     62.99% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255       253024     27.95%     90.94% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383        27783      3.07%     94.01% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511        14781      1.63%     95.64% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639        10449      1.15%     96.80% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         5975      0.66%     97.46% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895         5013      0.55%     98.01% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023         4751      0.52%     98.53% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151        13276      1.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total       905340                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples        41774                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean     27.119045                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev    17.413552                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-15          5360     12.83%     12.83% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::16-31        25085     60.05%     72.88% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::32-47         7733     18.51%     91.39% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::48-63         1989      4.76%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::64-79          778      1.86%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::80-95          362      0.87%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::96-111          194      0.46%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::112-127          115      0.28%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::128-143           70      0.17%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::144-159           40      0.10%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::160-175           25      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::176-191            5      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::192-207            8      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::208-223            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::224-239            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::240-255            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::256-271            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::320-335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::368-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total        41774                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples        41774                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.625700                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.596833                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     1.001369                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16           29454     70.51%     70.51% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17             470      1.13%     71.63% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18           10124     24.24%     95.87% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19            1507      3.61%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20             197      0.47%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::21              21      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total        41774                       # Writes before turning the bus around for reads
system.mem_ctrls3.bytesReadDRAM              72505984                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ               14092160                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten               44449408                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys               86598144                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys            46128512                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                       64.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       39.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    77.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    41.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.82                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 1118958280000                       # Total gap between requests
system.mem_ctrls3.avgGap                    539554.99                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3     72505984                       # Per-master bytes read from memory
system.mem_ctrls3.masterWriteBytes::.ruby.dir_cntrl3     44449408                       # Per-master bytes write to memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 64797715.074737474322                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterWriteRate::.ruby.dir_cntrl3 39723894.717776075006                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3      1353096                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3       720758                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3  40816220614                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteTotalLat::.ruby.dir_cntrl3 27236237800236                       # Per-master write total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     30165.06                       # Per-master read average memory access latency
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3  37788325.35                       # Per-master write average memory access latency
system.mem_ctrls3.pageHitRate                   50.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.rank1.actEnergy          3251491740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy          1728197460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy         4166511300                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy        1809450360                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    88329299760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy    241264922010                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    226509780960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      567059653590                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       506.774308                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 586574759587                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  37364340000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT 495019862413                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy          3212657280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy          1707567840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy         3922437540                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy        1815954480                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    88329299760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy    229136501910                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    236723187360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      564847606170                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       504.797428                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 613235085224                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  37364340000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT 468359536776                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0     86834176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          86834176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0     46227008                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       46227008                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0      1356784                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1356784                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0       722297                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            722297                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     77602646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             77602646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0     41312514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            41312514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0    118915160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           118915160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples   1829270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.002607714500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        41780                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        41780                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            3212018                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            653725                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1356784                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    722297                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1356784                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  722297                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                222201                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                27610                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            75349                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            66939                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            63421                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            63593                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            64436                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            64023                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            64092                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            87859                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           107111                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            78312                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           65243                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           64433                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           66059                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           71033                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           64935                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           67745                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            43719                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            43647                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            43107                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            42780                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            43623                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            43015                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            42722                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            45504                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            44356                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            44099                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           42001                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           42265                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           43289                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           43795                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           43207                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           43530                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.02                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.31                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 19519348800                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                5672915000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            40792780050                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    17203.98                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               35953.98                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  554613                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 369280                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                48.88                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               53.16                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1356784                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              722297                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1025698                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  99768                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   8692                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    425                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 11578                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 12460                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 36602                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 41759                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 42493                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 42479                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 42544                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 42450                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 42520                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 42455                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 42447                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 42454                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 42425                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 42315                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 42066                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 41884                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 41804                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 41791                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   118                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    22                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       905346                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   129.310827                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    95.263751                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   161.676566                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       569830     62.94%     62.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       253187     27.97%     90.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        27653      3.05%     93.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        15012      1.66%     95.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        10657      1.18%     96.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         6088      0.67%     97.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         5100      0.56%     98.03% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         4609      0.51%     98.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        13210      1.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       905346                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        41780                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     27.155146                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    17.533808                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-15          5422     12.98%     12.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-31        25105     60.09%     73.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-47         7558     18.09%     91.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-63         2033      4.87%     96.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-79          814      1.95%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-95          375      0.90%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-111          201      0.48%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-127          100      0.24%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-143           76      0.18%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-159           42      0.10%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-175           29      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-191           11      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-207            8      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::208-223            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::240-255            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-271            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::400-415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        41780                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        41780                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.626592                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.597681                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.002301                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           29445     70.48%     70.48% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             463      1.11%     71.58% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           10122     24.23%     95.81% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1569      3.76%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             152      0.36%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              22      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        41780                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              72613312                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ               14220864                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               44458176                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               86834176                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            46227008                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       64.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       39.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    77.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    41.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.82                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1118958500500                       # Total gap between requests
system.mem_ctrls0.avgGap                    538198.61                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0     72613312                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.ruby.dir_cntrl0     44458176                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 64893632.801521815360                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.ruby.dir_cntrl0 39731730.572617731988                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0      1356784                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0       722297                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0  40792780050                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.ruby.dir_cntrl0 27230164814978                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     30065.79                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0  37699401.79                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   50.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3243430680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1723912905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         4175978940                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1808949240                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    88329299760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    242057665470                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    225842207520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      567181444515                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       506.883151                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 584834307225                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  37364340000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 496760314775                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          3220761180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1711875165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         3924943680                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1817170740                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    88329299760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    230695577310                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    235410281760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      565109909595                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       505.031845                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 609804478518                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  37364340000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 471790143482                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1     87089472                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          87089472                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1     46272192                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       46272192                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1      1360773                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1360773                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1       723003                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            723003                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     77830801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             77830801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1     41352895                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            41352895                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1    119183695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           119183695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples   1833636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.002584216500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        41829                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        41829                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            3219320                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            654539                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1360773                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    723003                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1360773                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  723003                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                222584                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                27556                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            75532                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            66548                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            63662                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            63374                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            64412                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            63988                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            64164                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            88948                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           107763                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            78792                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           65217                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           64421                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           65852                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           72279                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           64678                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           68559                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            43706                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            43631                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            43591                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            42723                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            43623                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            42971                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            42774                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            45761                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            44402                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            44106                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           41985                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           42329                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           43267                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           43807                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           43196                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           43559                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.02                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.32                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 19625577675                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                5690945000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            40966621425                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17242.81                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               35992.81                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  558191                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 369485                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                49.04                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               53.13                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1360773                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              723003                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1028659                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 100414                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   8678                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    438                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 11557                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 12436                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 36604                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 41856                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 42566                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 42561                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 42556                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 42533                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 42488                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 42495                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 42519                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 42488                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 42491                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 42352                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 42171                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 41958                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 41849                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 41841                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   101                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       905940                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   129.535537                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    95.406285                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   161.789010                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       569180     62.83%     62.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       253334     27.96%     90.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        28608      3.16%     93.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        15143      1.67%     95.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        10640      1.17%     96.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         6076      0.67%     97.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         5011      0.55%     98.02% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         4775      0.53%     98.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        13173      1.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       905940                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        41829                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     27.210500                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    17.522370                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-15          5339     12.76%     12.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-31        25032     59.84%     72.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-47         7748     18.52%     91.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-63         2083      4.98%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-79          818      1.96%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-95          339      0.81%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-111          191      0.46%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-127          111      0.27%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-143           66      0.16%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-159           43      0.10%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-175           30      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-191            8      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-207            9      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-223            8      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-239            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::240-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::368-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        41829                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        41829                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.625571                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.596654                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.002217                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           29518     70.57%     70.57% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             456      1.09%     71.66% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           10084     24.11%     95.77% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1562      3.73%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             188      0.45%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              21      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        41829                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              72844096                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ               14245376                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               44507584                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               87089472                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            46272192                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       65.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       39.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    77.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    41.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.82                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1118958464000                       # Total gap between requests
system.mem_ctrls1.avgGap                    536985.96                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1     72844096                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.ruby.dir_cntrl1     44507584                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 65099881.652317471802                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.ruby.dir_cntrl1 39775885.900630556047                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1      1360773                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1       723003                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1  40966621425                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.ruby.dir_cntrl1 27235802197063                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     30105.40                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1  37670386.15                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   50.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3243473520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1723935675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         4195185540                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1809518220                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    88329299760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    242328300330                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    225614304480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      567244017525                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       506.939072                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 584243328175                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  37364340000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 497351293825                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          3224966640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1714106625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         3931483920                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1820631600                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    88329299760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    230319100290                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    235727315040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      565066903875                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       504.993412                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 610637246503                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  37364340000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 470957375497                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 1118958962000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
