
A_Semaphore_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c34  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ac  08006dd4  08006dd4  00016dd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f80  08006f80  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08006f80  08006f80  00016f80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006f88  08006f88  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006f88  08006f88  00016f88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006f8c  08006f8c  00016f8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006f90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000136c4  20000074  08007004  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20013738  08007004  00023738  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000093c4  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cad  00000000  00000000  00029468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000888  00000000  00000000  0002b118  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007b0  00000000  00000000  0002b9a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011a18  00000000  00000000  0002c150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000aadb  00000000  00000000  0003db68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005f7f2  00000000  00000000  00048643  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000a7e35  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d44  00000000  00000000  000a7e88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006dbc 	.word	0x08006dbc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08006dbc 	.word	0x08006dbc

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_ldivmod>:
 8000280:	b97b      	cbnz	r3, 80002a2 <__aeabi_ldivmod+0x22>
 8000282:	b972      	cbnz	r2, 80002a2 <__aeabi_ldivmod+0x22>
 8000284:	2900      	cmp	r1, #0
 8000286:	bfbe      	ittt	lt
 8000288:	2000      	movlt	r0, #0
 800028a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800028e:	e006      	blt.n	800029e <__aeabi_ldivmod+0x1e>
 8000290:	bf08      	it	eq
 8000292:	2800      	cmpeq	r0, #0
 8000294:	bf1c      	itt	ne
 8000296:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800029a:	f04f 30ff 	movne.w	r0, #4294967295
 800029e:	f000 b9a7 	b.w	80005f0 <__aeabi_idiv0>
 80002a2:	f1ad 0c08 	sub.w	ip, sp, #8
 80002a6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002aa:	2900      	cmp	r1, #0
 80002ac:	db09      	blt.n	80002c2 <__aeabi_ldivmod+0x42>
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	db1a      	blt.n	80002e8 <__aeabi_ldivmod+0x68>
 80002b2:	f000 f835 	bl	8000320 <__udivmoddi4>
 80002b6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002be:	b004      	add	sp, #16
 80002c0:	4770      	bx	lr
 80002c2:	4240      	negs	r0, r0
 80002c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	db1b      	blt.n	8000304 <__aeabi_ldivmod+0x84>
 80002cc:	f000 f828 	bl	8000320 <__udivmoddi4>
 80002d0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002d8:	b004      	add	sp, #16
 80002da:	4240      	negs	r0, r0
 80002dc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002e0:	4252      	negs	r2, r2
 80002e2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002e6:	4770      	bx	lr
 80002e8:	4252      	negs	r2, r2
 80002ea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002ee:	f000 f817 	bl	8000320 <__udivmoddi4>
 80002f2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fa:	b004      	add	sp, #16
 80002fc:	4240      	negs	r0, r0
 80002fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000302:	4770      	bx	lr
 8000304:	4252      	negs	r2, r2
 8000306:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030a:	f000 f809 	bl	8000320 <__udivmoddi4>
 800030e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000312:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000316:	b004      	add	sp, #16
 8000318:	4252      	negs	r2, r2
 800031a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468e      	mov	lr, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14d      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032e:	428a      	cmp	r2, r1
 8000330:	4694      	mov	ip, r2
 8000332:	d969      	bls.n	8000408 <__udivmoddi4+0xe8>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b152      	cbz	r2, 8000350 <__udivmoddi4+0x30>
 800033a:	fa01 f302 	lsl.w	r3, r1, r2
 800033e:	f1c2 0120 	rsb	r1, r2, #32
 8000342:	fa20 f101 	lsr.w	r1, r0, r1
 8000346:	fa0c fc02 	lsl.w	ip, ip, r2
 800034a:	ea41 0e03 	orr.w	lr, r1, r3
 800034e:	4094      	lsls	r4, r2
 8000350:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000354:	0c21      	lsrs	r1, r4, #16
 8000356:	fbbe f6f8 	udiv	r6, lr, r8
 800035a:	fa1f f78c 	uxth.w	r7, ip
 800035e:	fb08 e316 	mls	r3, r8, r6, lr
 8000362:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000366:	fb06 f107 	mul.w	r1, r6, r7
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f106 30ff 	add.w	r0, r6, #4294967295
 8000376:	f080 811f 	bcs.w	80005b8 <__udivmoddi4+0x298>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 811c 	bls.w	80005b8 <__udivmoddi4+0x298>
 8000380:	3e02      	subs	r6, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a5b      	subs	r3, r3, r1
 8000386:	b2a4      	uxth	r4, r4
 8000388:	fbb3 f0f8 	udiv	r0, r3, r8
 800038c:	fb08 3310 	mls	r3, r8, r0, r3
 8000390:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000394:	fb00 f707 	mul.w	r7, r0, r7
 8000398:	42a7      	cmp	r7, r4
 800039a:	d90a      	bls.n	80003b2 <__udivmoddi4+0x92>
 800039c:	eb1c 0404 	adds.w	r4, ip, r4
 80003a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a4:	f080 810a 	bcs.w	80005bc <__udivmoddi4+0x29c>
 80003a8:	42a7      	cmp	r7, r4
 80003aa:	f240 8107 	bls.w	80005bc <__udivmoddi4+0x29c>
 80003ae:	4464      	add	r4, ip
 80003b0:	3802      	subs	r0, #2
 80003b2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b6:	1be4      	subs	r4, r4, r7
 80003b8:	2600      	movs	r6, #0
 80003ba:	b11d      	cbz	r5, 80003c4 <__udivmoddi4+0xa4>
 80003bc:	40d4      	lsrs	r4, r2
 80003be:	2300      	movs	r3, #0
 80003c0:	e9c5 4300 	strd	r4, r3, [r5]
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d909      	bls.n	80003e2 <__udivmoddi4+0xc2>
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	f000 80ef 	beq.w	80005b2 <__udivmoddi4+0x292>
 80003d4:	2600      	movs	r6, #0
 80003d6:	e9c5 0100 	strd	r0, r1, [r5]
 80003da:	4630      	mov	r0, r6
 80003dc:	4631      	mov	r1, r6
 80003de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e2:	fab3 f683 	clz	r6, r3
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	d14a      	bne.n	8000480 <__udivmoddi4+0x160>
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d302      	bcc.n	80003f4 <__udivmoddi4+0xd4>
 80003ee:	4282      	cmp	r2, r0
 80003f0:	f200 80f9 	bhi.w	80005e6 <__udivmoddi4+0x2c6>
 80003f4:	1a84      	subs	r4, r0, r2
 80003f6:	eb61 0303 	sbc.w	r3, r1, r3
 80003fa:	2001      	movs	r0, #1
 80003fc:	469e      	mov	lr, r3
 80003fe:	2d00      	cmp	r5, #0
 8000400:	d0e0      	beq.n	80003c4 <__udivmoddi4+0xa4>
 8000402:	e9c5 4e00 	strd	r4, lr, [r5]
 8000406:	e7dd      	b.n	80003c4 <__udivmoddi4+0xa4>
 8000408:	b902      	cbnz	r2, 800040c <__udivmoddi4+0xec>
 800040a:	deff      	udf	#255	; 0xff
 800040c:	fab2 f282 	clz	r2, r2
 8000410:	2a00      	cmp	r2, #0
 8000412:	f040 8092 	bne.w	800053a <__udivmoddi4+0x21a>
 8000416:	eba1 010c 	sub.w	r1, r1, ip
 800041a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800041e:	fa1f fe8c 	uxth.w	lr, ip
 8000422:	2601      	movs	r6, #1
 8000424:	0c20      	lsrs	r0, r4, #16
 8000426:	fbb1 f3f7 	udiv	r3, r1, r7
 800042a:	fb07 1113 	mls	r1, r7, r3, r1
 800042e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000432:	fb0e f003 	mul.w	r0, lr, r3
 8000436:	4288      	cmp	r0, r1
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x12c>
 800043a:	eb1c 0101 	adds.w	r1, ip, r1
 800043e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x12a>
 8000444:	4288      	cmp	r0, r1
 8000446:	f200 80cb 	bhi.w	80005e0 <__udivmoddi4+0x2c0>
 800044a:	4643      	mov	r3, r8
 800044c:	1a09      	subs	r1, r1, r0
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb1 f0f7 	udiv	r0, r1, r7
 8000454:	fb07 1110 	mls	r1, r7, r0, r1
 8000458:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800045c:	fb0e fe00 	mul.w	lr, lr, r0
 8000460:	45a6      	cmp	lr, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x156>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f100 31ff 	add.w	r1, r0, #4294967295
 800046c:	d202      	bcs.n	8000474 <__udivmoddi4+0x154>
 800046e:	45a6      	cmp	lr, r4
 8000470:	f200 80bb 	bhi.w	80005ea <__udivmoddi4+0x2ca>
 8000474:	4608      	mov	r0, r1
 8000476:	eba4 040e 	sub.w	r4, r4, lr
 800047a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800047e:	e79c      	b.n	80003ba <__udivmoddi4+0x9a>
 8000480:	f1c6 0720 	rsb	r7, r6, #32
 8000484:	40b3      	lsls	r3, r6
 8000486:	fa22 fc07 	lsr.w	ip, r2, r7
 800048a:	ea4c 0c03 	orr.w	ip, ip, r3
 800048e:	fa20 f407 	lsr.w	r4, r0, r7
 8000492:	fa01 f306 	lsl.w	r3, r1, r6
 8000496:	431c      	orrs	r4, r3
 8000498:	40f9      	lsrs	r1, r7
 800049a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800049e:	fa00 f306 	lsl.w	r3, r0, r6
 80004a2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004a6:	0c20      	lsrs	r0, r4, #16
 80004a8:	fa1f fe8c 	uxth.w	lr, ip
 80004ac:	fb09 1118 	mls	r1, r9, r8, r1
 80004b0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004b4:	fb08 f00e 	mul.w	r0, r8, lr
 80004b8:	4288      	cmp	r0, r1
 80004ba:	fa02 f206 	lsl.w	r2, r2, r6
 80004be:	d90b      	bls.n	80004d8 <__udivmoddi4+0x1b8>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c8:	f080 8088 	bcs.w	80005dc <__udivmoddi4+0x2bc>
 80004cc:	4288      	cmp	r0, r1
 80004ce:	f240 8085 	bls.w	80005dc <__udivmoddi4+0x2bc>
 80004d2:	f1a8 0802 	sub.w	r8, r8, #2
 80004d6:	4461      	add	r1, ip
 80004d8:	1a09      	subs	r1, r1, r0
 80004da:	b2a4      	uxth	r4, r4
 80004dc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004e0:	fb09 1110 	mls	r1, r9, r0, r1
 80004e4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004e8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ec:	458e      	cmp	lr, r1
 80004ee:	d908      	bls.n	8000502 <__udivmoddi4+0x1e2>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004f8:	d26c      	bcs.n	80005d4 <__udivmoddi4+0x2b4>
 80004fa:	458e      	cmp	lr, r1
 80004fc:	d96a      	bls.n	80005d4 <__udivmoddi4+0x2b4>
 80004fe:	3802      	subs	r0, #2
 8000500:	4461      	add	r1, ip
 8000502:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000506:	fba0 9402 	umull	r9, r4, r0, r2
 800050a:	eba1 010e 	sub.w	r1, r1, lr
 800050e:	42a1      	cmp	r1, r4
 8000510:	46c8      	mov	r8, r9
 8000512:	46a6      	mov	lr, r4
 8000514:	d356      	bcc.n	80005c4 <__udivmoddi4+0x2a4>
 8000516:	d053      	beq.n	80005c0 <__udivmoddi4+0x2a0>
 8000518:	b15d      	cbz	r5, 8000532 <__udivmoddi4+0x212>
 800051a:	ebb3 0208 	subs.w	r2, r3, r8
 800051e:	eb61 010e 	sbc.w	r1, r1, lr
 8000522:	fa01 f707 	lsl.w	r7, r1, r7
 8000526:	fa22 f306 	lsr.w	r3, r2, r6
 800052a:	40f1      	lsrs	r1, r6
 800052c:	431f      	orrs	r7, r3
 800052e:	e9c5 7100 	strd	r7, r1, [r5]
 8000532:	2600      	movs	r6, #0
 8000534:	4631      	mov	r1, r6
 8000536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	40d8      	lsrs	r0, r3
 8000540:	fa0c fc02 	lsl.w	ip, ip, r2
 8000544:	fa21 f303 	lsr.w	r3, r1, r3
 8000548:	4091      	lsls	r1, r2
 800054a:	4301      	orrs	r1, r0
 800054c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000550:	fa1f fe8c 	uxth.w	lr, ip
 8000554:	fbb3 f0f7 	udiv	r0, r3, r7
 8000558:	fb07 3610 	mls	r6, r7, r0, r3
 800055c:	0c0b      	lsrs	r3, r1, #16
 800055e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000562:	fb00 f60e 	mul.w	r6, r0, lr
 8000566:	429e      	cmp	r6, r3
 8000568:	fa04 f402 	lsl.w	r4, r4, r2
 800056c:	d908      	bls.n	8000580 <__udivmoddi4+0x260>
 800056e:	eb1c 0303 	adds.w	r3, ip, r3
 8000572:	f100 38ff 	add.w	r8, r0, #4294967295
 8000576:	d22f      	bcs.n	80005d8 <__udivmoddi4+0x2b8>
 8000578:	429e      	cmp	r6, r3
 800057a:	d92d      	bls.n	80005d8 <__udivmoddi4+0x2b8>
 800057c:	3802      	subs	r0, #2
 800057e:	4463      	add	r3, ip
 8000580:	1b9b      	subs	r3, r3, r6
 8000582:	b289      	uxth	r1, r1
 8000584:	fbb3 f6f7 	udiv	r6, r3, r7
 8000588:	fb07 3316 	mls	r3, r7, r6, r3
 800058c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000590:	fb06 f30e 	mul.w	r3, r6, lr
 8000594:	428b      	cmp	r3, r1
 8000596:	d908      	bls.n	80005aa <__udivmoddi4+0x28a>
 8000598:	eb1c 0101 	adds.w	r1, ip, r1
 800059c:	f106 38ff 	add.w	r8, r6, #4294967295
 80005a0:	d216      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 80005a2:	428b      	cmp	r3, r1
 80005a4:	d914      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 80005a6:	3e02      	subs	r6, #2
 80005a8:	4461      	add	r1, ip
 80005aa:	1ac9      	subs	r1, r1, r3
 80005ac:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005b0:	e738      	b.n	8000424 <__udivmoddi4+0x104>
 80005b2:	462e      	mov	r6, r5
 80005b4:	4628      	mov	r0, r5
 80005b6:	e705      	b.n	80003c4 <__udivmoddi4+0xa4>
 80005b8:	4606      	mov	r6, r0
 80005ba:	e6e3      	b.n	8000384 <__udivmoddi4+0x64>
 80005bc:	4618      	mov	r0, r3
 80005be:	e6f8      	b.n	80003b2 <__udivmoddi4+0x92>
 80005c0:	454b      	cmp	r3, r9
 80005c2:	d2a9      	bcs.n	8000518 <__udivmoddi4+0x1f8>
 80005c4:	ebb9 0802 	subs.w	r8, r9, r2
 80005c8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005cc:	3801      	subs	r0, #1
 80005ce:	e7a3      	b.n	8000518 <__udivmoddi4+0x1f8>
 80005d0:	4646      	mov	r6, r8
 80005d2:	e7ea      	b.n	80005aa <__udivmoddi4+0x28a>
 80005d4:	4620      	mov	r0, r4
 80005d6:	e794      	b.n	8000502 <__udivmoddi4+0x1e2>
 80005d8:	4640      	mov	r0, r8
 80005da:	e7d1      	b.n	8000580 <__udivmoddi4+0x260>
 80005dc:	46d0      	mov	r8, sl
 80005de:	e77b      	b.n	80004d8 <__udivmoddi4+0x1b8>
 80005e0:	3b02      	subs	r3, #2
 80005e2:	4461      	add	r1, ip
 80005e4:	e732      	b.n	800044c <__udivmoddi4+0x12c>
 80005e6:	4630      	mov	r0, r6
 80005e8:	e709      	b.n	80003fe <__udivmoddi4+0xde>
 80005ea:	4464      	add	r4, ip
 80005ec:	3802      	subs	r0, #2
 80005ee:	e742      	b.n	8000476 <__udivmoddi4+0x156>

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <main>:
//------Definicion de variables
volatile uint8_t printOneTime = 0;
volatile uint16_t randomNumber = 0;

int main(void)
{
 80005f4:	b590      	push	{r4, r7, lr}
 80005f6:	b087      	sub	sp, #28
 80005f8:	af02      	add	r7, sp, #8
	//Incrementamos la velocidad de reloj del sistema
	uint8_t clock = CLOCK_SPEED_100MHZ;    //Velocidad de reloj entre 25 o 100 MHz
 80005fa:	2364      	movs	r3, #100	; 0x64
 80005fc:	73fb      	strb	r3, [r7, #15]
	configPLL(clock);
 80005fe:	7bfb      	ldrb	r3, [r7, #15]
 8000600:	4618      	mov	r0, r3
 8000602:	f004 fc1f 	bl	8004e44 <configPLL>
	//Configuracion inicial del sistema
	initSystem();
 8000606:	f000 f89d 	bl	8000744 <initSystem>
	//Activamos la unidad de punto flotante (FPU)
	SCB->CPACR    |= (0xF << 20);
 800060a:	4b40      	ldr	r3, [pc, #256]	; (800070c <main+0x118>)
 800060c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000610:	4a3e      	ldr	r2, [pc, #248]	; (800070c <main+0x118>)
 8000612:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000616:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	//Activamos del contador de Ticks
	DWT->CTRL    |= (1 << 0);
 800061a:	4b3d      	ldr	r3, [pc, #244]	; (8000710 <main+0x11c>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	4a3c      	ldr	r2, [pc, #240]	; (8000710 <main+0x11c>)
 8000620:	f043 0301 	orr.w	r3, r3, #1
 8000624:	6013      	str	r3, [r2, #0]

	//-----------------------Inicio cofiguracion de los elemntos del kernel de FreeRTOS----------------------

	//-------------------Configuracion Task--------------
	//Tarea Counting
	xReturned = xTaskCreate(
 8000626:	4b3b      	ldr	r3, [pc, #236]	; (8000714 <main+0x120>)
 8000628:	9301      	str	r3, [sp, #4]
 800062a:	2302      	movs	r3, #2
 800062c:	9300      	str	r3, [sp, #0]
 800062e:	2300      	movs	r3, #0
 8000630:	22c8      	movs	r2, #200	; 0xc8
 8000632:	4939      	ldr	r1, [pc, #228]	; (8000718 <main+0x124>)
 8000634:	4839      	ldr	r0, [pc, #228]	; (800071c <main+0x128>)
 8000636:	f001 fa2d 	bl	8001a94 <xTaskCreate>
 800063a:	4603      	mov	r3, r0
 800063c:	4a38      	ldr	r2, [pc, #224]	; (8000720 <main+0x12c>)
 800063e:	6013      	str	r3, [r2, #0]
	                    "Task_Counting",      /* Text name for the task. */
	                    STACK_SIZE,      /* Stack size in words, not bytes. */
						NULL,    /* Parameter passed into the task. */
	                    2,/* Priority at which the task is created. */
	                    &xHandleTask_Counting);      /* Used to pass out the created task's handle. */
	configASSERT(xReturned == pdPASS);
 8000640:	4b37      	ldr	r3, [pc, #220]	; (8000720 <main+0x12c>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	2b01      	cmp	r3, #1
 8000646:	d00a      	beq.n	800065e <main+0x6a>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000648:	f04f 0350 	mov.w	r3, #80	; 0x50
 800064c:	f383 8811 	msr	BASEPRI, r3
 8000650:	f3bf 8f6f 	isb	sy
 8000654:	f3bf 8f4f 	dsb	sy
 8000658:	60bb      	str	r3, [r7, #8]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 800065a:	bf00      	nop
 800065c:	e7fe      	b.n	800065c <main+0x68>
	//Tarea Print
	xReturned = xTaskCreate(
 800065e:	4b31      	ldr	r3, [pc, #196]	; (8000724 <main+0x130>)
 8000660:	9301      	str	r3, [sp, #4]
 8000662:	2302      	movs	r3, #2
 8000664:	9300      	str	r3, [sp, #0]
 8000666:	2300      	movs	r3, #0
 8000668:	22c8      	movs	r2, #200	; 0xc8
 800066a:	492f      	ldr	r1, [pc, #188]	; (8000728 <main+0x134>)
 800066c:	482f      	ldr	r0, [pc, #188]	; (800072c <main+0x138>)
 800066e:	f001 fa11 	bl	8001a94 <xTaskCreate>
 8000672:	4603      	mov	r3, r0
 8000674:	4a2a      	ldr	r2, [pc, #168]	; (8000720 <main+0x12c>)
 8000676:	6013      	str	r3, [r2, #0]
	                    "Task_Print",          /* Text name for the task. */
	                    STACK_SIZE,      /* Stack size in words, not bytes. */
						NULL,    /* Parameter passed into the task. */
	                    2,/* Priority at which the task is created. */
	                    &xHandleTask_Print);      /* Used to pass out the created task's handle. */
	configASSERT(xReturned == pdPASS);
 8000678:	4b29      	ldr	r3, [pc, #164]	; (8000720 <main+0x12c>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	2b01      	cmp	r3, #1
 800067e:	d00a      	beq.n	8000696 <main+0xa2>
        __asm volatile
 8000680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000684:	f383 8811 	msr	BASEPRI, r3
 8000688:	f3bf 8f6f 	isb	sy
 800068c:	f3bf 8f4f 	dsb	sy
 8000690:	607b      	str	r3, [r7, #4]
    }
 8000692:	bf00      	nop
 8000694:	e7fe      	b.n	8000694 <main+0xa0>


	//-------------------Configuracion Queue--------------
	//cola para enviar datos por consola
	xQueue_Print = xQueueCreate(10, sizeof( size_t) );
 8000696:	2200      	movs	r2, #0
 8000698:	2104      	movs	r1, #4
 800069a:	200a      	movs	r0, #10
 800069c:	f000 fb8e 	bl	8000dbc <xQueueGenericCreate>
 80006a0:	4603      	mov	r3, r0
 80006a2:	4a23      	ldr	r2, [pc, #140]	; (8000730 <main+0x13c>)
 80006a4:	6013      	str	r3, [r2, #0]
	configASSERT(xQueue_Print != NULL);
 80006a6:	4b22      	ldr	r3, [pc, #136]	; (8000730 <main+0x13c>)
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d10a      	bne.n	80006c4 <main+0xd0>
        __asm volatile
 80006ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80006b2:	f383 8811 	msr	BASEPRI, r3
 80006b6:	f3bf 8f6f 	isb	sy
 80006ba:	f3bf 8f4f 	dsb	sy
 80006be:	603b      	str	r3, [r7, #0]
    }
 80006c0:	bf00      	nop
 80006c2:	e7fe      	b.n	80006c2 <main+0xce>

	//-------------------Configuracion Semaphore-------------
	//Semaphore que indica los working a realizar, Binario o Counting
	//xBinarySemaphore_Working = xSemaphoreCreateBinary();
	xCountingSemaphore_Working = xSemaphoreCreateCounting(10,0);
 80006c4:	2100      	movs	r1, #0
 80006c6:	200a      	movs	r0, #10
 80006c8:	f000 fbfa 	bl	8000ec0 <xQueueCreateCountingSemaphore>
 80006cc:	4603      	mov	r3, r0
 80006ce:	4a19      	ldr	r2, [pc, #100]	; (8000734 <main+0x140>)
 80006d0:	6013      	str	r3, [r2, #0]

	//-------------------Configuracion Timer--------------
	//Software Timer para el blink
	xHandlerTimer_Led = xTimerCreate("led_timer", pdMS_TO_TICKS(350), pdTRUE, 0, led_state_callback);
 80006d2:	4b19      	ldr	r3, [pc, #100]	; (8000738 <main+0x144>)
 80006d4:	9300      	str	r3, [sp, #0]
 80006d6:	2300      	movs	r3, #0
 80006d8:	2201      	movs	r2, #1
 80006da:	f44f 71af 	mov.w	r1, #350	; 0x15e
 80006de:	4817      	ldr	r0, [pc, #92]	; (800073c <main+0x148>)
 80006e0:	f002 f972 	bl	80029c8 <xTimerCreate>
 80006e4:	4603      	mov	r3, r0
 80006e6:	4a16      	ldr	r2, [pc, #88]	; (8000740 <main+0x14c>)
 80006e8:	6013      	str	r3, [r2, #0]
	xTimerStart(xHandlerTimer_Led, portMAX_DELAY);
 80006ea:	4b15      	ldr	r3, [pc, #84]	; (8000740 <main+0x14c>)
 80006ec:	681c      	ldr	r4, [r3, #0]
 80006ee:	f001 fc13 	bl	8001f18 <xTaskGetTickCount>
 80006f2:	4602      	mov	r2, r0
 80006f4:	f04f 33ff 	mov.w	r3, #4294967295
 80006f8:	9300      	str	r3, [sp, #0]
 80006fa:	2300      	movs	r3, #0
 80006fc:	2101      	movs	r1, #1
 80006fe:	4620      	mov	r0, r4
 8000700:	f002 f9be 	bl	8002a80 <xTimerGenericCommand>

	//-------------------Inicializacion Scheduler--------------
	//Inicia le Scheduler a funcionar
	vTaskStartScheduler();
 8000704:	f001 fb0c 	bl	8001d20 <vTaskStartScheduler>
	//-----------------------Fin cofiguracion de los elemntos del kernel de FreeRTOS----------------------

	//Si el scheduler se inicia correctamente no se ejecutada este while
	while(1)
	{
		__NOP();
 8000708:	bf00      	nop
 800070a:	e7fd      	b.n	8000708 <main+0x114>
 800070c:	e000ed00 	.word	0xe000ed00
 8000710:	e0001000 	.word	0xe0001000
 8000714:	200000d8 	.word	0x200000d8
 8000718:	08006dd4 	.word	0x08006dd4
 800071c:	08000a61 	.word	0x08000a61
 8000720:	200000d4 	.word	0x200000d4
 8000724:	200000dc 	.word	0x200000dc
 8000728:	08006de4 	.word	0x08006de4
 800072c:	08000ae5 	.word	0x08000ae5
 8000730:	200000e0 	.word	0x200000e0
 8000734:	200000e4 	.word	0x200000e4
 8000738:	08000b15 	.word	0x08000b15
 800073c:	08006df0 	.word	0x08006df0
 8000740:	200000e8 	.word	0x200000e8

08000744 <initSystem>:
}


//------------------------------Inicio Configuracion del microcontrolador------------------------------------------
void initSystem(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b082      	sub	sp, #8
 8000748:	af02      	add	r7, sp, #8
	//---------------------------------Inicio de Configuracion GPIOx---------------------------------

	//---------------------------BlinkyLed--------------------------------
	//---------------PIN: PA5----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_BlinkyPin.pGPIOx = GPIOA;
 800074a:	4b33      	ldr	r3, [pc, #204]	; (8000818 <initSystem+0xd4>)
 800074c:	4a33      	ldr	r2, [pc, #204]	; (800081c <initSystem+0xd8>)
 800074e:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_BlinkyPin.GPIO_PinConfig.GPIO_PinNumber = PIN_5; 						//PIN_x, 0-15
 8000750:	4b31      	ldr	r3, [pc, #196]	; (8000818 <initSystem+0xd4>)
 8000752:	2205      	movs	r2, #5
 8000754:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_BlinkyPin, GPIO_MODE_OUT, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 8000756:	2300      	movs	r3, #0
 8000758:	9301      	str	r3, [sp, #4]
 800075a:	2300      	movs	r3, #0
 800075c:	9300      	str	r3, [sp, #0]
 800075e:	2301      	movs	r3, #1
 8000760:	2200      	movs	r2, #0
 8000762:	2101      	movs	r1, #1
 8000764:	482c      	ldr	r0, [pc, #176]	; (8000818 <initSystem+0xd4>)
 8000766:	f004 fa09 	bl	8004b7c <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_BlinkyPin);
 800076a:	482b      	ldr	r0, [pc, #172]	; (8000818 <initSystem+0xd4>)
 800076c:	f004 fa28 	bl	8004bc0 <GPIO_Config>

	//---------------------------USART--------------------------------
	//---------------PIN: PA2----------------
	//------------AF7: USART2_TX----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_CommTerm_TX.pGPIOx = GPIOA;
 8000770:	4b2b      	ldr	r3, [pc, #172]	; (8000820 <initSystem+0xdc>)
 8000772:	4a2a      	ldr	r2, [pc, #168]	; (800081c <initSystem+0xd8>)
 8000774:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_CommTerm_TX.GPIO_PinConfig.GPIO_PinNumber = PIN_2; 						//PIN_x, 0-15
 8000776:	4b2a      	ldr	r3, [pc, #168]	; (8000820 <initSystem+0xdc>)
 8000778:	2202      	movs	r2, #2
 800077a:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_CommTerm_TX, GPIO_MODE_ALTFN, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF7);
 800077c:	2307      	movs	r3, #7
 800077e:	9301      	str	r3, [sp, #4]
 8000780:	2300      	movs	r3, #0
 8000782:	9300      	str	r3, [sp, #0]
 8000784:	2301      	movs	r3, #1
 8000786:	2200      	movs	r2, #0
 8000788:	2102      	movs	r1, #2
 800078a:	4825      	ldr	r0, [pc, #148]	; (8000820 <initSystem+0xdc>)
 800078c:	f004 f9f6 	bl	8004b7c <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_CommTerm_TX);
 8000790:	4823      	ldr	r0, [pc, #140]	; (8000820 <initSystem+0xdc>)
 8000792:	f004 fa15 	bl	8004bc0 <GPIO_Config>

	//---------------PIN: PA3----------------
	//------------AF7: USART2_RX----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_CommTerm_RX.pGPIOx = GPIOA;
 8000796:	4b23      	ldr	r3, [pc, #140]	; (8000824 <initSystem+0xe0>)
 8000798:	4a20      	ldr	r2, [pc, #128]	; (800081c <initSystem+0xd8>)
 800079a:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_CommTerm_RX.GPIO_PinConfig.GPIO_PinNumber = PIN_3; 						//PIN_x, 0-15
 800079c:	4b21      	ldr	r3, [pc, #132]	; (8000824 <initSystem+0xe0>)
 800079e:	2203      	movs	r2, #3
 80007a0:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_CommTerm_RX, GPIO_MODE_ALTFN, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF7);
 80007a2:	2307      	movs	r3, #7
 80007a4:	9301      	str	r3, [sp, #4]
 80007a6:	2300      	movs	r3, #0
 80007a8:	9300      	str	r3, [sp, #0]
 80007aa:	2301      	movs	r3, #1
 80007ac:	2200      	movs	r2, #0
 80007ae:	2102      	movs	r1, #2
 80007b0:	481c      	ldr	r0, [pc, #112]	; (8000824 <initSystem+0xe0>)
 80007b2:	f004 f9e3 	bl	8004b7c <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_CommTerm_RX);
 80007b6:	481b      	ldr	r0, [pc, #108]	; (8000824 <initSystem+0xe0>)
 80007b8:	f004 fa02 	bl	8004bc0 <GPIO_Config>

	//-------------------Inicio de Configuracion USARTx-----------------------

	//---------------USART2----------------
	//Definimos el periferico USARTx a utilizar
	handler_USART_CommTerm.ptrUSARTx = USART2;
 80007bc:	4b1a      	ldr	r3, [pc, #104]	; (8000828 <initSystem+0xe4>)
 80007be:	4a1b      	ldr	r2, [pc, #108]	; (800082c <initSystem+0xe8>)
 80007c0:	609a      	str	r2, [r3, #8]
	//Definimos la configuracion del USART seleccionado
	handler_USART_CommTerm.USART_Config.USART_mode = USART_MODE_TX;           //USART_MODE_x  x-> TX, RX, RXTX, DISABLE
 80007c2:	4b19      	ldr	r3, [pc, #100]	; (8000828 <initSystem+0xe4>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	701a      	strb	r2, [r3, #0]
	handler_USART_CommTerm.USART_Config.USART_baudrate = USART_BAUDRATE_115200;  //USART_BAUDRATE_x  x->9600, 19200, 115200
 80007c8:	4b17      	ldr	r3, [pc, #92]	; (8000828 <initSystem+0xe4>)
 80007ca:	2202      	movs	r2, #2
 80007cc:	705a      	strb	r2, [r3, #1]
	handler_USART_CommTerm.USART_Config.USART_parity= USART_PARITY_NONE;       //USART_PARITY_x   x->NONE, ODD, EVEN
 80007ce:	4b16      	ldr	r3, [pc, #88]	; (8000828 <initSystem+0xe4>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	709a      	strb	r2, [r3, #2]
	handler_USART_CommTerm.USART_Config.USART_stopbits=USART_STOPBIT_1;         //USART_STOPBIT_x  x->1, 0_5, 2, 1_5
 80007d4:	4b14      	ldr	r3, [pc, #80]	; (8000828 <initSystem+0xe4>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	70da      	strb	r2, [r3, #3]
	handler_USART_CommTerm.USART_Config.USART_enableIntRX = USART_RX_INTERRUP_DISABLE;   //USART_RX_INTERRUP_x  x-> DISABLE, ENABLE
 80007da:	4b13      	ldr	r3, [pc, #76]	; (8000828 <initSystem+0xe4>)
 80007dc:	2200      	movs	r2, #0
 80007de:	711a      	strb	r2, [r3, #4]
	handler_USART_CommTerm.USART_Config.USART_enableIntTX = USART_TX_INTERRUP_DISABLE;   //USART_TX_INTERRUP_x  x-> DISABLE, ENABLE
 80007e0:	4b11      	ldr	r3, [pc, #68]	; (8000828 <initSystem+0xe4>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	715a      	strb	r2, [r3, #5]
	//Cargamos la configuracion del USART especifico
	USART_Config(&handler_USART_CommTerm);
 80007e6:	4810      	ldr	r0, [pc, #64]	; (8000828 <initSystem+0xe4>)
 80007e8:	f004 fbfc 	bl	8004fe4 <USART_Config>

	//-------------------Inicio de Configuracion EXTIx -----------------------

	//---------------PIN: PC13----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_Button.pGPIOx = GPIOC;
 80007ec:	4b10      	ldr	r3, [pc, #64]	; (8000830 <initSystem+0xec>)
 80007ee:	4a11      	ldr	r2, [pc, #68]	; (8000834 <initSystem+0xf0>)
 80007f0:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_Button.GPIO_PinConfig.GPIO_PinNumber = PIN_13;
 80007f2:	4b0f      	ldr	r3, [pc, #60]	; (8000830 <initSystem+0xec>)
 80007f4:	220d      	movs	r2, #13
 80007f6:	701a      	strb	r2, [r3, #0]
	//Definimos la posicion del elemento pGIOHandler.
	handler_EXTI_Button.pGPIOHandler = &handler_GPIO_Button;
 80007f8:	4b0f      	ldr	r3, [pc, #60]	; (8000838 <initSystem+0xf4>)
 80007fa:	4a0d      	ldr	r2, [pc, #52]	; (8000830 <initSystem+0xec>)
 80007fc:	601a      	str	r2, [r3, #0]
	//Definimos el tipo de flanco
	handler_EXTI_Button.edgeType = EXTERNAL_INTERRUPP_FALLING_EDGE;
 80007fe:	4b0e      	ldr	r3, [pc, #56]	; (8000838 <initSystem+0xf4>)
 8000800:	2200      	movs	r2, #0
 8000802:	711a      	strb	r2, [r3, #4]
	//Cargamos la configuracion del EXTIx
	exti_Config_Int_Priority(&handler_EXTI_Button, e_EXTI_PRIOPITY_6);
 8000804:	2106      	movs	r1, #6
 8000806:	480c      	ldr	r0, [pc, #48]	; (8000838 <initSystem+0xf4>)
 8000808:	f003 ffbc 	bl	8004784 <exti_Config_Int_Priority>
	extInt_Config(&handler_EXTI_Button);
 800080c:	480a      	ldr	r0, [pc, #40]	; (8000838 <initSystem+0xf4>)
 800080e:	f003 f8ab 	bl	8003968 <extInt_Config>

	//-------------------Fin de Configuracion EXTIx-----------------------

}
 8000812:	bf00      	nop
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}
 8000818:	20000090 	.word	0x20000090
 800081c:	40020000 	.word	0x40020000
 8000820:	200000b0 	.word	0x200000b0
 8000824:	200000bc 	.word	0x200000bc
 8000828:	200000c8 	.word	0x200000c8
 800082c:	40004400 	.word	0x40004400
 8000830:	2000009c 	.word	0x2000009c
 8000834:	40020800 	.word	0x40020800
 8000838:	200000a8 	.word	0x200000a8

0800083c <callback_extInt13>:
//----------------------------Inicio de la definicion de las funciones ISR---------------------------------------

//-------------------------UserButton--------------------------------
//Definimos la funcion que se desea ejecutar cuando se genera la interrupcion por el EXTI13
void callback_extInt13(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
	/* Activar la variable printOneTime*/
	printOneTime = 1;
 8000842:	4b16      	ldr	r3, [pc, #88]	; (800089c <callback_extInt13+0x60>)
 8000844:	2201      	movs	r2, #1
 8000846:	701a      	strb	r2, [r3, #0]
	/* Generar un numero aleatorio */
	randomNumber = getRandomNumber();
 8000848:	f000 f830 	bl	80008ac <getRandomNumber>
 800084c:	4603      	mov	r3, r0
 800084e:	461a      	mov	r2, r3
 8000850:	4b13      	ldr	r3, [pc, #76]	; (80008a0 <callback_extInt13+0x64>)
 8000852:	801a      	strh	r2, [r3, #0]

	BaseType_t pxHigherPriorityTaskWoken;
	pxHigherPriorityTaskWoken = pdFALSE;
 8000854:	2300      	movs	r3, #0
 8000856:	603b      	str	r3, [r7, #0]

	/* Hacer un for que se ejecute tantas veces como el numero aleatorio lo indica
	 * y allí cargar el semaforo (ejemplo binario y ejemplo counter)*/
   	for (uint16_t ii = 0; ii < randomNumber; ii++) {
 8000858:	2300      	movs	r3, #0
 800085a:	80fb      	strh	r3, [r7, #6]
 800085c:	e009      	b.n	8000872 <callback_extInt13+0x36>
   		/*cargar el semaforo e indicar que hay un cambio en las funciones.*/
   		xSemaphoreGiveFromISR(xCountingSemaphore_Working, &pxHigherPriorityTaskWoken);
 800085e:	4b11      	ldr	r3, [pc, #68]	; (80008a4 <callback_extInt13+0x68>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	463a      	mov	r2, r7
 8000864:	4611      	mov	r1, r2
 8000866:	4618      	mov	r0, r3
 8000868:	f000 fd06 	bl	8001278 <xQueueGiveFromISR>
   	for (uint16_t ii = 0; ii < randomNumber; ii++) {
 800086c:	88fb      	ldrh	r3, [r7, #6]
 800086e:	3301      	adds	r3, #1
 8000870:	80fb      	strh	r3, [r7, #6]
 8000872:	4b0b      	ldr	r3, [pc, #44]	; (80008a0 <callback_extInt13+0x64>)
 8000874:	881b      	ldrh	r3, [r3, #0]
 8000876:	b29b      	uxth	r3, r3
 8000878:	88fa      	ldrh	r2, [r7, #6]
 800087a:	429a      	cmp	r2, r3
 800087c:	d3ef      	bcc.n	800085e <callback_extInt13+0x22>
	}
   	//Realizamos cambio de contexto
   	portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
 800087e:	683b      	ldr	r3, [r7, #0]
 8000880:	2b00      	cmp	r3, #0
 8000882:	d007      	beq.n	8000894 <callback_extInt13+0x58>
 8000884:	4b08      	ldr	r3, [pc, #32]	; (80008a8 <callback_extInt13+0x6c>)
 8000886:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800088a:	601a      	str	r2, [r3, #0]
 800088c:	f3bf 8f4f 	dsb	sy
 8000890:	f3bf 8f6f 	isb	sy
}
 8000894:	bf00      	nop
 8000896:	3708      	adds	r7, #8
 8000898:	46bd      	mov	sp, r7
 800089a:	bd80      	pop	{r7, pc}
 800089c:	200000ec 	.word	0x200000ec
 80008a0:	200000ee 	.word	0x200000ee
 80008a4:	200000e4 	.word	0x200000e4
 80008a8:	e000ed04 	.word	0xe000ed04

080008ac <getRandomNumber>:

//-------------------------Inicio definicion funciones Adicionales----------------

//Generamos un numero Ramdom
uint16_t getRandomNumber(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0
	srand( xTaskGetTickCount() );
 80008b2:	f001 fb31 	bl	8001f18 <xTaskGetTickCount>
 80008b6:	4603      	mov	r3, r0
 80008b8:	4618      	mov	r0, r3
 80008ba:	f005 f83d 	bl	8005938 <srand>
	int randomnumber;
	randomnumber = (rand() % 10) +1;
 80008be:	f005 f869 	bl	8005994 <rand>
 80008c2:	4601      	mov	r1, r0
 80008c4:	4b09      	ldr	r3, [pc, #36]	; (80008ec <getRandomNumber+0x40>)
 80008c6:	fb83 2301 	smull	r2, r3, r3, r1
 80008ca:	109a      	asrs	r2, r3, #2
 80008cc:	17cb      	asrs	r3, r1, #31
 80008ce:	1ad2      	subs	r2, r2, r3
 80008d0:	4613      	mov	r3, r2
 80008d2:	009b      	lsls	r3, r3, #2
 80008d4:	4413      	add	r3, r2
 80008d6:	005b      	lsls	r3, r3, #1
 80008d8:	1aca      	subs	r2, r1, r3
 80008da:	1c53      	adds	r3, r2, #1
 80008dc:	607b      	str	r3, [r7, #4]
	return (uint16_t)randomnumber;
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	b29b      	uxth	r3, r3
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	3708      	adds	r7, #8
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	66666667 	.word	0x66666667

080008f0 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 80008f0:	b480      	push	{r7}
 80008f2:	b083      	sub	sp, #12
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	4603      	mov	r3, r0
 80008f8:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 80008fa:	4b0f      	ldr	r3, [pc, #60]	; (8000938 <ITM_SendChar+0x48>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	4a0e      	ldr	r2, [pc, #56]	; (8000938 <ITM_SendChar+0x48>)
 8000900:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000904:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8000906:	4b0d      	ldr	r3, [pc, #52]	; (800093c <ITM_SendChar+0x4c>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	4a0c      	ldr	r2, [pc, #48]	; (800093c <ITM_SendChar+0x4c>)
 800090c:	f043 0301 	orr.w	r3, r3, #1
 8000910:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8000912:	bf00      	nop
 8000914:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	f003 0301 	and.w	r3, r3, #1
 800091e:	2b00      	cmp	r3, #0
 8000920:	d0f8      	beq.n	8000914 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8000922:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8000926:	79fb      	ldrb	r3, [r7, #7]
 8000928:	6013      	str	r3, [r2, #0]
}
 800092a:	bf00      	nop
 800092c:	370c      	adds	r7, #12
 800092e:	46bd      	mov	sp, r7
 8000930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop
 8000938:	e000edfc 	.word	0xe000edfc
 800093c:	e0000e00 	.word	0xe0000e00

08000940 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
	return 1;
 8000944:	2301      	movs	r3, #1
}
 8000946:	4618      	mov	r0, r3
 8000948:	46bd      	mov	sp, r7
 800094a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094e:	4770      	bx	lr

08000950 <_kill>:

int _kill(int pid, int sig)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b082      	sub	sp, #8
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
 8000958:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800095a:	f004 ffad 	bl	80058b8 <__errno>
 800095e:	4603      	mov	r3, r0
 8000960:	2216      	movs	r2, #22
 8000962:	601a      	str	r2, [r3, #0]
	return -1;
 8000964:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000968:	4618      	mov	r0, r3
 800096a:	3708      	adds	r7, #8
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}

08000970 <_exit>:

void _exit (int status)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000978:	f04f 31ff 	mov.w	r1, #4294967295
 800097c:	6878      	ldr	r0, [r7, #4]
 800097e:	f7ff ffe7 	bl	8000950 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000982:	e7fe      	b.n	8000982 <_exit+0x12>

08000984 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b086      	sub	sp, #24
 8000988:	af00      	add	r7, sp, #0
 800098a:	60f8      	str	r0, [r7, #12]
 800098c:	60b9      	str	r1, [r7, #8]
 800098e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000990:	2300      	movs	r3, #0
 8000992:	617b      	str	r3, [r7, #20]
 8000994:	e00a      	b.n	80009ac <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000996:	f3af 8000 	nop.w
 800099a:	4601      	mov	r1, r0
 800099c:	68bb      	ldr	r3, [r7, #8]
 800099e:	1c5a      	adds	r2, r3, #1
 80009a0:	60ba      	str	r2, [r7, #8]
 80009a2:	b2ca      	uxtb	r2, r1
 80009a4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009a6:	697b      	ldr	r3, [r7, #20]
 80009a8:	3301      	adds	r3, #1
 80009aa:	617b      	str	r3, [r7, #20]
 80009ac:	697a      	ldr	r2, [r7, #20]
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	429a      	cmp	r2, r3
 80009b2:	dbf0      	blt.n	8000996 <_read+0x12>
	}

return len;
 80009b4:	687b      	ldr	r3, [r7, #4]
}
 80009b6:	4618      	mov	r0, r3
 80009b8:	3718      	adds	r7, #24
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}

080009be <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80009be:	b580      	push	{r7, lr}
 80009c0:	b086      	sub	sp, #24
 80009c2:	af00      	add	r7, sp, #0
 80009c4:	60f8      	str	r0, [r7, #12]
 80009c6:	60b9      	str	r1, [r7, #8]
 80009c8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009ca:	2300      	movs	r3, #0
 80009cc:	617b      	str	r3, [r7, #20]
 80009ce:	e009      	b.n	80009e4 <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 80009d0:	68bb      	ldr	r3, [r7, #8]
 80009d2:	1c5a      	adds	r2, r3, #1
 80009d4:	60ba      	str	r2, [r7, #8]
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	4618      	mov	r0, r3
 80009da:	f7ff ff89 	bl	80008f0 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009de:	697b      	ldr	r3, [r7, #20]
 80009e0:	3301      	adds	r3, #1
 80009e2:	617b      	str	r3, [r7, #20]
 80009e4:	697a      	ldr	r2, [r7, #20]
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	429a      	cmp	r2, r3
 80009ea:	dbf1      	blt.n	80009d0 <_write+0x12>
	}
	return len;
 80009ec:	687b      	ldr	r3, [r7, #4]
}
 80009ee:	4618      	mov	r0, r3
 80009f0:	3718      	adds	r7, #24
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}

080009f6 <_close>:

int _close(int file)
{
 80009f6:	b480      	push	{r7}
 80009f8:	b083      	sub	sp, #12
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	6078      	str	r0, [r7, #4]
	return -1;
 80009fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a02:	4618      	mov	r0, r3
 8000a04:	370c      	adds	r7, #12
 8000a06:	46bd      	mov	sp, r7
 8000a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0c:	4770      	bx	lr

08000a0e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a0e:	b480      	push	{r7}
 8000a10:	b083      	sub	sp, #12
 8000a12:	af00      	add	r7, sp, #0
 8000a14:	6078      	str	r0, [r7, #4]
 8000a16:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000a18:	683b      	ldr	r3, [r7, #0]
 8000a1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a1e:	605a      	str	r2, [r3, #4]
	return 0;
 8000a20:	2300      	movs	r3, #0
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	370c      	adds	r7, #12
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr

08000a2e <_isatty>:

int _isatty(int file)
{
 8000a2e:	b480      	push	{r7}
 8000a30:	b083      	sub	sp, #12
 8000a32:	af00      	add	r7, sp, #0
 8000a34:	6078      	str	r0, [r7, #4]
	return 1;
 8000a36:	2301      	movs	r3, #1
}
 8000a38:	4618      	mov	r0, r3
 8000a3a:	370c      	adds	r7, #12
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a42:	4770      	bx	lr

08000a44 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a44:	b480      	push	{r7}
 8000a46:	b085      	sub	sp, #20
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	60f8      	str	r0, [r7, #12]
 8000a4c:	60b9      	str	r1, [r7, #8]
 8000a4e:	607a      	str	r2, [r7, #4]
	return 0;
 8000a50:	2300      	movs	r3, #0
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	3714      	adds	r7, #20
 8000a56:	46bd      	mov	sp, r7
 8000a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5c:	4770      	bx	lr
	...

08000a60 <vTask_Test_counting>:

//-----------------------Inicio definicion funciones de las Task---------------------------

//--------Tarea de Counting---------------------
void vTask_Test_counting( void * pvParameters )
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b084      	sub	sp, #16
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]

	const TickType_t xMaxExpectedBlockTime = pdMS_TO_TICKS( 1000 );
 8000a68:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a6c:	60fb      	str	r3, [r7, #12]

    while(1)
    {
    	/* En este if() el sistema espera que se tenga un elemento disponible en el semaforo
    	 * cuando esta disponible actual -> imprime un mensaje que dice "working"*/
    	if (xSemaphoreTake(xCountingSemaphore_Working, xMaxExpectedBlockTime) == pdPASS) {
 8000a6e:	4b16      	ldr	r3, [pc, #88]	; (8000ac8 <vTask_Test_counting+0x68>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	68f9      	ldr	r1, [r7, #12]
 8000a74:	4618      	mov	r0, r3
 8000a76:	f000 fd7b 	bl	8001570 <xQueueSemaphoreTake>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b01      	cmp	r3, #1
 8000a7e:	d1f6      	bne.n	8000a6e <vTask_Test_counting+0xe>

    		/* Este bloque es para imprimir solo 1 vez el valor del numero aleatorio*/
    		if(printOneTime == 1){
 8000a80:	4b12      	ldr	r3, [pc, #72]	; (8000acc <vTask_Test_counting+0x6c>)
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	b2db      	uxtb	r3, r3
 8000a86:	2b01      	cmp	r3, #1
 8000a88:	d115      	bne.n	8000ab6 <vTask_Test_counting+0x56>
    			sprintf(auxMsg, "counter i = %d\n", randomNumber);
 8000a8a:	4b11      	ldr	r3, [pc, #68]	; (8000ad0 <vTask_Test_counting+0x70>)
 8000a8c:	881b      	ldrh	r3, [r3, #0]
 8000a8e:	b29b      	uxth	r3, r3
 8000a90:	461a      	mov	r2, r3
 8000a92:	4910      	ldr	r1, [pc, #64]	; (8000ad4 <vTask_Test_counting+0x74>)
 8000a94:	4810      	ldr	r0, [pc, #64]	; (8000ad8 <vTask_Test_counting+0x78>)
 8000a96:	f004 ffbb 	bl	8005a10 <siprintf>
    			char *dummy = auxMsg;
 8000a9a:	4b0f      	ldr	r3, [pc, #60]	; (8000ad8 <vTask_Test_counting+0x78>)
 8000a9c:	60bb      	str	r3, [r7, #8]
    			xQueueSend(xQueue_Print, &dummy, portMAX_DELAY);
 8000a9e:	4b0f      	ldr	r3, [pc, #60]	; (8000adc <vTask_Test_counting+0x7c>)
 8000aa0:	6818      	ldr	r0, [r3, #0]
 8000aa2:	f107 0108 	add.w	r1, r7, #8
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	f04f 32ff 	mov.w	r2, #4294967295
 8000aac:	f000 fa3c 	bl	8000f28 <xQueueGenericSend>
    			printOneTime = 0;
 8000ab0:	4b06      	ldr	r3, [pc, #24]	; (8000acc <vTask_Test_counting+0x6c>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	701a      	strb	r2, [r3, #0]
    		}
    		/* Imprime las peticiones de trabajo que genera el numero aleatorio en la interupcion*/
			xQueueSend(xQueue_Print, &msg_working, portMAX_DELAY);
 8000ab6:	4b09      	ldr	r3, [pc, #36]	; (8000adc <vTask_Test_counting+0x7c>)
 8000ab8:	6818      	ldr	r0, [r3, #0]
 8000aba:	2300      	movs	r3, #0
 8000abc:	f04f 32ff 	mov.w	r2, #4294967295
 8000ac0:	4907      	ldr	r1, [pc, #28]	; (8000ae0 <vTask_Test_counting+0x80>)
 8000ac2:	f000 fa31 	bl	8000f28 <xQueueGenericSend>
    	if (xSemaphoreTake(xCountingSemaphore_Working, xMaxExpectedBlockTime) == pdPASS) {
 8000ac6:	e7d2      	b.n	8000a6e <vTask_Test_counting+0xe>
 8000ac8:	200000e4 	.word	0x200000e4
 8000acc:	200000ec 	.word	0x200000ec
 8000ad0:	200000ee 	.word	0x200000ee
 8000ad4:	08006e10 	.word	0x08006e10
 8000ad8:	200000f0 	.word	0x200000f0
 8000adc:	200000e0 	.word	0x200000e0
 8000ae0:	20000004 	.word	0x20000004

08000ae4 <vTask_Print>:



//-------Tarea de Imprimir-------
void vTask_Print(void * pvParameters)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b084      	sub	sp, #16
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
	uint32_t *msg;

	while(1)
	{
		//Se espera por el puntero del mensaje
		xQueueReceive(xQueue_Print, &msg, portMAX_DELAY);
 8000aec:	4b07      	ldr	r3, [pc, #28]	; (8000b0c <vTask_Print+0x28>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	f107 010c 	add.w	r1, r7, #12
 8000af4:	f04f 32ff 	mov.w	r2, #4294967295
 8000af8:	4618      	mov	r0, r3
 8000afa:	f000 fc59 	bl	80013b0 <xQueueReceive>
		//Enviamos por puerto serial dicho mensaje
		writeMsg(&handler_USART_CommTerm, (char *) msg);
 8000afe:	68fb      	ldr	r3, [r7, #12]
 8000b00:	4619      	mov	r1, r3
 8000b02:	4803      	ldr	r0, [pc, #12]	; (8000b10 <vTask_Print+0x2c>)
 8000b04:	f004 fcf3 	bl	80054ee <writeMsg>
		xQueueReceive(xQueue_Print, &msg, portMAX_DELAY);
 8000b08:	e7f0      	b.n	8000aec <vTask_Print+0x8>
 8000b0a:	bf00      	nop
 8000b0c:	200000e0 	.word	0x200000e0
 8000b10:	200000c8 	.word	0x200000c8

08000b14 <led_state_callback>:


//-----------------------Inicio definicion funciones del Software Timer---------------------------

void led_state_callback(TimerHandle_t xTimer)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
	//Cambio estado opuesto Led
	GPIOxTooglePin(&handler_GPIO_BlinkyPin);
 8000b1c:	4803      	ldr	r0, [pc, #12]	; (8000b2c <led_state_callback+0x18>)
 8000b1e:	f004 f979 	bl	8004e14 <GPIOxTooglePin>
}
 8000b22:	bf00      	nop
 8000b24:	3708      	adds	r7, #8
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	20000090 	.word	0x20000090

08000b30 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b30:	480d      	ldr	r0, [pc, #52]	; (8000b68 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b32:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b34:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b38:	480c      	ldr	r0, [pc, #48]	; (8000b6c <LoopForever+0x6>)
  ldr r1, =_edata
 8000b3a:	490d      	ldr	r1, [pc, #52]	; (8000b70 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b3c:	4a0d      	ldr	r2, [pc, #52]	; (8000b74 <LoopForever+0xe>)
  movs r3, #0
 8000b3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b40:	e002      	b.n	8000b48 <LoopCopyDataInit>

08000b42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b46:	3304      	adds	r3, #4

08000b48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b4c:	d3f9      	bcc.n	8000b42 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b4e:	4a0a      	ldr	r2, [pc, #40]	; (8000b78 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b50:	4c0a      	ldr	r4, [pc, #40]	; (8000b7c <LoopForever+0x16>)
  movs r3, #0
 8000b52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b54:	e001      	b.n	8000b5a <LoopFillZerobss>

08000b56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b58:	3204      	adds	r2, #4

08000b5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b5c:	d3fb      	bcc.n	8000b56 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000b5e:	f004 feb1 	bl	80058c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b62:	f7ff fd47 	bl	80005f4 <main>

08000b66 <LoopForever>:

LoopForever:
    b LoopForever
 8000b66:	e7fe      	b.n	8000b66 <LoopForever>
  ldr   r0, =_estack
 8000b68:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b70:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000b74:	08006f90 	.word	0x08006f90
  ldr r2, =_sbss
 8000b78:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000b7c:	20013738 	.word	0x20013738

08000b80 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b80:	e7fe      	b.n	8000b80 <ADC_IRQHandler>

08000b82 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000b82:	b480      	push	{r7}
 8000b84:	b083      	sub	sp, #12
 8000b86:	af00      	add	r7, sp, #0
 8000b88:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	f103 0208 	add.w	r2, r3, #8
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	f04f 32ff 	mov.w	r2, #4294967295
 8000b9a:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	f103 0208 	add.w	r2, r3, #8
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	f103 0208 	add.w	r2, r3, #8
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000bb6:	bf00      	nop
 8000bb8:	370c      	adds	r7, #12
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr

08000bc2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000bc2:	b480      	push	{r7}
 8000bc4:	b083      	sub	sp, #12
 8000bc6:	af00      	add	r7, sp, #0
 8000bc8:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	2200      	movs	r2, #0
 8000bce:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8000bd0:	bf00      	nop
 8000bd2:	370c      	adds	r7, #12
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bda:	4770      	bx	lr

08000bdc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b085      	sub	sp, #20
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
 8000be4:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	685b      	ldr	r3, [r3, #4]
 8000bea:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	68fa      	ldr	r2, [r7, #12]
 8000bf0:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	689a      	ldr	r2, [r3, #8]
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	689b      	ldr	r3, [r3, #8]
 8000bfe:	683a      	ldr	r2, [r7, #0]
 8000c00:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	683a      	ldr	r2, [r7, #0]
 8000c06:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	687a      	ldr	r2, [r7, #4]
 8000c0c:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	1c5a      	adds	r2, r3, #1
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	601a      	str	r2, [r3, #0]
}
 8000c18:	bf00      	nop
 8000c1a:	3714      	adds	r7, #20
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c22:	4770      	bx	lr

08000c24 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8000c24:	b480      	push	{r7}
 8000c26:	b085      	sub	sp, #20
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
 8000c2c:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8000c34:	68bb      	ldr	r3, [r7, #8]
 8000c36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c3a:	d103      	bne.n	8000c44 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	691b      	ldr	r3, [r3, #16]
 8000c40:	60fb      	str	r3, [r7, #12]
 8000c42:	e00c      	b.n	8000c5e <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	3308      	adds	r3, #8
 8000c48:	60fb      	str	r3, [r7, #12]
 8000c4a:	e002      	b.n	8000c52 <vListInsert+0x2e>
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	685b      	ldr	r3, [r3, #4]
 8000c50:	60fb      	str	r3, [r7, #12]
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	685b      	ldr	r3, [r3, #4]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	68ba      	ldr	r2, [r7, #8]
 8000c5a:	429a      	cmp	r2, r3
 8000c5c:	d2f6      	bcs.n	8000c4c <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	685a      	ldr	r2, [r3, #4]
 8000c62:	683b      	ldr	r3, [r7, #0]
 8000c64:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	683a      	ldr	r2, [r7, #0]
 8000c6c:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	68fa      	ldr	r2, [r7, #12]
 8000c72:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	683a      	ldr	r2, [r7, #0]
 8000c78:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	687a      	ldr	r2, [r7, #4]
 8000c7e:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	1c5a      	adds	r2, r3, #1
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	601a      	str	r2, [r3, #0]
}
 8000c8a:	bf00      	nop
 8000c8c:	3714      	adds	r7, #20
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr

08000c96 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000c96:	b480      	push	{r7}
 8000c98:	b085      	sub	sp, #20
 8000c9a:	af00      	add	r7, sp, #0
 8000c9c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	691b      	ldr	r3, [r3, #16]
 8000ca2:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	685b      	ldr	r3, [r3, #4]
 8000ca8:	687a      	ldr	r2, [r7, #4]
 8000caa:	6892      	ldr	r2, [r2, #8]
 8000cac:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	689b      	ldr	r3, [r3, #8]
 8000cb2:	687a      	ldr	r2, [r7, #4]
 8000cb4:	6852      	ldr	r2, [r2, #4]
 8000cb6:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	685b      	ldr	r3, [r3, #4]
 8000cbc:	687a      	ldr	r2, [r7, #4]
 8000cbe:	429a      	cmp	r2, r3
 8000cc0:	d103      	bne.n	8000cca <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	689a      	ldr	r2, [r3, #8]
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	2200      	movs	r2, #0
 8000cce:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	1e5a      	subs	r2, r3, #1
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	681b      	ldr	r3, [r3, #0]
}
 8000cde:	4618      	mov	r0, r3
 8000ce0:	3714      	adds	r7, #20
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
	...

08000cec <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b084      	sub	sp, #16
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
 8000cf4:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d10a      	bne.n	8000d16 <xQueueGenericReset+0x2a>
        __asm volatile
 8000d00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d04:	f383 8811 	msr	BASEPRI, r3
 8000d08:	f3bf 8f6f 	isb	sy
 8000d0c:	f3bf 8f4f 	dsb	sy
 8000d10:	60bb      	str	r3, [r7, #8]
    }
 8000d12:	bf00      	nop
 8000d14:	e7fe      	b.n	8000d14 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 8000d16:	f002 fabf 	bl	8003298 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	681a      	ldr	r2, [r3, #0]
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d22:	68f9      	ldr	r1, [r7, #12]
 8000d24:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000d26:	fb01 f303 	mul.w	r3, r1, r3
 8000d2a:	441a      	add	r2, r3
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	2200      	movs	r2, #0
 8000d34:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	681a      	ldr	r2, [r3, #0]
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	681a      	ldr	r2, [r3, #0]
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d46:	3b01      	subs	r3, #1
 8000d48:	68f9      	ldr	r1, [r7, #12]
 8000d4a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000d4c:	fb01 f303 	mul.w	r3, r1, r3
 8000d50:	441a      	add	r2, r3
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	22ff      	movs	r2, #255	; 0xff
 8000d5a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	22ff      	movs	r2, #255	; 0xff
 8000d62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d114      	bne.n	8000d96 <xQueueGenericReset+0xaa>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	691b      	ldr	r3, [r3, #16]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d01a      	beq.n	8000daa <xQueueGenericReset+0xbe>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	3310      	adds	r3, #16
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f001 fa41 	bl	8002200 <xTaskRemoveFromEventList>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d012      	beq.n	8000daa <xQueueGenericReset+0xbe>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 8000d84:	4b0c      	ldr	r3, [pc, #48]	; (8000db8 <xQueueGenericReset+0xcc>)
 8000d86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000d8a:	601a      	str	r2, [r3, #0]
 8000d8c:	f3bf 8f4f 	dsb	sy
 8000d90:	f3bf 8f6f 	isb	sy
 8000d94:	e009      	b.n	8000daa <xQueueGenericReset+0xbe>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	3310      	adds	r3, #16
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f7ff fef1 	bl	8000b82 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	3324      	adds	r3, #36	; 0x24
 8000da4:	4618      	mov	r0, r3
 8000da6:	f7ff feec 	bl	8000b82 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8000daa:	f002 faa5 	bl	80032f8 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8000dae:	2301      	movs	r3, #1
}
 8000db0:	4618      	mov	r0, r3
 8000db2:	3710      	adds	r7, #16
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	e000ed04 	.word	0xe000ed04

08000dbc <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b08c      	sub	sp, #48	; 0x30
 8000dc0:	af02      	add	r7, sp, #8
 8000dc2:	60f8      	str	r0, [r7, #12]
 8000dc4:	60b9      	str	r1, [r7, #8]
 8000dc6:	4613      	mov	r3, r2
 8000dc8:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d10a      	bne.n	8000de6 <xQueueGenericCreate+0x2a>
        __asm volatile
 8000dd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000dd4:	f383 8811 	msr	BASEPRI, r3
 8000dd8:	f3bf 8f6f 	isb	sy
 8000ddc:	f3bf 8f4f 	dsb	sy
 8000de0:	61bb      	str	r3, [r7, #24]
    }
 8000de2:	bf00      	nop
 8000de4:	e7fe      	b.n	8000de4 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	68ba      	ldr	r2, [r7, #8]
 8000dea:	fb02 f303 	mul.w	r3, r2, r3
 8000dee:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 8000df0:	68bb      	ldr	r3, [r7, #8]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d006      	beq.n	8000e04 <xQueueGenericCreate+0x48>
 8000df6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000df8:	68bb      	ldr	r3, [r7, #8]
 8000dfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dfe:	68fa      	ldr	r2, [r7, #12]
 8000e00:	429a      	cmp	r2, r3
 8000e02:	d101      	bne.n	8000e08 <xQueueGenericCreate+0x4c>
 8000e04:	2301      	movs	r3, #1
 8000e06:	e000      	b.n	8000e0a <xQueueGenericCreate+0x4e>
 8000e08:	2300      	movs	r3, #0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d10a      	bne.n	8000e24 <xQueueGenericCreate+0x68>
        __asm volatile
 8000e0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e12:	f383 8811 	msr	BASEPRI, r3
 8000e16:	f3bf 8f6f 	isb	sy
 8000e1a:	f3bf 8f4f 	dsb	sy
 8000e1e:	617b      	str	r3, [r7, #20]
    }
 8000e20:	bf00      	nop
 8000e22:	e7fe      	b.n	8000e22 <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 8000e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e26:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8000e2a:	d90a      	bls.n	8000e42 <xQueueGenericCreate+0x86>
        __asm volatile
 8000e2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e30:	f383 8811 	msr	BASEPRI, r3
 8000e34:	f3bf 8f6f 	isb	sy
 8000e38:	f3bf 8f4f 	dsb	sy
 8000e3c:	613b      	str	r3, [r7, #16]
    }
 8000e3e:	bf00      	nop
 8000e40:	e7fe      	b.n	8000e40 <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8000e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e44:	3350      	adds	r3, #80	; 0x50
 8000e46:	4618      	mov	r0, r3
 8000e48:	f002 fb48 	bl	80034dc <pvPortMalloc>
 8000e4c:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8000e4e:	6a3b      	ldr	r3, [r7, #32]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d00d      	beq.n	8000e70 <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8000e54:	6a3b      	ldr	r3, [r7, #32]
 8000e56:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000e58:	69fb      	ldr	r3, [r7, #28]
 8000e5a:	3350      	adds	r3, #80	; 0x50
 8000e5c:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8000e5e:	79fa      	ldrb	r2, [r7, #7]
 8000e60:	6a3b      	ldr	r3, [r7, #32]
 8000e62:	9300      	str	r3, [sp, #0]
 8000e64:	4613      	mov	r3, r2
 8000e66:	69fa      	ldr	r2, [r7, #28]
 8000e68:	68b9      	ldr	r1, [r7, #8]
 8000e6a:	68f8      	ldr	r0, [r7, #12]
 8000e6c:	f000 f805 	bl	8000e7a <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8000e70:	6a3b      	ldr	r3, [r7, #32]
    }
 8000e72:	4618      	mov	r0, r3
 8000e74:	3728      	adds	r7, #40	; 0x28
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}

08000e7a <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8000e7a:	b580      	push	{r7, lr}
 8000e7c:	b084      	sub	sp, #16
 8000e7e:	af00      	add	r7, sp, #0
 8000e80:	60f8      	str	r0, [r7, #12]
 8000e82:	60b9      	str	r1, [r7, #8]
 8000e84:	607a      	str	r2, [r7, #4]
 8000e86:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8000e88:	68bb      	ldr	r3, [r7, #8]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d103      	bne.n	8000e96 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8000e8e:	69bb      	ldr	r3, [r7, #24]
 8000e90:	69ba      	ldr	r2, [r7, #24]
 8000e92:	601a      	str	r2, [r3, #0]
 8000e94:	e002      	b.n	8000e9c <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8000e96:	69bb      	ldr	r3, [r7, #24]
 8000e98:	687a      	ldr	r2, [r7, #4]
 8000e9a:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8000e9c:	69bb      	ldr	r3, [r7, #24]
 8000e9e:	68fa      	ldr	r2, [r7, #12]
 8000ea0:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8000ea2:	69bb      	ldr	r3, [r7, #24]
 8000ea4:	68ba      	ldr	r2, [r7, #8]
 8000ea6:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8000ea8:	2101      	movs	r1, #1
 8000eaa:	69b8      	ldr	r0, [r7, #24]
 8000eac:	f7ff ff1e 	bl	8000cec <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8000eb0:	69bb      	ldr	r3, [r7, #24]
 8000eb2:	78fa      	ldrb	r2, [r7, #3]
 8000eb4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8000eb8:	bf00      	nop
 8000eba:	3710      	adds	r7, #16
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}

08000ec0 <xQueueCreateCountingSemaphore>:

#if ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount,
                                                 const UBaseType_t uxInitialCount )
    {
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b086      	sub	sp, #24
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
 8000ec8:	6039      	str	r1, [r7, #0]
        QueueHandle_t xHandle;

        configASSERT( uxMaxCount != 0 );
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d10a      	bne.n	8000ee6 <xQueueCreateCountingSemaphore+0x26>
        __asm volatile
 8000ed0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ed4:	f383 8811 	msr	BASEPRI, r3
 8000ed8:	f3bf 8f6f 	isb	sy
 8000edc:	f3bf 8f4f 	dsb	sy
 8000ee0:	613b      	str	r3, [r7, #16]
    }
 8000ee2:	bf00      	nop
 8000ee4:	e7fe      	b.n	8000ee4 <xQueueCreateCountingSemaphore+0x24>
        configASSERT( uxInitialCount <= uxMaxCount );
 8000ee6:	683a      	ldr	r2, [r7, #0]
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	429a      	cmp	r2, r3
 8000eec:	d90a      	bls.n	8000f04 <xQueueCreateCountingSemaphore+0x44>
        __asm volatile
 8000eee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ef2:	f383 8811 	msr	BASEPRI, r3
 8000ef6:	f3bf 8f6f 	isb	sy
 8000efa:	f3bf 8f4f 	dsb	sy
 8000efe:	60fb      	str	r3, [r7, #12]
    }
 8000f00:	bf00      	nop
 8000f02:	e7fe      	b.n	8000f02 <xQueueCreateCountingSemaphore+0x42>

        xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8000f04:	2202      	movs	r2, #2
 8000f06:	2100      	movs	r1, #0
 8000f08:	6878      	ldr	r0, [r7, #4]
 8000f0a:	f7ff ff57 	bl	8000dbc <xQueueGenericCreate>
 8000f0e:	6178      	str	r0, [r7, #20]

        if( xHandle != NULL )
 8000f10:	697b      	ldr	r3, [r7, #20]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d002      	beq.n	8000f1c <xQueueCreateCountingSemaphore+0x5c>
        {
            ( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	683a      	ldr	r2, [r7, #0]
 8000f1a:	639a      	str	r2, [r3, #56]	; 0x38
        else
        {
            traceCREATE_COUNTING_SEMAPHORE_FAILED();
        }

        return xHandle;
 8000f1c:	697b      	ldr	r3, [r7, #20]
    }
 8000f1e:	4618      	mov	r0, r3
 8000f20:	3718      	adds	r7, #24
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
	...

08000f28 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b08e      	sub	sp, #56	; 0x38
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	60f8      	str	r0, [r7, #12]
 8000f30:	60b9      	str	r1, [r7, #8]
 8000f32:	607a      	str	r2, [r7, #4]
 8000f34:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8000f36:	2300      	movs	r3, #0
 8000f38:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 8000f3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d10a      	bne.n	8000f5a <xQueueGenericSend+0x32>
        __asm volatile
 8000f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f48:	f383 8811 	msr	BASEPRI, r3
 8000f4c:	f3bf 8f6f 	isb	sy
 8000f50:	f3bf 8f4f 	dsb	sy
 8000f54:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8000f56:	bf00      	nop
 8000f58:	e7fe      	b.n	8000f58 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000f5a:	68bb      	ldr	r3, [r7, #8]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d103      	bne.n	8000f68 <xQueueGenericSend+0x40>
 8000f60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d101      	bne.n	8000f6c <xQueueGenericSend+0x44>
 8000f68:	2301      	movs	r3, #1
 8000f6a:	e000      	b.n	8000f6e <xQueueGenericSend+0x46>
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d10a      	bne.n	8000f88 <xQueueGenericSend+0x60>
        __asm volatile
 8000f72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f76:	f383 8811 	msr	BASEPRI, r3
 8000f7a:	f3bf 8f6f 	isb	sy
 8000f7e:	f3bf 8f4f 	dsb	sy
 8000f82:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8000f84:	bf00      	nop
 8000f86:	e7fe      	b.n	8000f86 <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	2b02      	cmp	r3, #2
 8000f8c:	d103      	bne.n	8000f96 <xQueueGenericSend+0x6e>
 8000f8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d101      	bne.n	8000f9a <xQueueGenericSend+0x72>
 8000f96:	2301      	movs	r3, #1
 8000f98:	e000      	b.n	8000f9c <xQueueGenericSend+0x74>
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d10a      	bne.n	8000fb6 <xQueueGenericSend+0x8e>
        __asm volatile
 8000fa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000fa4:	f383 8811 	msr	BASEPRI, r3
 8000fa8:	f3bf 8f6f 	isb	sy
 8000fac:	f3bf 8f4f 	dsb	sy
 8000fb0:	623b      	str	r3, [r7, #32]
    }
 8000fb2:	bf00      	nop
 8000fb4:	e7fe      	b.n	8000fb4 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000fb6:	f001 fabf 	bl	8002538 <xTaskGetSchedulerState>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d102      	bne.n	8000fc6 <xQueueGenericSend+0x9e>
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d101      	bne.n	8000fca <xQueueGenericSend+0xa2>
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	e000      	b.n	8000fcc <xQueueGenericSend+0xa4>
 8000fca:	2300      	movs	r3, #0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d10a      	bne.n	8000fe6 <xQueueGenericSend+0xbe>
        __asm volatile
 8000fd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000fd4:	f383 8811 	msr	BASEPRI, r3
 8000fd8:	f3bf 8f6f 	isb	sy
 8000fdc:	f3bf 8f4f 	dsb	sy
 8000fe0:	61fb      	str	r3, [r7, #28]
    }
 8000fe2:	bf00      	nop
 8000fe4:	e7fe      	b.n	8000fe4 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8000fe6:	f002 f957 	bl	8003298 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000fea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000fec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000fee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ff0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ff2:	429a      	cmp	r2, r3
 8000ff4:	d302      	bcc.n	8000ffc <xQueueGenericSend+0xd4>
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	2b02      	cmp	r3, #2
 8000ffa:	d129      	bne.n	8001050 <xQueueGenericSend+0x128>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8000ffc:	683a      	ldr	r2, [r7, #0]
 8000ffe:	68b9      	ldr	r1, [r7, #8]
 8001000:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001002:	f000 fbd9 	bl	80017b8 <prvCopyDataToQueue>
 8001006:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001008:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800100a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800100c:	2b00      	cmp	r3, #0
 800100e:	d010      	beq.n	8001032 <xQueueGenericSend+0x10a>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001010:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001012:	3324      	adds	r3, #36	; 0x24
 8001014:	4618      	mov	r0, r3
 8001016:	f001 f8f3 	bl	8002200 <xTaskRemoveFromEventList>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d013      	beq.n	8001048 <xQueueGenericSend+0x120>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8001020:	4b3f      	ldr	r3, [pc, #252]	; (8001120 <xQueueGenericSend+0x1f8>)
 8001022:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001026:	601a      	str	r2, [r3, #0]
 8001028:	f3bf 8f4f 	dsb	sy
 800102c:	f3bf 8f6f 	isb	sy
 8001030:	e00a      	b.n	8001048 <xQueueGenericSend+0x120>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8001032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001034:	2b00      	cmp	r3, #0
 8001036:	d007      	beq.n	8001048 <xQueueGenericSend+0x120>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8001038:	4b39      	ldr	r3, [pc, #228]	; (8001120 <xQueueGenericSend+0x1f8>)
 800103a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800103e:	601a      	str	r2, [r3, #0]
 8001040:	f3bf 8f4f 	dsb	sy
 8001044:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8001048:	f002 f956 	bl	80032f8 <vPortExitCritical>
                return pdPASS;
 800104c:	2301      	movs	r3, #1
 800104e:	e063      	b.n	8001118 <xQueueGenericSend+0x1f0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d103      	bne.n	800105e <xQueueGenericSend+0x136>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8001056:	f002 f94f 	bl	80032f8 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 800105a:	2300      	movs	r3, #0
 800105c:	e05c      	b.n	8001118 <xQueueGenericSend+0x1f0>
                }
                else if( xEntryTimeSet == pdFALSE )
 800105e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001060:	2b00      	cmp	r3, #0
 8001062:	d106      	bne.n	8001072 <xQueueGenericSend+0x14a>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8001064:	f107 0314 	add.w	r3, r7, #20
 8001068:	4618      	mov	r0, r3
 800106a:	f001 f92b 	bl	80022c4 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800106e:	2301      	movs	r3, #1
 8001070:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8001072:	f002 f941 	bl	80032f8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8001076:	f000 fea5 	bl	8001dc4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800107a:	f002 f90d 	bl	8003298 <vPortEnterCritical>
 800107e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001080:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001084:	b25b      	sxtb	r3, r3
 8001086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800108a:	d103      	bne.n	8001094 <xQueueGenericSend+0x16c>
 800108c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800108e:	2200      	movs	r2, #0
 8001090:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001096:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800109a:	b25b      	sxtb	r3, r3
 800109c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010a0:	d103      	bne.n	80010aa <xQueueGenericSend+0x182>
 80010a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010a4:	2200      	movs	r2, #0
 80010a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80010aa:	f002 f925 	bl	80032f8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80010ae:	1d3a      	adds	r2, r7, #4
 80010b0:	f107 0314 	add.w	r3, r7, #20
 80010b4:	4611      	mov	r1, r2
 80010b6:	4618      	mov	r0, r3
 80010b8:	f001 f91a 	bl	80022f0 <xTaskCheckForTimeOut>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d124      	bne.n	800110c <xQueueGenericSend+0x1e4>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80010c2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80010c4:	f000 fc70 	bl	80019a8 <prvIsQueueFull>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d018      	beq.n	8001100 <xQueueGenericSend+0x1d8>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80010ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010d0:	3310      	adds	r3, #16
 80010d2:	687a      	ldr	r2, [r7, #4]
 80010d4:	4611      	mov	r1, r2
 80010d6:	4618      	mov	r0, r3
 80010d8:	f001 f842 	bl	8002160 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80010dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80010de:	f000 fbfb 	bl	80018d8 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80010e2:	f000 fe7d 	bl	8001de0 <xTaskResumeAll>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	f47f af7c 	bne.w	8000fe6 <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 80010ee:	4b0c      	ldr	r3, [pc, #48]	; (8001120 <xQueueGenericSend+0x1f8>)
 80010f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	f3bf 8f4f 	dsb	sy
 80010fa:	f3bf 8f6f 	isb	sy
 80010fe:	e772      	b.n	8000fe6 <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8001100:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001102:	f000 fbe9 	bl	80018d8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8001106:	f000 fe6b 	bl	8001de0 <xTaskResumeAll>
 800110a:	e76c      	b.n	8000fe6 <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 800110c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800110e:	f000 fbe3 	bl	80018d8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001112:	f000 fe65 	bl	8001de0 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8001116:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8001118:	4618      	mov	r0, r3
 800111a:	3738      	adds	r7, #56	; 0x38
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	e000ed04 	.word	0xe000ed04

08001124 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b090      	sub	sp, #64	; 0x40
 8001128:	af00      	add	r7, sp, #0
 800112a:	60f8      	str	r0, [r7, #12]
 800112c:	60b9      	str	r1, [r7, #8]
 800112e:	607a      	str	r2, [r7, #4]
 8001130:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 8001136:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001138:	2b00      	cmp	r3, #0
 800113a:	d10a      	bne.n	8001152 <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 800113c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001140:	f383 8811 	msr	BASEPRI, r3
 8001144:	f3bf 8f6f 	isb	sy
 8001148:	f3bf 8f4f 	dsb	sy
 800114c:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 800114e:	bf00      	nop
 8001150:	e7fe      	b.n	8001150 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001152:	68bb      	ldr	r3, [r7, #8]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d103      	bne.n	8001160 <xQueueGenericSendFromISR+0x3c>
 8001158:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800115a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800115c:	2b00      	cmp	r3, #0
 800115e:	d101      	bne.n	8001164 <xQueueGenericSendFromISR+0x40>
 8001160:	2301      	movs	r3, #1
 8001162:	e000      	b.n	8001166 <xQueueGenericSendFromISR+0x42>
 8001164:	2300      	movs	r3, #0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d10a      	bne.n	8001180 <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 800116a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800116e:	f383 8811 	msr	BASEPRI, r3
 8001172:	f3bf 8f6f 	isb	sy
 8001176:	f3bf 8f4f 	dsb	sy
 800117a:	627b      	str	r3, [r7, #36]	; 0x24
    }
 800117c:	bf00      	nop
 800117e:	e7fe      	b.n	800117e <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	2b02      	cmp	r3, #2
 8001184:	d103      	bne.n	800118e <xQueueGenericSendFromISR+0x6a>
 8001186:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001188:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800118a:	2b01      	cmp	r3, #1
 800118c:	d101      	bne.n	8001192 <xQueueGenericSendFromISR+0x6e>
 800118e:	2301      	movs	r3, #1
 8001190:	e000      	b.n	8001194 <xQueueGenericSendFromISR+0x70>
 8001192:	2300      	movs	r3, #0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d10a      	bne.n	80011ae <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 8001198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800119c:	f383 8811 	msr	BASEPRI, r3
 80011a0:	f3bf 8f6f 	isb	sy
 80011a4:	f3bf 8f4f 	dsb	sy
 80011a8:	623b      	str	r3, [r7, #32]
    }
 80011aa:	bf00      	nop
 80011ac:	e7fe      	b.n	80011ac <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80011ae:	f002 f955 	bl	800345c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 80011b2:	f3ef 8211 	mrs	r2, BASEPRI
 80011b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011ba:	f383 8811 	msr	BASEPRI, r3
 80011be:	f3bf 8f6f 	isb	sy
 80011c2:	f3bf 8f4f 	dsb	sy
 80011c6:	61fa      	str	r2, [r7, #28]
 80011c8:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 80011ca:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80011cc:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80011ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80011d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80011d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80011d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011d6:	429a      	cmp	r2, r3
 80011d8:	d302      	bcc.n	80011e0 <xQueueGenericSendFromISR+0xbc>
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	2b02      	cmp	r3, #2
 80011de:	d13e      	bne.n	800125e <xQueueGenericSendFromISR+0x13a>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 80011e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80011e2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80011e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80011ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80011ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011ee:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80011f0:	683a      	ldr	r2, [r7, #0]
 80011f2:	68b9      	ldr	r1, [r7, #8]
 80011f4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80011f6:	f000 fadf 	bl	80017b8 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 80011fa:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80011fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001202:	d112      	bne.n	800122a <xQueueGenericSendFromISR+0x106>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001204:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001208:	2b00      	cmp	r3, #0
 800120a:	d025      	beq.n	8001258 <xQueueGenericSendFromISR+0x134>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800120c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800120e:	3324      	adds	r3, #36	; 0x24
 8001210:	4618      	mov	r0, r3
 8001212:	f000 fff5 	bl	8002200 <xTaskRemoveFromEventList>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d01d      	beq.n	8001258 <xQueueGenericSendFromISR+0x134>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d01a      	beq.n	8001258 <xQueueGenericSendFromISR+0x134>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2201      	movs	r2, #1
 8001226:	601a      	str	r2, [r3, #0]
 8001228:	e016      	b.n	8001258 <xQueueGenericSendFromISR+0x134>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 800122a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800122e:	2b7f      	cmp	r3, #127	; 0x7f
 8001230:	d10a      	bne.n	8001248 <xQueueGenericSendFromISR+0x124>
        __asm volatile
 8001232:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001236:	f383 8811 	msr	BASEPRI, r3
 800123a:	f3bf 8f6f 	isb	sy
 800123e:	f3bf 8f4f 	dsb	sy
 8001242:	617b      	str	r3, [r7, #20]
    }
 8001244:	bf00      	nop
 8001246:	e7fe      	b.n	8001246 <xQueueGenericSendFromISR+0x122>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001248:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800124c:	3301      	adds	r3, #1
 800124e:	b2db      	uxtb	r3, r3
 8001250:	b25a      	sxtb	r2, r3
 8001252:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001254:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8001258:	2301      	movs	r3, #1
 800125a:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 800125c:	e001      	b.n	8001262 <xQueueGenericSendFromISR+0x13e>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 800125e:	2300      	movs	r3, #0
 8001260:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001262:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001264:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8001266:	693b      	ldr	r3, [r7, #16]
 8001268:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 800126c:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 800126e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8001270:	4618      	mov	r0, r3
 8001272:	3740      	adds	r7, #64	; 0x40
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}

08001278 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
                              BaseType_t * const pxHigherPriorityTaskWoken )
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b08e      	sub	sp, #56	; 0x38
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
 8001280:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	633b      	str	r3, [r7, #48]	; 0x30
     * item size is 0.  Don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */

    configASSERT( pxQueue );
 8001286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001288:	2b00      	cmp	r3, #0
 800128a:	d10a      	bne.n	80012a2 <xQueueGiveFromISR+0x2a>
        __asm volatile
 800128c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001290:	f383 8811 	msr	BASEPRI, r3
 8001294:	f3bf 8f6f 	isb	sy
 8001298:	f3bf 8f4f 	dsb	sy
 800129c:	623b      	str	r3, [r7, #32]
    }
 800129e:	bf00      	nop
 80012a0:	e7fe      	b.n	80012a0 <xQueueGiveFromISR+0x28>

    /* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
     * if the item size is not 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 80012a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d00a      	beq.n	80012c0 <xQueueGiveFromISR+0x48>
        __asm volatile
 80012aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80012ae:	f383 8811 	msr	BASEPRI, r3
 80012b2:	f3bf 8f6f 	isb	sy
 80012b6:	f3bf 8f4f 	dsb	sy
 80012ba:	61fb      	str	r3, [r7, #28]
    }
 80012bc:	bf00      	nop
 80012be:	e7fe      	b.n	80012be <xQueueGiveFromISR+0x46>

    /* Normally a mutex would not be given from an interrupt, especially if
     * there is a mutex holder, as priority inheritance makes no sense for an
     * interrupts, only tasks. */
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80012c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d103      	bne.n	80012d0 <xQueueGiveFromISR+0x58>
 80012c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012ca:	689b      	ldr	r3, [r3, #8]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d101      	bne.n	80012d4 <xQueueGiveFromISR+0x5c>
 80012d0:	2301      	movs	r3, #1
 80012d2:	e000      	b.n	80012d6 <xQueueGiveFromISR+0x5e>
 80012d4:	2300      	movs	r3, #0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d10a      	bne.n	80012f0 <xQueueGiveFromISR+0x78>
        __asm volatile
 80012da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80012de:	f383 8811 	msr	BASEPRI, r3
 80012e2:	f3bf 8f6f 	isb	sy
 80012e6:	f3bf 8f4f 	dsb	sy
 80012ea:	61bb      	str	r3, [r7, #24]
    }
 80012ec:	bf00      	nop
 80012ee:	e7fe      	b.n	80012ee <xQueueGiveFromISR+0x76>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80012f0:	f002 f8b4 	bl	800345c <vPortValidateInterruptPriority>
        __asm volatile
 80012f4:	f3ef 8211 	mrs	r2, BASEPRI
 80012f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80012fc:	f383 8811 	msr	BASEPRI, r3
 8001300:	f3bf 8f6f 	isb	sy
 8001304:	f3bf 8f4f 	dsb	sy
 8001308:	617a      	str	r2, [r7, #20]
 800130a:	613b      	str	r3, [r7, #16]
        return ulOriginalBASEPRI;
 800130c:	697b      	ldr	r3, [r7, #20]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800130e:	62fb      	str	r3, [r7, #44]	; 0x2c
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001314:	62bb      	str	r3, [r7, #40]	; 0x28

        /* When the queue is used to implement a semaphore no data is ever
         * moved through the queue but it is still valid to see if the queue 'has
         * space'. */
        if( uxMessagesWaiting < pxQueue->uxLength )
 8001316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001318:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800131a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800131c:	429a      	cmp	r2, r3
 800131e:	d23a      	bcs.n	8001396 <xQueueGiveFromISR+0x11e>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8001320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001322:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001326:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
             * holder - and if there is a mutex holder then the mutex cannot be
             * given from an ISR.  As this is the ISR version of the function it
             * can be assumed there is no mutex holder and no need to determine if
             * priority disinheritance is needed.  Simply increase the count of
             * messages (semaphores) available. */
            pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800132a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800132c:	1c5a      	adds	r2, r3, #1
 800132e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001330:	639a      	str	r2, [r3, #56]	; 0x38

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8001332:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001336:	f1b3 3fff 	cmp.w	r3, #4294967295
 800133a:	d112      	bne.n	8001362 <xQueueGiveFromISR+0xea>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800133c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800133e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001340:	2b00      	cmp	r3, #0
 8001342:	d025      	beq.n	8001390 <xQueueGiveFromISR+0x118>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001344:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001346:	3324      	adds	r3, #36	; 0x24
 8001348:	4618      	mov	r0, r3
 800134a:	f000 ff59 	bl	8002200 <xTaskRemoveFromEventList>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d01d      	beq.n	8001390 <xQueueGiveFromISR+0x118>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d01a      	beq.n	8001390 <xQueueGiveFromISR+0x118>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	2201      	movs	r2, #1
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	e016      	b.n	8001390 <xQueueGiveFromISR+0x118>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8001362:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001366:	2b7f      	cmp	r3, #127	; 0x7f
 8001368:	d10a      	bne.n	8001380 <xQueueGiveFromISR+0x108>
        __asm volatile
 800136a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800136e:	f383 8811 	msr	BASEPRI, r3
 8001372:	f3bf 8f6f 	isb	sy
 8001376:	f3bf 8f4f 	dsb	sy
 800137a:	60fb      	str	r3, [r7, #12]
    }
 800137c:	bf00      	nop
 800137e:	e7fe      	b.n	800137e <xQueueGiveFromISR+0x106>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001380:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001384:	3301      	adds	r3, #1
 8001386:	b2db      	uxtb	r3, r3
 8001388:	b25a      	sxtb	r2, r3
 800138a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800138c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8001390:	2301      	movs	r3, #1
 8001392:	637b      	str	r3, [r7, #52]	; 0x34
 8001394:	e001      	b.n	800139a <xQueueGiveFromISR+0x122>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8001396:	2300      	movs	r3, #0
 8001398:	637b      	str	r3, [r7, #52]	; 0x34
 800139a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800139c:	60bb      	str	r3, [r7, #8]
        __asm volatile
 800139e:	68bb      	ldr	r3, [r7, #8]
 80013a0:	f383 8811 	msr	BASEPRI, r3
    }
 80013a4:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 80013a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	3738      	adds	r7, #56	; 0x38
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}

080013b0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b08c      	sub	sp, #48	; 0x30
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	60f8      	str	r0, [r7, #12]
 80013b8:	60b9      	str	r1, [r7, #8]
 80013ba:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80013bc:	2300      	movs	r3, #0
 80013be:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80013c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d10a      	bne.n	80013e0 <xQueueReceive+0x30>
        __asm volatile
 80013ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013ce:	f383 8811 	msr	BASEPRI, r3
 80013d2:	f3bf 8f6f 	isb	sy
 80013d6:	f3bf 8f4f 	dsb	sy
 80013da:	623b      	str	r3, [r7, #32]
    }
 80013dc:	bf00      	nop
 80013de:	e7fe      	b.n	80013de <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d103      	bne.n	80013ee <xQueueReceive+0x3e>
 80013e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d101      	bne.n	80013f2 <xQueueReceive+0x42>
 80013ee:	2301      	movs	r3, #1
 80013f0:	e000      	b.n	80013f4 <xQueueReceive+0x44>
 80013f2:	2300      	movs	r3, #0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d10a      	bne.n	800140e <xQueueReceive+0x5e>
        __asm volatile
 80013f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013fc:	f383 8811 	msr	BASEPRI, r3
 8001400:	f3bf 8f6f 	isb	sy
 8001404:	f3bf 8f4f 	dsb	sy
 8001408:	61fb      	str	r3, [r7, #28]
    }
 800140a:	bf00      	nop
 800140c:	e7fe      	b.n	800140c <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800140e:	f001 f893 	bl	8002538 <xTaskGetSchedulerState>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d102      	bne.n	800141e <xQueueReceive+0x6e>
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d101      	bne.n	8001422 <xQueueReceive+0x72>
 800141e:	2301      	movs	r3, #1
 8001420:	e000      	b.n	8001424 <xQueueReceive+0x74>
 8001422:	2300      	movs	r3, #0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d10a      	bne.n	800143e <xQueueReceive+0x8e>
        __asm volatile
 8001428:	f04f 0350 	mov.w	r3, #80	; 0x50
 800142c:	f383 8811 	msr	BASEPRI, r3
 8001430:	f3bf 8f6f 	isb	sy
 8001434:	f3bf 8f4f 	dsb	sy
 8001438:	61bb      	str	r3, [r7, #24]
    }
 800143a:	bf00      	nop
 800143c:	e7fe      	b.n	800143c <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800143e:	f001 ff2b 	bl	8003298 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001444:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001446:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800144a:	2b00      	cmp	r3, #0
 800144c:	d01f      	beq.n	800148e <xQueueReceive+0xde>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 800144e:	68b9      	ldr	r1, [r7, #8]
 8001450:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001452:	f000 fa1b 	bl	800188c <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001458:	1e5a      	subs	r2, r3, #1
 800145a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800145c:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800145e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001460:	691b      	ldr	r3, [r3, #16]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d00f      	beq.n	8001486 <xQueueReceive+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001466:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001468:	3310      	adds	r3, #16
 800146a:	4618      	mov	r0, r3
 800146c:	f000 fec8 	bl	8002200 <xTaskRemoveFromEventList>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d007      	beq.n	8001486 <xQueueReceive+0xd6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8001476:	4b3d      	ldr	r3, [pc, #244]	; (800156c <xQueueReceive+0x1bc>)
 8001478:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	f3bf 8f4f 	dsb	sy
 8001482:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8001486:	f001 ff37 	bl	80032f8 <vPortExitCritical>
                return pdPASS;
 800148a:	2301      	movs	r3, #1
 800148c:	e069      	b.n	8001562 <xQueueReceive+0x1b2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d103      	bne.n	800149c <xQueueReceive+0xec>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8001494:	f001 ff30 	bl	80032f8 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8001498:	2300      	movs	r3, #0
 800149a:	e062      	b.n	8001562 <xQueueReceive+0x1b2>
                }
                else if( xEntryTimeSet == pdFALSE )
 800149c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d106      	bne.n	80014b0 <xQueueReceive+0x100>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80014a2:	f107 0310 	add.w	r3, r7, #16
 80014a6:	4618      	mov	r0, r3
 80014a8:	f000 ff0c 	bl	80022c4 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80014ac:	2301      	movs	r3, #1
 80014ae:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80014b0:	f001 ff22 	bl	80032f8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80014b4:	f000 fc86 	bl	8001dc4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80014b8:	f001 feee 	bl	8003298 <vPortEnterCritical>
 80014bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014be:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80014c2:	b25b      	sxtb	r3, r3
 80014c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014c8:	d103      	bne.n	80014d2 <xQueueReceive+0x122>
 80014ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014cc:	2200      	movs	r2, #0
 80014ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80014d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80014d8:	b25b      	sxtb	r3, r3
 80014da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014de:	d103      	bne.n	80014e8 <xQueueReceive+0x138>
 80014e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014e2:	2200      	movs	r2, #0
 80014e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80014e8:	f001 ff06 	bl	80032f8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80014ec:	1d3a      	adds	r2, r7, #4
 80014ee:	f107 0310 	add.w	r3, r7, #16
 80014f2:	4611      	mov	r1, r2
 80014f4:	4618      	mov	r0, r3
 80014f6:	f000 fefb 	bl	80022f0 <xTaskCheckForTimeOut>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d123      	bne.n	8001548 <xQueueReceive+0x198>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001500:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001502:	f000 fa3b 	bl	800197c <prvIsQueueEmpty>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d017      	beq.n	800153c <xQueueReceive+0x18c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800150c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800150e:	3324      	adds	r3, #36	; 0x24
 8001510:	687a      	ldr	r2, [r7, #4]
 8001512:	4611      	mov	r1, r2
 8001514:	4618      	mov	r0, r3
 8001516:	f000 fe23 	bl	8002160 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800151a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800151c:	f000 f9dc 	bl	80018d8 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8001520:	f000 fc5e 	bl	8001de0 <xTaskResumeAll>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d189      	bne.n	800143e <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 800152a:	4b10      	ldr	r3, [pc, #64]	; (800156c <xQueueReceive+0x1bc>)
 800152c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001530:	601a      	str	r2, [r3, #0]
 8001532:	f3bf 8f4f 	dsb	sy
 8001536:	f3bf 8f6f 	isb	sy
 800153a:	e780      	b.n	800143e <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800153c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800153e:	f000 f9cb 	bl	80018d8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8001542:	f000 fc4d 	bl	8001de0 <xTaskResumeAll>
 8001546:	e77a      	b.n	800143e <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8001548:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800154a:	f000 f9c5 	bl	80018d8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800154e:	f000 fc47 	bl	8001de0 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001552:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001554:	f000 fa12 	bl	800197c <prvIsQueueEmpty>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	f43f af6f 	beq.w	800143e <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8001560:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8001562:	4618      	mov	r0, r3
 8001564:	3730      	adds	r7, #48	; 0x30
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	e000ed04 	.word	0xe000ed04

08001570 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b08e      	sub	sp, #56	; 0x38
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 800157a:	2300      	movs	r3, #0
 800157c:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	62fb      	str	r3, [r7, #44]	; 0x2c

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 8001582:	2300      	movs	r3, #0
 8001584:	633b      	str	r3, [r7, #48]	; 0x30
    #endif

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8001586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001588:	2b00      	cmp	r3, #0
 800158a:	d10a      	bne.n	80015a2 <xQueueSemaphoreTake+0x32>
        __asm volatile
 800158c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001590:	f383 8811 	msr	BASEPRI, r3
 8001594:	f3bf 8f6f 	isb	sy
 8001598:	f3bf 8f4f 	dsb	sy
 800159c:	623b      	str	r3, [r7, #32]
    }
 800159e:	bf00      	nop
 80015a0:	e7fe      	b.n	80015a0 <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 80015a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d00a      	beq.n	80015c0 <xQueueSemaphoreTake+0x50>
        __asm volatile
 80015aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80015ae:	f383 8811 	msr	BASEPRI, r3
 80015b2:	f3bf 8f6f 	isb	sy
 80015b6:	f3bf 8f4f 	dsb	sy
 80015ba:	61fb      	str	r3, [r7, #28]
    }
 80015bc:	bf00      	nop
 80015be:	e7fe      	b.n	80015be <xQueueSemaphoreTake+0x4e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80015c0:	f000 ffba 	bl	8002538 <xTaskGetSchedulerState>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d102      	bne.n	80015d0 <xQueueSemaphoreTake+0x60>
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d101      	bne.n	80015d4 <xQueueSemaphoreTake+0x64>
 80015d0:	2301      	movs	r3, #1
 80015d2:	e000      	b.n	80015d6 <xQueueSemaphoreTake+0x66>
 80015d4:	2300      	movs	r3, #0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d10a      	bne.n	80015f0 <xQueueSemaphoreTake+0x80>
        __asm volatile
 80015da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80015de:	f383 8811 	msr	BASEPRI, r3
 80015e2:	f3bf 8f6f 	isb	sy
 80015e6:	f3bf 8f4f 	dsb	sy
 80015ea:	61bb      	str	r3, [r7, #24]
    }
 80015ec:	bf00      	nop
 80015ee:	e7fe      	b.n	80015ee <xQueueSemaphoreTake+0x7e>
    /*lint -save -e904 This function relaxes the coding standard somewhat to allow return
     * statements within the function itself.  This is done in the interest
     * of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80015f0:	f001 fe52 	bl	8003298 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80015f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015f8:	62bb      	str	r3, [r7, #40]	; 0x28

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80015fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d024      	beq.n	800164a <xQueueSemaphoreTake+0xda>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8001600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001602:	1e5a      	subs	r2, r3, #1
 8001604:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001606:	639a      	str	r2, [r3, #56]	; 0x38

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001608:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d104      	bne.n	800161a <xQueueSemaphoreTake+0xaa>
                        {
                            /* Record the information required to implement
                             * priority inheritance should it become necessary. */
                            pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8001610:	f001 f92e 	bl	8002870 <pvTaskIncrementMutexHeldCount>
 8001614:	4602      	mov	r2, r0
 8001616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001618:	609a      	str	r2, [r3, #8]
                    }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800161a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800161c:	691b      	ldr	r3, [r3, #16]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d00f      	beq.n	8001642 <xQueueSemaphoreTake+0xd2>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001622:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001624:	3310      	adds	r3, #16
 8001626:	4618      	mov	r0, r3
 8001628:	f000 fdea 	bl	8002200 <xTaskRemoveFromEventList>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d007      	beq.n	8001642 <xQueueSemaphoreTake+0xd2>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8001632:	4b54      	ldr	r3, [pc, #336]	; (8001784 <xQueueSemaphoreTake+0x214>)
 8001634:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001638:	601a      	str	r2, [r3, #0]
 800163a:	f3bf 8f4f 	dsb	sy
 800163e:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8001642:	f001 fe59 	bl	80032f8 <vPortExitCritical>
                return pdPASS;
 8001646:	2301      	movs	r3, #1
 8001648:	e097      	b.n	800177a <xQueueSemaphoreTake+0x20a>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d111      	bne.n	8001674 <xQueueSemaphoreTake+0x104>
                    /* For inheritance to have occurred there must have been an
                     * initial timeout, and an adjusted timeout cannot become 0, as
                     * if it were 0 the function would have exited. */
                    #if ( configUSE_MUTEXES == 1 )
                        {
                            configASSERT( xInheritanceOccurred == pdFALSE );
 8001650:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001652:	2b00      	cmp	r3, #0
 8001654:	d00a      	beq.n	800166c <xQueueSemaphoreTake+0xfc>
        __asm volatile
 8001656:	f04f 0350 	mov.w	r3, #80	; 0x50
 800165a:	f383 8811 	msr	BASEPRI, r3
 800165e:	f3bf 8f6f 	isb	sy
 8001662:	f3bf 8f4f 	dsb	sy
 8001666:	617b      	str	r3, [r7, #20]
    }
 8001668:	bf00      	nop
 800166a:	e7fe      	b.n	800166a <xQueueSemaphoreTake+0xfa>
                        }
                    #endif /* configUSE_MUTEXES */

                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 800166c:	f001 fe44 	bl	80032f8 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8001670:	2300      	movs	r3, #0
 8001672:	e082      	b.n	800177a <xQueueSemaphoreTake+0x20a>
                }
                else if( xEntryTimeSet == pdFALSE )
 8001674:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001676:	2b00      	cmp	r3, #0
 8001678:	d106      	bne.n	8001688 <xQueueSemaphoreTake+0x118>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800167a:	f107 030c 	add.w	r3, r7, #12
 800167e:	4618      	mov	r0, r3
 8001680:	f000 fe20 	bl	80022c4 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8001684:	2301      	movs	r3, #1
 8001686:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8001688:	f001 fe36 	bl	80032f8 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800168c:	f000 fb9a 	bl	8001dc4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8001690:	f001 fe02 	bl	8003298 <vPortEnterCritical>
 8001694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001696:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800169a:	b25b      	sxtb	r3, r3
 800169c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016a0:	d103      	bne.n	80016aa <xQueueSemaphoreTake+0x13a>
 80016a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016a4:	2200      	movs	r2, #0
 80016a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80016aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80016b0:	b25b      	sxtb	r3, r3
 80016b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016b6:	d103      	bne.n	80016c0 <xQueueSemaphoreTake+0x150>
 80016b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016ba:	2200      	movs	r2, #0
 80016bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80016c0:	f001 fe1a 	bl	80032f8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80016c4:	463a      	mov	r2, r7
 80016c6:	f107 030c 	add.w	r3, r7, #12
 80016ca:	4611      	mov	r1, r2
 80016cc:	4618      	mov	r0, r3
 80016ce:	f000 fe0f 	bl	80022f0 <xTaskCheckForTimeOut>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d132      	bne.n	800173e <xQueueSemaphoreTake+0x1ce>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80016d8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80016da:	f000 f94f 	bl	800197c <prvIsQueueEmpty>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d026      	beq.n	8001732 <xQueueSemaphoreTake+0x1c2>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80016e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d109      	bne.n	8001700 <xQueueSemaphoreTake+0x190>
                        {
                            taskENTER_CRITICAL();
 80016ec:	f001 fdd4 	bl	8003298 <vPortEnterCritical>
                            {
                                xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80016f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016f2:	689b      	ldr	r3, [r3, #8]
 80016f4:	4618      	mov	r0, r3
 80016f6:	f000 ff3d 	bl	8002574 <xTaskPriorityInherit>
 80016fa:	6338      	str	r0, [r7, #48]	; 0x30
                            }
                            taskEXIT_CRITICAL();
 80016fc:	f001 fdfc 	bl	80032f8 <vPortExitCritical>
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001700:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001702:	3324      	adds	r3, #36	; 0x24
 8001704:	683a      	ldr	r2, [r7, #0]
 8001706:	4611      	mov	r1, r2
 8001708:	4618      	mov	r0, r3
 800170a:	f000 fd29 	bl	8002160 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800170e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001710:	f000 f8e2 	bl	80018d8 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8001714:	f000 fb64 	bl	8001de0 <xTaskResumeAll>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	f47f af68 	bne.w	80015f0 <xQueueSemaphoreTake+0x80>
                {
                    portYIELD_WITHIN_API();
 8001720:	4b18      	ldr	r3, [pc, #96]	; (8001784 <xQueueSemaphoreTake+0x214>)
 8001722:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001726:	601a      	str	r2, [r3, #0]
 8001728:	f3bf 8f4f 	dsb	sy
 800172c:	f3bf 8f6f 	isb	sy
 8001730:	e75e      	b.n	80015f0 <xQueueSemaphoreTake+0x80>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8001732:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001734:	f000 f8d0 	bl	80018d8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8001738:	f000 fb52 	bl	8001de0 <xTaskResumeAll>
 800173c:	e758      	b.n	80015f0 <xQueueSemaphoreTake+0x80>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 800173e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001740:	f000 f8ca 	bl	80018d8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001744:	f000 fb4c 	bl	8001de0 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001748:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800174a:	f000 f917 	bl	800197c <prvIsQueueEmpty>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	f43f af4d 	beq.w	80015f0 <xQueueSemaphoreTake+0x80>
                #if ( configUSE_MUTEXES == 1 )
                    {
                        /* xInheritanceOccurred could only have be set if
                         * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                         * test the mutex type again to check it is actually a mutex. */
                        if( xInheritanceOccurred != pdFALSE )
 8001756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001758:	2b00      	cmp	r3, #0
 800175a:	d00d      	beq.n	8001778 <xQueueSemaphoreTake+0x208>
                        {
                            taskENTER_CRITICAL();
 800175c:	f001 fd9c 	bl	8003298 <vPortEnterCritical>
                                /* This task blocking on the mutex caused another
                                 * task to inherit this task's priority.  Now this task
                                 * has timed out the priority should be disinherited
                                 * again, but only as low as the next highest priority
                                 * task that is waiting for the same mutex. */
                                uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8001760:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001762:	f000 f811 	bl	8001788 <prvGetDisinheritPriorityAfterTimeout>
 8001766:	6278      	str	r0, [r7, #36]	; 0x24
                                vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8001768:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800176e:	4618      	mov	r0, r3
 8001770:	f000 fff0 	bl	8002754 <vTaskPriorityDisinheritAfterTimeout>
                            }
                            taskEXIT_CRITICAL();
 8001774:	f001 fdc0 	bl	80032f8 <vPortExitCritical>
                        }
                    }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8001778:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 800177a:	4618      	mov	r0, r3
 800177c:	3738      	adds	r7, #56	; 0x38
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	e000ed04 	.word	0xe000ed04

08001788 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 8001788:	b480      	push	{r7}
 800178a:	b085      	sub	sp, #20
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001794:	2b00      	cmp	r3, #0
 8001796:	d006      	beq.n	80017a6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f1c3 0305 	rsb	r3, r3, #5
 80017a2:	60fb      	str	r3, [r7, #12]
 80017a4:	e001      	b.n	80017aa <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80017a6:	2300      	movs	r3, #0
 80017a8:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 80017aa:	68fb      	ldr	r3, [r7, #12]
    }
 80017ac:	4618      	mov	r0, r3
 80017ae:	3714      	adds	r7, #20
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr

080017b8 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b086      	sub	sp, #24
 80017bc:	af00      	add	r7, sp, #0
 80017be:	60f8      	str	r0, [r7, #12]
 80017c0:	60b9      	str	r1, [r7, #8]
 80017c2:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 80017c4:	2300      	movs	r3, #0
 80017c6:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017cc:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d10d      	bne.n	80017f2 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d14d      	bne.n	800187a <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	4618      	mov	r0, r3
 80017e4:	f000 ff3c 	bl	8002660 <xTaskPriorityDisinherit>
 80017e8:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	2200      	movs	r2, #0
 80017ee:	609a      	str	r2, [r3, #8]
 80017f0:	e043      	b.n	800187a <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d119      	bne.n	800182c <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	6858      	ldr	r0, [r3, #4]
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001800:	461a      	mov	r2, r3
 8001802:	68b9      	ldr	r1, [r7, #8]
 8001804:	f004 f882 	bl	800590c <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	685a      	ldr	r2, [r3, #4]
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001810:	441a      	add	r2, r3
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	685a      	ldr	r2, [r3, #4]
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	689b      	ldr	r3, [r3, #8]
 800181e:	429a      	cmp	r2, r3
 8001820:	d32b      	bcc.n	800187a <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	605a      	str	r2, [r3, #4]
 800182a:	e026      	b.n	800187a <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	68d8      	ldr	r0, [r3, #12]
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001834:	461a      	mov	r2, r3
 8001836:	68b9      	ldr	r1, [r7, #8]
 8001838:	f004 f868 	bl	800590c <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	68da      	ldr	r2, [r3, #12]
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001844:	425b      	negs	r3, r3
 8001846:	441a      	add	r2, r3
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	68da      	ldr	r2, [r3, #12]
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	429a      	cmp	r2, r3
 8001856:	d207      	bcs.n	8001868 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	689a      	ldr	r2, [r3, #8]
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001860:	425b      	negs	r3, r3
 8001862:	441a      	add	r2, r3
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	2b02      	cmp	r3, #2
 800186c:	d105      	bne.n	800187a <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d002      	beq.n	800187a <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8001874:	693b      	ldr	r3, [r7, #16]
 8001876:	3b01      	subs	r3, #1
 8001878:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	1c5a      	adds	r2, r3, #1
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8001882:	697b      	ldr	r3, [r7, #20]
}
 8001884:	4618      	mov	r0, r3
 8001886:	3718      	adds	r7, #24
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}

0800188c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
 8001894:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800189a:	2b00      	cmp	r3, #0
 800189c:	d018      	beq.n	80018d0 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	68da      	ldr	r2, [r3, #12]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a6:	441a      	add	r2, r3
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	68da      	ldr	r2, [r3, #12]
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	689b      	ldr	r3, [r3, #8]
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d303      	bcc.n	80018c0 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681a      	ldr	r2, [r3, #0]
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	68d9      	ldr	r1, [r3, #12]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c8:	461a      	mov	r2, r3
 80018ca:	6838      	ldr	r0, [r7, #0]
 80018cc:	f004 f81e 	bl	800590c <memcpy>
    }
}
 80018d0:	bf00      	nop
 80018d2:	3708      	adds	r7, #8
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b084      	sub	sp, #16
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80018e0:	f001 fcda 	bl	8003298 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80018ea:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80018ec:	e011      	b.n	8001912 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d012      	beq.n	800191c <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	3324      	adds	r3, #36	; 0x24
 80018fa:	4618      	mov	r0, r3
 80018fc:	f000 fc80 	bl	8002200 <xTaskRemoveFromEventList>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8001906:	f000 fd59 	bl	80023bc <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 800190a:	7bfb      	ldrb	r3, [r7, #15]
 800190c:	3b01      	subs	r3, #1
 800190e:	b2db      	uxtb	r3, r3
 8001910:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8001912:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001916:	2b00      	cmp	r3, #0
 8001918:	dce9      	bgt.n	80018ee <prvUnlockQueue+0x16>
 800191a:	e000      	b.n	800191e <prvUnlockQueue+0x46>
                        break;
 800191c:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	22ff      	movs	r2, #255	; 0xff
 8001922:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8001926:	f001 fce7 	bl	80032f8 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800192a:	f001 fcb5 	bl	8003298 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001934:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8001936:	e011      	b.n	800195c <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	691b      	ldr	r3, [r3, #16]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d012      	beq.n	8001966 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	3310      	adds	r3, #16
 8001944:	4618      	mov	r0, r3
 8001946:	f000 fc5b 	bl	8002200 <xTaskRemoveFromEventList>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d001      	beq.n	8001954 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8001950:	f000 fd34 	bl	80023bc <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8001954:	7bbb      	ldrb	r3, [r7, #14]
 8001956:	3b01      	subs	r3, #1
 8001958:	b2db      	uxtb	r3, r3
 800195a:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 800195c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001960:	2b00      	cmp	r3, #0
 8001962:	dce9      	bgt.n	8001938 <prvUnlockQueue+0x60>
 8001964:	e000      	b.n	8001968 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8001966:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	22ff      	movs	r2, #255	; 0xff
 800196c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8001970:	f001 fcc2 	bl	80032f8 <vPortExitCritical>
}
 8001974:	bf00      	nop
 8001976:	3710      	adds	r7, #16
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}

0800197c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b084      	sub	sp, #16
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8001984:	f001 fc88 	bl	8003298 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800198c:	2b00      	cmp	r3, #0
 800198e:	d102      	bne.n	8001996 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8001990:	2301      	movs	r3, #1
 8001992:	60fb      	str	r3, [r7, #12]
 8001994:	e001      	b.n	800199a <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8001996:	2300      	movs	r3, #0
 8001998:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800199a:	f001 fcad 	bl	80032f8 <vPortExitCritical>

    return xReturn;
 800199e:	68fb      	ldr	r3, [r7, #12]
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	3710      	adds	r7, #16
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}

080019a8 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b084      	sub	sp, #16
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80019b0:	f001 fc72 	bl	8003298 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019bc:	429a      	cmp	r2, r3
 80019be:	d102      	bne.n	80019c6 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 80019c0:	2301      	movs	r3, #1
 80019c2:	60fb      	str	r3, [r7, #12]
 80019c4:	e001      	b.n	80019ca <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 80019c6:	2300      	movs	r3, #0
 80019c8:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80019ca:	f001 fc95 	bl	80032f8 <vPortExitCritical>

    return xReturn;
 80019ce:	68fb      	ldr	r3, [r7, #12]
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	3710      	adds	r7, #16
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}

080019d8 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 80019d8:	b480      	push	{r7}
 80019da:	b085      	sub	sp, #20
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
 80019e0:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80019e2:	2300      	movs	r3, #0
 80019e4:	60fb      	str	r3, [r7, #12]
 80019e6:	e014      	b.n	8001a12 <vQueueAddToRegistry+0x3a>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80019e8:	4a0f      	ldr	r2, [pc, #60]	; (8001a28 <vQueueAddToRegistry+0x50>)
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d10b      	bne.n	8001a0c <vQueueAddToRegistry+0x34>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80019f4:	490c      	ldr	r1, [pc, #48]	; (8001a28 <vQueueAddToRegistry+0x50>)
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	683a      	ldr	r2, [r7, #0]
 80019fa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 80019fe:	4a0a      	ldr	r2, [pc, #40]	; (8001a28 <vQueueAddToRegistry+0x50>)
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	00db      	lsls	r3, r3, #3
 8001a04:	4413      	add	r3, r2
 8001a06:	687a      	ldr	r2, [r7, #4]
 8001a08:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
                break;
 8001a0a:	e006      	b.n	8001a1a <vQueueAddToRegistry+0x42>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	3301      	adds	r3, #1
 8001a10:	60fb      	str	r3, [r7, #12]
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	2b07      	cmp	r3, #7
 8001a16:	d9e7      	bls.n	80019e8 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8001a18:	bf00      	nop
 8001a1a:	bf00      	nop
 8001a1c:	3714      	adds	r7, #20
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	20000130 	.word	0x20000130

08001a2c <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b086      	sub	sp, #24
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	60f8      	str	r0, [r7, #12]
 8001a34:	60b9      	str	r1, [r7, #8]
 8001a36:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8001a3c:	f001 fc2c 	bl	8003298 <vPortEnterCritical>
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001a46:	b25b      	sxtb	r3, r3
 8001a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a4c:	d103      	bne.n	8001a56 <vQueueWaitForMessageRestricted+0x2a>
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	2200      	movs	r2, #0
 8001a52:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001a5c:	b25b      	sxtb	r3, r3
 8001a5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a62:	d103      	bne.n	8001a6c <vQueueWaitForMessageRestricted+0x40>
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	2200      	movs	r2, #0
 8001a68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001a6c:	f001 fc44 	bl	80032f8 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d106      	bne.n	8001a86 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	3324      	adds	r3, #36	; 0x24
 8001a7c:	687a      	ldr	r2, [r7, #4]
 8001a7e:	68b9      	ldr	r1, [r7, #8]
 8001a80:	4618      	mov	r0, r3
 8001a82:	f000 fb91 	bl	80021a8 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8001a86:	6978      	ldr	r0, [r7, #20]
 8001a88:	f7ff ff26 	bl	80018d8 <prvUnlockQueue>
    }
 8001a8c:	bf00      	nop
 8001a8e:	3718      	adds	r7, #24
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}

08001a94 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b08c      	sub	sp, #48	; 0x30
 8001a98:	af04      	add	r7, sp, #16
 8001a9a:	60f8      	str	r0, [r7, #12]
 8001a9c:	60b9      	str	r1, [r7, #8]
 8001a9e:	603b      	str	r3, [r7, #0]
 8001aa0:	4613      	mov	r3, r2
 8001aa2:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8001aa4:	88fb      	ldrh	r3, [r7, #6]
 8001aa6:	009b      	lsls	r3, r3, #2
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f001 fd17 	bl	80034dc <pvPortMalloc>
 8001aae:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d00e      	beq.n	8001ad4 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8001ab6:	2058      	movs	r0, #88	; 0x58
 8001ab8:	f001 fd10 	bl	80034dc <pvPortMalloc>
 8001abc:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8001abe:	69fb      	ldr	r3, [r7, #28]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d003      	beq.n	8001acc <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8001ac4:	69fb      	ldr	r3, [r7, #28]
 8001ac6:	697a      	ldr	r2, [r7, #20]
 8001ac8:	631a      	str	r2, [r3, #48]	; 0x30
 8001aca:	e005      	b.n	8001ad8 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8001acc:	6978      	ldr	r0, [r7, #20]
 8001ace:	f001 fde5 	bl	800369c <vPortFree>
 8001ad2:	e001      	b.n	8001ad8 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8001ad8:	69fb      	ldr	r3, [r7, #28]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d013      	beq.n	8001b06 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001ade:	88fa      	ldrh	r2, [r7, #6]
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	9303      	str	r3, [sp, #12]
 8001ae4:	69fb      	ldr	r3, [r7, #28]
 8001ae6:	9302      	str	r3, [sp, #8]
 8001ae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001aea:	9301      	str	r3, [sp, #4]
 8001aec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001aee:	9300      	str	r3, [sp, #0]
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	68b9      	ldr	r1, [r7, #8]
 8001af4:	68f8      	ldr	r0, [r7, #12]
 8001af6:	f000 f80e 	bl	8001b16 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8001afa:	69f8      	ldr	r0, [r7, #28]
 8001afc:	f000 f8a2 	bl	8001c44 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8001b00:	2301      	movs	r3, #1
 8001b02:	61bb      	str	r3, [r7, #24]
 8001b04:	e002      	b.n	8001b0c <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001b06:	f04f 33ff 	mov.w	r3, #4294967295
 8001b0a:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8001b0c:	69bb      	ldr	r3, [r7, #24]
    }
 8001b0e:	4618      	mov	r0, r3
 8001b10:	3720      	adds	r7, #32
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}

08001b16 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8001b16:	b580      	push	{r7, lr}
 8001b18:	b088      	sub	sp, #32
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	60f8      	str	r0, [r7, #12]
 8001b1e:	60b9      	str	r1, [r7, #8]
 8001b20:	607a      	str	r2, [r7, #4]
 8001b22:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8001b24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b26:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	009b      	lsls	r3, r3, #2
 8001b2c:	461a      	mov	r2, r3
 8001b2e:	21a5      	movs	r1, #165	; 0xa5
 8001b30:	f003 fefa 	bl	8005928 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8001b34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001b3e:	3b01      	subs	r3, #1
 8001b40:	009b      	lsls	r3, r3, #2
 8001b42:	4413      	add	r3, r2
 8001b44:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8001b46:	69bb      	ldr	r3, [r7, #24]
 8001b48:	f023 0307 	bic.w	r3, r3, #7
 8001b4c:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001b4e:	69bb      	ldr	r3, [r7, #24]
 8001b50:	f003 0307 	and.w	r3, r3, #7
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d00a      	beq.n	8001b6e <prvInitialiseNewTask+0x58>
        __asm volatile
 8001b58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b5c:	f383 8811 	msr	BASEPRI, r3
 8001b60:	f3bf 8f6f 	isb	sy
 8001b64:	f3bf 8f4f 	dsb	sy
 8001b68:	617b      	str	r3, [r7, #20]
    }
 8001b6a:	bf00      	nop
 8001b6c:	e7fe      	b.n	8001b6c <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8001b6e:	68bb      	ldr	r3, [r7, #8]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d01f      	beq.n	8001bb4 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001b74:	2300      	movs	r3, #0
 8001b76:	61fb      	str	r3, [r7, #28]
 8001b78:	e012      	b.n	8001ba0 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001b7a:	68ba      	ldr	r2, [r7, #8]
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	4413      	add	r3, r2
 8001b80:	7819      	ldrb	r1, [r3, #0]
 8001b82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001b84:	69fb      	ldr	r3, [r7, #28]
 8001b86:	4413      	add	r3, r2
 8001b88:	3334      	adds	r3, #52	; 0x34
 8001b8a:	460a      	mov	r2, r1
 8001b8c:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8001b8e:	68ba      	ldr	r2, [r7, #8]
 8001b90:	69fb      	ldr	r3, [r7, #28]
 8001b92:	4413      	add	r3, r2
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d006      	beq.n	8001ba8 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001b9a:	69fb      	ldr	r3, [r7, #28]
 8001b9c:	3301      	adds	r3, #1
 8001b9e:	61fb      	str	r3, [r7, #28]
 8001ba0:	69fb      	ldr	r3, [r7, #28]
 8001ba2:	2b09      	cmp	r3, #9
 8001ba4:	d9e9      	bls.n	8001b7a <prvInitialiseNewTask+0x64>
 8001ba6:	e000      	b.n	8001baa <prvInitialiseNewTask+0x94>
            {
                break;
 8001ba8:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001baa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bac:	2200      	movs	r2, #0
 8001bae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8001bb2:	e003      	b.n	8001bbc <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8001bb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001bbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bbe:	2b04      	cmp	r3, #4
 8001bc0:	d901      	bls.n	8001bc6 <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001bc2:	2304      	movs	r3, #4
 8001bc4:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8001bc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bc8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001bca:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8001bcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001bd0:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8001bd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001bd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bda:	3304      	adds	r3, #4
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f7fe fff0 	bl	8000bc2 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001be2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001be4:	3318      	adds	r3, #24
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7fe ffeb 	bl	8000bc2 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001bec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001bf0:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bf4:	f1c3 0205 	rsb	r2, r3, #5
 8001bf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bfa:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001bfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bfe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001c00:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8001c02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c04:	3350      	adds	r3, #80	; 0x50
 8001c06:	2204      	movs	r2, #4
 8001c08:	2100      	movs	r1, #0
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f003 fe8c 	bl	8005928 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8001c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c12:	3354      	adds	r3, #84	; 0x54
 8001c14:	2201      	movs	r2, #1
 8001c16:	2100      	movs	r1, #0
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f003 fe85 	bl	8005928 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001c1e:	683a      	ldr	r2, [r7, #0]
 8001c20:	68f9      	ldr	r1, [r7, #12]
 8001c22:	69b8      	ldr	r0, [r7, #24]
 8001c24:	f001 fa0c 	bl	8003040 <pxPortInitialiseStack>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c2c:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8001c2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d002      	beq.n	8001c3a <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001c34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001c38:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001c3a:	bf00      	nop
 8001c3c:	3720      	adds	r7, #32
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
	...

08001c44 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8001c4c:	f001 fb24 	bl	8003298 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8001c50:	4b2c      	ldr	r3, [pc, #176]	; (8001d04 <prvAddNewTaskToReadyList+0xc0>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	3301      	adds	r3, #1
 8001c56:	4a2b      	ldr	r2, [pc, #172]	; (8001d04 <prvAddNewTaskToReadyList+0xc0>)
 8001c58:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8001c5a:	4b2b      	ldr	r3, [pc, #172]	; (8001d08 <prvAddNewTaskToReadyList+0xc4>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d109      	bne.n	8001c76 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8001c62:	4a29      	ldr	r2, [pc, #164]	; (8001d08 <prvAddNewTaskToReadyList+0xc4>)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001c68:	4b26      	ldr	r3, [pc, #152]	; (8001d04 <prvAddNewTaskToReadyList+0xc0>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d110      	bne.n	8001c92 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8001c70:	f000 fbc8 	bl	8002404 <prvInitialiseTaskLists>
 8001c74:	e00d      	b.n	8001c92 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8001c76:	4b25      	ldr	r3, [pc, #148]	; (8001d0c <prvAddNewTaskToReadyList+0xc8>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d109      	bne.n	8001c92 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001c7e:	4b22      	ldr	r3, [pc, #136]	; (8001d08 <prvAddNewTaskToReadyList+0xc4>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c88:	429a      	cmp	r2, r3
 8001c8a:	d802      	bhi.n	8001c92 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8001c8c:	4a1e      	ldr	r2, [pc, #120]	; (8001d08 <prvAddNewTaskToReadyList+0xc4>)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8001c92:	4b1f      	ldr	r3, [pc, #124]	; (8001d10 <prvAddNewTaskToReadyList+0xcc>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	3301      	adds	r3, #1
 8001c98:	4a1d      	ldr	r2, [pc, #116]	; (8001d10 <prvAddNewTaskToReadyList+0xcc>)
 8001c9a:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8001c9c:	4b1c      	ldr	r3, [pc, #112]	; (8001d10 <prvAddNewTaskToReadyList+0xcc>)
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ca8:	2201      	movs	r2, #1
 8001caa:	409a      	lsls	r2, r3
 8001cac:	4b19      	ldr	r3, [pc, #100]	; (8001d14 <prvAddNewTaskToReadyList+0xd0>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	4a18      	ldr	r2, [pc, #96]	; (8001d14 <prvAddNewTaskToReadyList+0xd0>)
 8001cb4:	6013      	str	r3, [r2, #0]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001cba:	4613      	mov	r3, r2
 8001cbc:	009b      	lsls	r3, r3, #2
 8001cbe:	4413      	add	r3, r2
 8001cc0:	009b      	lsls	r3, r3, #2
 8001cc2:	4a15      	ldr	r2, [pc, #84]	; (8001d18 <prvAddNewTaskToReadyList+0xd4>)
 8001cc4:	441a      	add	r2, r3
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	3304      	adds	r3, #4
 8001cca:	4619      	mov	r1, r3
 8001ccc:	4610      	mov	r0, r2
 8001cce:	f7fe ff85 	bl	8000bdc <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8001cd2:	f001 fb11 	bl	80032f8 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8001cd6:	4b0d      	ldr	r3, [pc, #52]	; (8001d0c <prvAddNewTaskToReadyList+0xc8>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d00e      	beq.n	8001cfc <prvAddNewTaskToReadyList+0xb8>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001cde:	4b0a      	ldr	r3, [pc, #40]	; (8001d08 <prvAddNewTaskToReadyList+0xc4>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d207      	bcs.n	8001cfc <prvAddNewTaskToReadyList+0xb8>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8001cec:	4b0b      	ldr	r3, [pc, #44]	; (8001d1c <prvAddNewTaskToReadyList+0xd8>)
 8001cee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001cf2:	601a      	str	r2, [r3, #0]
 8001cf4:	f3bf 8f4f 	dsb	sy
 8001cf8:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001cfc:	bf00      	nop
 8001cfe:	3708      	adds	r7, #8
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	20000248 	.word	0x20000248
 8001d08:	20000170 	.word	0x20000170
 8001d0c:	20000254 	.word	0x20000254
 8001d10:	20000264 	.word	0x20000264
 8001d14:	20000250 	.word	0x20000250
 8001d18:	20000174 	.word	0x20000174
 8001d1c:	e000ed04 	.word	0xe000ed04

08001d20 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8001d26:	4b20      	ldr	r3, [pc, #128]	; (8001da8 <vTaskStartScheduler+0x88>)
 8001d28:	9301      	str	r3, [sp, #4]
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	9300      	str	r3, [sp, #0]
 8001d2e:	2300      	movs	r3, #0
 8001d30:	2282      	movs	r2, #130	; 0x82
 8001d32:	491e      	ldr	r1, [pc, #120]	; (8001dac <vTaskStartScheduler+0x8c>)
 8001d34:	481e      	ldr	r0, [pc, #120]	; (8001db0 <vTaskStartScheduler+0x90>)
 8001d36:	f7ff fead 	bl	8001a94 <xTaskCreate>
 8001d3a:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	2b01      	cmp	r3, #1
 8001d40:	d102      	bne.n	8001d48 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8001d42:	f000 fe0f 	bl	8002964 <xTimerCreateTimerTask>
 8001d46:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d116      	bne.n	8001d7c <vTaskStartScheduler+0x5c>
        __asm volatile
 8001d4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d52:	f383 8811 	msr	BASEPRI, r3
 8001d56:	f3bf 8f6f 	isb	sy
 8001d5a:	f3bf 8f4f 	dsb	sy
 8001d5e:	60bb      	str	r3, [r7, #8]
    }
 8001d60:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8001d62:	4b14      	ldr	r3, [pc, #80]	; (8001db4 <vTaskStartScheduler+0x94>)
 8001d64:	f04f 32ff 	mov.w	r2, #4294967295
 8001d68:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8001d6a:	4b13      	ldr	r3, [pc, #76]	; (8001db8 <vTaskStartScheduler+0x98>)
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8001d70:	4b12      	ldr	r3, [pc, #72]	; (8001dbc <vTaskStartScheduler+0x9c>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8001d76:	f001 f9ed 	bl	8003154 <xPortStartScheduler>
 8001d7a:	e00e      	b.n	8001d9a <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d82:	d10a      	bne.n	8001d9a <vTaskStartScheduler+0x7a>
        __asm volatile
 8001d84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d88:	f383 8811 	msr	BASEPRI, r3
 8001d8c:	f3bf 8f6f 	isb	sy
 8001d90:	f3bf 8f4f 	dsb	sy
 8001d94:	607b      	str	r3, [r7, #4]
    }
 8001d96:	bf00      	nop
 8001d98:	e7fe      	b.n	8001d98 <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8001d9a:	4b09      	ldr	r3, [pc, #36]	; (8001dc0 <vTaskStartScheduler+0xa0>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
}
 8001d9e:	bf00      	nop
 8001da0:	3710      	adds	r7, #16
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	2000026c 	.word	0x2000026c
 8001dac:	08006e20 	.word	0x08006e20
 8001db0:	080023d5 	.word	0x080023d5
 8001db4:	20000268 	.word	0x20000268
 8001db8:	20000254 	.word	0x20000254
 8001dbc:	2000024c 	.word	0x2000024c
 8001dc0:	20000008 	.word	0x20000008

08001dc4 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8001dc8:	4b04      	ldr	r3, [pc, #16]	; (8001ddc <vTaskSuspendAll+0x18>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	3301      	adds	r3, #1
 8001dce:	4a03      	ldr	r2, [pc, #12]	; (8001ddc <vTaskSuspendAll+0x18>)
 8001dd0:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8001dd2:	bf00      	nop
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr
 8001ddc:	20000270 	.word	0x20000270

08001de0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8001de6:	2300      	movs	r3, #0
 8001de8:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8001dea:	2300      	movs	r3, #0
 8001dec:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8001dee:	4b41      	ldr	r3, [pc, #260]	; (8001ef4 <xTaskResumeAll+0x114>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d10a      	bne.n	8001e0c <xTaskResumeAll+0x2c>
        __asm volatile
 8001df6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001dfa:	f383 8811 	msr	BASEPRI, r3
 8001dfe:	f3bf 8f6f 	isb	sy
 8001e02:	f3bf 8f4f 	dsb	sy
 8001e06:	603b      	str	r3, [r7, #0]
    }
 8001e08:	bf00      	nop
 8001e0a:	e7fe      	b.n	8001e0a <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8001e0c:	f001 fa44 	bl	8003298 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8001e10:	4b38      	ldr	r3, [pc, #224]	; (8001ef4 <xTaskResumeAll+0x114>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	3b01      	subs	r3, #1
 8001e16:	4a37      	ldr	r2, [pc, #220]	; (8001ef4 <xTaskResumeAll+0x114>)
 8001e18:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001e1a:	4b36      	ldr	r3, [pc, #216]	; (8001ef4 <xTaskResumeAll+0x114>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d161      	bne.n	8001ee6 <xTaskResumeAll+0x106>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001e22:	4b35      	ldr	r3, [pc, #212]	; (8001ef8 <xTaskResumeAll+0x118>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d05d      	beq.n	8001ee6 <xTaskResumeAll+0x106>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001e2a:	e02e      	b.n	8001e8a <xTaskResumeAll+0xaa>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001e2c:	4b33      	ldr	r3, [pc, #204]	; (8001efc <xTaskResumeAll+0x11c>)
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	68db      	ldr	r3, [r3, #12]
 8001e32:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	3318      	adds	r3, #24
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7fe ff2c 	bl	8000c96 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	3304      	adds	r3, #4
 8001e42:	4618      	mov	r0, r3
 8001e44:	f7fe ff27 	bl	8000c96 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	409a      	lsls	r2, r3
 8001e50:	4b2b      	ldr	r3, [pc, #172]	; (8001f00 <xTaskResumeAll+0x120>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4313      	orrs	r3, r2
 8001e56:	4a2a      	ldr	r2, [pc, #168]	; (8001f00 <xTaskResumeAll+0x120>)
 8001e58:	6013      	str	r3, [r2, #0]
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e5e:	4613      	mov	r3, r2
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	4413      	add	r3, r2
 8001e64:	009b      	lsls	r3, r3, #2
 8001e66:	4a27      	ldr	r2, [pc, #156]	; (8001f04 <xTaskResumeAll+0x124>)
 8001e68:	441a      	add	r2, r3
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	3304      	adds	r3, #4
 8001e6e:	4619      	mov	r1, r3
 8001e70:	4610      	mov	r0, r2
 8001e72:	f7fe feb3 	bl	8000bdc <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e7a:	4b23      	ldr	r3, [pc, #140]	; (8001f08 <xTaskResumeAll+0x128>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d302      	bcc.n	8001e8a <xTaskResumeAll+0xaa>
                    {
                        xYieldPending = pdTRUE;
 8001e84:	4b21      	ldr	r3, [pc, #132]	; (8001f0c <xTaskResumeAll+0x12c>)
 8001e86:	2201      	movs	r2, #1
 8001e88:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001e8a:	4b1c      	ldr	r3, [pc, #112]	; (8001efc <xTaskResumeAll+0x11c>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d1cc      	bne.n	8001e2c <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <xTaskResumeAll+0xbc>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8001e98:	f000 fb32 	bl	8002500 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8001e9c:	4b1c      	ldr	r3, [pc, #112]	; (8001f10 <xTaskResumeAll+0x130>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d010      	beq.n	8001eca <xTaskResumeAll+0xea>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8001ea8:	f000 f846 	bl	8001f38 <xTaskIncrementTick>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d002      	beq.n	8001eb8 <xTaskResumeAll+0xd8>
                            {
                                xYieldPending = pdTRUE;
 8001eb2:	4b16      	ldr	r3, [pc, #88]	; (8001f0c <xTaskResumeAll+0x12c>)
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	3b01      	subs	r3, #1
 8001ebc:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d1f1      	bne.n	8001ea8 <xTaskResumeAll+0xc8>

                        xPendedTicks = 0;
 8001ec4:	4b12      	ldr	r3, [pc, #72]	; (8001f10 <xTaskResumeAll+0x130>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8001eca:	4b10      	ldr	r3, [pc, #64]	; (8001f0c <xTaskResumeAll+0x12c>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d009      	beq.n	8001ee6 <xTaskResumeAll+0x106>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8001ed6:	4b0f      	ldr	r3, [pc, #60]	; (8001f14 <xTaskResumeAll+0x134>)
 8001ed8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001edc:	601a      	str	r2, [r3, #0]
 8001ede:	f3bf 8f4f 	dsb	sy
 8001ee2:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8001ee6:	f001 fa07 	bl	80032f8 <vPortExitCritical>

    return xAlreadyYielded;
 8001eea:	68bb      	ldr	r3, [r7, #8]
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	3710      	adds	r7, #16
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	20000270 	.word	0x20000270
 8001ef8:	20000248 	.word	0x20000248
 8001efc:	20000208 	.word	0x20000208
 8001f00:	20000250 	.word	0x20000250
 8001f04:	20000174 	.word	0x20000174
 8001f08:	20000170 	.word	0x20000170
 8001f0c:	2000025c 	.word	0x2000025c
 8001f10:	20000258 	.word	0x20000258
 8001f14:	e000ed04 	.word	0xe000ed04

08001f18 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b083      	sub	sp, #12
 8001f1c:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8001f1e:	4b05      	ldr	r3, [pc, #20]	; (8001f34 <xTaskGetTickCount+0x1c>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8001f24:	687b      	ldr	r3, [r7, #4]
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	370c      	adds	r7, #12
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop
 8001f34:	2000024c 	.word	0x2000024c

08001f38 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b086      	sub	sp, #24
 8001f3c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001f42:	4b4e      	ldr	r3, [pc, #312]	; (800207c <xTaskIncrementTick+0x144>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	f040 808e 	bne.w	8002068 <xTaskIncrementTick+0x130>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001f4c:	4b4c      	ldr	r3, [pc, #304]	; (8002080 <xTaskIncrementTick+0x148>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	3301      	adds	r3, #1
 8001f52:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8001f54:	4a4a      	ldr	r2, [pc, #296]	; (8002080 <xTaskIncrementTick+0x148>)
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8001f5a:	693b      	ldr	r3, [r7, #16]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d120      	bne.n	8001fa2 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8001f60:	4b48      	ldr	r3, [pc, #288]	; (8002084 <xTaskIncrementTick+0x14c>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d00a      	beq.n	8001f80 <xTaskIncrementTick+0x48>
        __asm volatile
 8001f6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f6e:	f383 8811 	msr	BASEPRI, r3
 8001f72:	f3bf 8f6f 	isb	sy
 8001f76:	f3bf 8f4f 	dsb	sy
 8001f7a:	603b      	str	r3, [r7, #0]
    }
 8001f7c:	bf00      	nop
 8001f7e:	e7fe      	b.n	8001f7e <xTaskIncrementTick+0x46>
 8001f80:	4b40      	ldr	r3, [pc, #256]	; (8002084 <xTaskIncrementTick+0x14c>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	60fb      	str	r3, [r7, #12]
 8001f86:	4b40      	ldr	r3, [pc, #256]	; (8002088 <xTaskIncrementTick+0x150>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a3e      	ldr	r2, [pc, #248]	; (8002084 <xTaskIncrementTick+0x14c>)
 8001f8c:	6013      	str	r3, [r2, #0]
 8001f8e:	4a3e      	ldr	r2, [pc, #248]	; (8002088 <xTaskIncrementTick+0x150>)
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	6013      	str	r3, [r2, #0]
 8001f94:	4b3d      	ldr	r3, [pc, #244]	; (800208c <xTaskIncrementTick+0x154>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	3301      	adds	r3, #1
 8001f9a:	4a3c      	ldr	r2, [pc, #240]	; (800208c <xTaskIncrementTick+0x154>)
 8001f9c:	6013      	str	r3, [r2, #0]
 8001f9e:	f000 faaf 	bl	8002500 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8001fa2:	4b3b      	ldr	r3, [pc, #236]	; (8002090 <xTaskIncrementTick+0x158>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	693a      	ldr	r2, [r7, #16]
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d348      	bcc.n	800203e <xTaskIncrementTick+0x106>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001fac:	4b35      	ldr	r3, [pc, #212]	; (8002084 <xTaskIncrementTick+0x14c>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d104      	bne.n	8001fc0 <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001fb6:	4b36      	ldr	r3, [pc, #216]	; (8002090 <xTaskIncrementTick+0x158>)
 8001fb8:	f04f 32ff 	mov.w	r2, #4294967295
 8001fbc:	601a      	str	r2, [r3, #0]
                    break;
 8001fbe:	e03e      	b.n	800203e <xTaskIncrementTick+0x106>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001fc0:	4b30      	ldr	r3, [pc, #192]	; (8002084 <xTaskIncrementTick+0x14c>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	68db      	ldr	r3, [r3, #12]
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001fca:	68bb      	ldr	r3, [r7, #8]
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8001fd0:	693a      	ldr	r2, [r7, #16]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	429a      	cmp	r2, r3
 8001fd6:	d203      	bcs.n	8001fe0 <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8001fd8:	4a2d      	ldr	r2, [pc, #180]	; (8002090 <xTaskIncrementTick+0x158>)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8001fde:	e02e      	b.n	800203e <xTaskIncrementTick+0x106>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	3304      	adds	r3, #4
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f7fe fe56 	bl	8000c96 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001fea:	68bb      	ldr	r3, [r7, #8]
 8001fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d004      	beq.n	8001ffc <xTaskIncrementTick+0xc4>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	3318      	adds	r3, #24
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f7fe fe4d 	bl	8000c96 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002000:	2201      	movs	r2, #1
 8002002:	409a      	lsls	r2, r3
 8002004:	4b23      	ldr	r3, [pc, #140]	; (8002094 <xTaskIncrementTick+0x15c>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4313      	orrs	r3, r2
 800200a:	4a22      	ldr	r2, [pc, #136]	; (8002094 <xTaskIncrementTick+0x15c>)
 800200c:	6013      	str	r3, [r2, #0]
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002012:	4613      	mov	r3, r2
 8002014:	009b      	lsls	r3, r3, #2
 8002016:	4413      	add	r3, r2
 8002018:	009b      	lsls	r3, r3, #2
 800201a:	4a1f      	ldr	r2, [pc, #124]	; (8002098 <xTaskIncrementTick+0x160>)
 800201c:	441a      	add	r2, r3
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	3304      	adds	r3, #4
 8002022:	4619      	mov	r1, r3
 8002024:	4610      	mov	r0, r2
 8002026:	f7fe fdd9 	bl	8000bdc <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800202a:	68bb      	ldr	r3, [r7, #8]
 800202c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800202e:	4b1b      	ldr	r3, [pc, #108]	; (800209c <xTaskIncrementTick+0x164>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002034:	429a      	cmp	r2, r3
 8002036:	d3b9      	bcc.n	8001fac <xTaskIncrementTick+0x74>
                            {
                                xSwitchRequired = pdTRUE;
 8002038:	2301      	movs	r3, #1
 800203a:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800203c:	e7b6      	b.n	8001fac <xTaskIncrementTick+0x74>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800203e:	4b17      	ldr	r3, [pc, #92]	; (800209c <xTaskIncrementTick+0x164>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002044:	4914      	ldr	r1, [pc, #80]	; (8002098 <xTaskIncrementTick+0x160>)
 8002046:	4613      	mov	r3, r2
 8002048:	009b      	lsls	r3, r3, #2
 800204a:	4413      	add	r3, r2
 800204c:	009b      	lsls	r3, r3, #2
 800204e:	440b      	add	r3, r1
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	2b01      	cmp	r3, #1
 8002054:	d901      	bls.n	800205a <xTaskIncrementTick+0x122>
                {
                    xSwitchRequired = pdTRUE;
 8002056:	2301      	movs	r3, #1
 8002058:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 800205a:	4b11      	ldr	r3, [pc, #68]	; (80020a0 <xTaskIncrementTick+0x168>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d007      	beq.n	8002072 <xTaskIncrementTick+0x13a>
                {
                    xSwitchRequired = pdTRUE;
 8002062:	2301      	movs	r3, #1
 8002064:	617b      	str	r3, [r7, #20]
 8002066:	e004      	b.n	8002072 <xTaskIncrementTick+0x13a>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8002068:	4b0e      	ldr	r3, [pc, #56]	; (80020a4 <xTaskIncrementTick+0x16c>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	3301      	adds	r3, #1
 800206e:	4a0d      	ldr	r2, [pc, #52]	; (80020a4 <xTaskIncrementTick+0x16c>)
 8002070:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8002072:	697b      	ldr	r3, [r7, #20]
}
 8002074:	4618      	mov	r0, r3
 8002076:	3718      	adds	r7, #24
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}
 800207c:	20000270 	.word	0x20000270
 8002080:	2000024c 	.word	0x2000024c
 8002084:	20000200 	.word	0x20000200
 8002088:	20000204 	.word	0x20000204
 800208c:	20000260 	.word	0x20000260
 8002090:	20000268 	.word	0x20000268
 8002094:	20000250 	.word	0x20000250
 8002098:	20000174 	.word	0x20000174
 800209c:	20000170 	.word	0x20000170
 80020a0:	2000025c 	.word	0x2000025c
 80020a4:	20000258 	.word	0x20000258

080020a8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80020a8:	b480      	push	{r7}
 80020aa:	b087      	sub	sp, #28
 80020ac:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80020ae:	4b27      	ldr	r3, [pc, #156]	; (800214c <vTaskSwitchContext+0xa4>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d003      	beq.n	80020be <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80020b6:	4b26      	ldr	r3, [pc, #152]	; (8002150 <vTaskSwitchContext+0xa8>)
 80020b8:	2201      	movs	r2, #1
 80020ba:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 80020bc:	e03f      	b.n	800213e <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 80020be:	4b24      	ldr	r3, [pc, #144]	; (8002150 <vTaskSwitchContext+0xa8>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80020c4:	4b23      	ldr	r3, [pc, #140]	; (8002154 <vTaskSwitchContext+0xac>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	fab3 f383 	clz	r3, r3
 80020d0:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80020d2:	7afb      	ldrb	r3, [r7, #11]
 80020d4:	f1c3 031f 	rsb	r3, r3, #31
 80020d8:	617b      	str	r3, [r7, #20]
 80020da:	491f      	ldr	r1, [pc, #124]	; (8002158 <vTaskSwitchContext+0xb0>)
 80020dc:	697a      	ldr	r2, [r7, #20]
 80020de:	4613      	mov	r3, r2
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	4413      	add	r3, r2
 80020e4:	009b      	lsls	r3, r3, #2
 80020e6:	440b      	add	r3, r1
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d10a      	bne.n	8002104 <vTaskSwitchContext+0x5c>
        __asm volatile
 80020ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020f2:	f383 8811 	msr	BASEPRI, r3
 80020f6:	f3bf 8f6f 	isb	sy
 80020fa:	f3bf 8f4f 	dsb	sy
 80020fe:	607b      	str	r3, [r7, #4]
    }
 8002100:	bf00      	nop
 8002102:	e7fe      	b.n	8002102 <vTaskSwitchContext+0x5a>
 8002104:	697a      	ldr	r2, [r7, #20]
 8002106:	4613      	mov	r3, r2
 8002108:	009b      	lsls	r3, r3, #2
 800210a:	4413      	add	r3, r2
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	4a12      	ldr	r2, [pc, #72]	; (8002158 <vTaskSwitchContext+0xb0>)
 8002110:	4413      	add	r3, r2
 8002112:	613b      	str	r3, [r7, #16]
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	685a      	ldr	r2, [r3, #4]
 800211a:	693b      	ldr	r3, [r7, #16]
 800211c:	605a      	str	r2, [r3, #4]
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	685a      	ldr	r2, [r3, #4]
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	3308      	adds	r3, #8
 8002126:	429a      	cmp	r2, r3
 8002128:	d104      	bne.n	8002134 <vTaskSwitchContext+0x8c>
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	685a      	ldr	r2, [r3, #4]
 8002130:	693b      	ldr	r3, [r7, #16]
 8002132:	605a      	str	r2, [r3, #4]
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	4a08      	ldr	r2, [pc, #32]	; (800215c <vTaskSwitchContext+0xb4>)
 800213c:	6013      	str	r3, [r2, #0]
}
 800213e:	bf00      	nop
 8002140:	371c      	adds	r7, #28
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop
 800214c:	20000270 	.word	0x20000270
 8002150:	2000025c 	.word	0x2000025c
 8002154:	20000250 	.word	0x20000250
 8002158:	20000174 	.word	0x20000174
 800215c:	20000170 	.word	0x20000170

08002160 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b084      	sub	sp, #16
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d10a      	bne.n	8002186 <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8002170:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002174:	f383 8811 	msr	BASEPRI, r3
 8002178:	f3bf 8f6f 	isb	sy
 800217c:	f3bf 8f4f 	dsb	sy
 8002180:	60fb      	str	r3, [r7, #12]
    }
 8002182:	bf00      	nop
 8002184:	e7fe      	b.n	8002184 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002186:	4b07      	ldr	r3, [pc, #28]	; (80021a4 <vTaskPlaceOnEventList+0x44>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	3318      	adds	r3, #24
 800218c:	4619      	mov	r1, r3
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	f7fe fd48 	bl	8000c24 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002194:	2101      	movs	r1, #1
 8002196:	6838      	ldr	r0, [r7, #0]
 8002198:	f000 fb7e 	bl	8002898 <prvAddCurrentTaskToDelayedList>
}
 800219c:	bf00      	nop
 800219e:	3710      	adds	r7, #16
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	20000170 	.word	0x20000170

080021a8 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b086      	sub	sp, #24
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	60f8      	str	r0, [r7, #12]
 80021b0:	60b9      	str	r1, [r7, #8]
 80021b2:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d10a      	bne.n	80021d0 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 80021ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021be:	f383 8811 	msr	BASEPRI, r3
 80021c2:	f3bf 8f6f 	isb	sy
 80021c6:	f3bf 8f4f 	dsb	sy
 80021ca:	617b      	str	r3, [r7, #20]
    }
 80021cc:	bf00      	nop
 80021ce:	e7fe      	b.n	80021ce <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80021d0:	4b0a      	ldr	r3, [pc, #40]	; (80021fc <vTaskPlaceOnEventListRestricted+0x54>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	3318      	adds	r3, #24
 80021d6:	4619      	mov	r1, r3
 80021d8:	68f8      	ldr	r0, [r7, #12]
 80021da:	f7fe fcff 	bl	8000bdc <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d002      	beq.n	80021ea <vTaskPlaceOnEventListRestricted+0x42>
        {
            xTicksToWait = portMAX_DELAY;
 80021e4:	f04f 33ff 	mov.w	r3, #4294967295
 80021e8:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80021ea:	6879      	ldr	r1, [r7, #4]
 80021ec:	68b8      	ldr	r0, [r7, #8]
 80021ee:	f000 fb53 	bl	8002898 <prvAddCurrentTaskToDelayedList>
    }
 80021f2:	bf00      	nop
 80021f4:	3718      	adds	r7, #24
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	20000170 	.word	0x20000170

08002200 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b086      	sub	sp, #24
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	68db      	ldr	r3, [r3, #12]
 800220e:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d10a      	bne.n	800222c <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8002216:	f04f 0350 	mov.w	r3, #80	; 0x50
 800221a:	f383 8811 	msr	BASEPRI, r3
 800221e:	f3bf 8f6f 	isb	sy
 8002222:	f3bf 8f4f 	dsb	sy
 8002226:	60fb      	str	r3, [r7, #12]
    }
 8002228:	bf00      	nop
 800222a:	e7fe      	b.n	800222a <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800222c:	693b      	ldr	r3, [r7, #16]
 800222e:	3318      	adds	r3, #24
 8002230:	4618      	mov	r0, r3
 8002232:	f7fe fd30 	bl	8000c96 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002236:	4b1d      	ldr	r3, [pc, #116]	; (80022ac <xTaskRemoveFromEventList+0xac>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d11c      	bne.n	8002278 <xTaskRemoveFromEventList+0x78>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	3304      	adds	r3, #4
 8002242:	4618      	mov	r0, r3
 8002244:	f7fe fd27 	bl	8000c96 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800224c:	2201      	movs	r2, #1
 800224e:	409a      	lsls	r2, r3
 8002250:	4b17      	ldr	r3, [pc, #92]	; (80022b0 <xTaskRemoveFromEventList+0xb0>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4313      	orrs	r3, r2
 8002256:	4a16      	ldr	r2, [pc, #88]	; (80022b0 <xTaskRemoveFromEventList+0xb0>)
 8002258:	6013      	str	r3, [r2, #0]
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800225e:	4613      	mov	r3, r2
 8002260:	009b      	lsls	r3, r3, #2
 8002262:	4413      	add	r3, r2
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	4a13      	ldr	r2, [pc, #76]	; (80022b4 <xTaskRemoveFromEventList+0xb4>)
 8002268:	441a      	add	r2, r3
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	3304      	adds	r3, #4
 800226e:	4619      	mov	r1, r3
 8002270:	4610      	mov	r0, r2
 8002272:	f7fe fcb3 	bl	8000bdc <vListInsertEnd>
 8002276:	e005      	b.n	8002284 <xTaskRemoveFromEventList+0x84>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002278:	693b      	ldr	r3, [r7, #16]
 800227a:	3318      	adds	r3, #24
 800227c:	4619      	mov	r1, r3
 800227e:	480e      	ldr	r0, [pc, #56]	; (80022b8 <xTaskRemoveFromEventList+0xb8>)
 8002280:	f7fe fcac 	bl	8000bdc <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002288:	4b0c      	ldr	r3, [pc, #48]	; (80022bc <xTaskRemoveFromEventList+0xbc>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800228e:	429a      	cmp	r2, r3
 8002290:	d905      	bls.n	800229e <xTaskRemoveFromEventList+0x9e>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8002292:	2301      	movs	r3, #1
 8002294:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8002296:	4b0a      	ldr	r3, [pc, #40]	; (80022c0 <xTaskRemoveFromEventList+0xc0>)
 8002298:	2201      	movs	r2, #1
 800229a:	601a      	str	r2, [r3, #0]
 800229c:	e001      	b.n	80022a2 <xTaskRemoveFromEventList+0xa2>
    }
    else
    {
        xReturn = pdFALSE;
 800229e:	2300      	movs	r3, #0
 80022a0:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 80022a2:	697b      	ldr	r3, [r7, #20]
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3718      	adds	r7, #24
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	20000270 	.word	0x20000270
 80022b0:	20000250 	.word	0x20000250
 80022b4:	20000174 	.word	0x20000174
 80022b8:	20000208 	.word	0x20000208
 80022bc:	20000170 	.word	0x20000170
 80022c0:	2000025c 	.word	0x2000025c

080022c4 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80022c4:	b480      	push	{r7}
 80022c6:	b083      	sub	sp, #12
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80022cc:	4b06      	ldr	r3, [pc, #24]	; (80022e8 <vTaskInternalSetTimeOutState+0x24>)
 80022ce:	681a      	ldr	r2, [r3, #0]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80022d4:	4b05      	ldr	r3, [pc, #20]	; (80022ec <vTaskInternalSetTimeOutState+0x28>)
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	605a      	str	r2, [r3, #4]
}
 80022dc:	bf00      	nop
 80022de:	370c      	adds	r7, #12
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr
 80022e8:	20000260 	.word	0x20000260
 80022ec:	2000024c 	.word	0x2000024c

080022f0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b088      	sub	sp, #32
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
 80022f8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d10a      	bne.n	8002316 <xTaskCheckForTimeOut+0x26>
        __asm volatile
 8002300:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002304:	f383 8811 	msr	BASEPRI, r3
 8002308:	f3bf 8f6f 	isb	sy
 800230c:	f3bf 8f4f 	dsb	sy
 8002310:	613b      	str	r3, [r7, #16]
    }
 8002312:	bf00      	nop
 8002314:	e7fe      	b.n	8002314 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d10a      	bne.n	8002332 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 800231c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002320:	f383 8811 	msr	BASEPRI, r3
 8002324:	f3bf 8f6f 	isb	sy
 8002328:	f3bf 8f4f 	dsb	sy
 800232c:	60fb      	str	r3, [r7, #12]
    }
 800232e:	bf00      	nop
 8002330:	e7fe      	b.n	8002330 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 8002332:	f000 ffb1 	bl	8003298 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8002336:	4b1f      	ldr	r3, [pc, #124]	; (80023b4 <xTaskCheckForTimeOut+0xc4>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	69ba      	ldr	r2, [r7, #24]
 8002342:	1ad3      	subs	r3, r2, r3
 8002344:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800234e:	d102      	bne.n	8002356 <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8002350:	2300      	movs	r3, #0
 8002352:	61fb      	str	r3, [r7, #28]
 8002354:	e026      	b.n	80023a4 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	4b17      	ldr	r3, [pc, #92]	; (80023b8 <xTaskCheckForTimeOut+0xc8>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	429a      	cmp	r2, r3
 8002360:	d00a      	beq.n	8002378 <xTaskCheckForTimeOut+0x88>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	69ba      	ldr	r2, [r7, #24]
 8002368:	429a      	cmp	r2, r3
 800236a:	d305      	bcc.n	8002378 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800236c:	2301      	movs	r3, #1
 800236e:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	2200      	movs	r2, #0
 8002374:	601a      	str	r2, [r3, #0]
 8002376:	e015      	b.n	80023a4 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	697a      	ldr	r2, [r7, #20]
 800237e:	429a      	cmp	r2, r3
 8002380:	d20b      	bcs.n	800239a <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	1ad2      	subs	r2, r2, r3
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f7ff ff98 	bl	80022c4 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8002394:	2300      	movs	r3, #0
 8002396:	61fb      	str	r3, [r7, #28]
 8002398:	e004      	b.n	80023a4 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	2200      	movs	r2, #0
 800239e:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80023a0:	2301      	movs	r3, #1
 80023a2:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 80023a4:	f000 ffa8 	bl	80032f8 <vPortExitCritical>

    return xReturn;
 80023a8:	69fb      	ldr	r3, [r7, #28]
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	3720      	adds	r7, #32
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	2000024c 	.word	0x2000024c
 80023b8:	20000260 	.word	0x20000260

080023bc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 80023c0:	4b03      	ldr	r3, [pc, #12]	; (80023d0 <vTaskMissedYield+0x14>)
 80023c2:	2201      	movs	r2, #1
 80023c4:	601a      	str	r2, [r3, #0]
}
 80023c6:	bf00      	nop
 80023c8:	46bd      	mov	sp, r7
 80023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ce:	4770      	bx	lr
 80023d0:	2000025c 	.word	0x2000025c

080023d4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80023dc:	f000 f852 	bl	8002484 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80023e0:	4b06      	ldr	r3, [pc, #24]	; (80023fc <prvIdleTask+0x28>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d9f9      	bls.n	80023dc <prvIdleTask+0x8>
                {
                    taskYIELD();
 80023e8:	4b05      	ldr	r3, [pc, #20]	; (8002400 <prvIdleTask+0x2c>)
 80023ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80023ee:	601a      	str	r2, [r3, #0]
 80023f0:	f3bf 8f4f 	dsb	sy
 80023f4:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80023f8:	e7f0      	b.n	80023dc <prvIdleTask+0x8>
 80023fa:	bf00      	nop
 80023fc:	20000174 	.word	0x20000174
 8002400:	e000ed04 	.word	0xe000ed04

08002404 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800240a:	2300      	movs	r3, #0
 800240c:	607b      	str	r3, [r7, #4]
 800240e:	e00c      	b.n	800242a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002410:	687a      	ldr	r2, [r7, #4]
 8002412:	4613      	mov	r3, r2
 8002414:	009b      	lsls	r3, r3, #2
 8002416:	4413      	add	r3, r2
 8002418:	009b      	lsls	r3, r3, #2
 800241a:	4a12      	ldr	r2, [pc, #72]	; (8002464 <prvInitialiseTaskLists+0x60>)
 800241c:	4413      	add	r3, r2
 800241e:	4618      	mov	r0, r3
 8002420:	f7fe fbaf 	bl	8000b82 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	3301      	adds	r3, #1
 8002428:	607b      	str	r3, [r7, #4]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2b04      	cmp	r3, #4
 800242e:	d9ef      	bls.n	8002410 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002430:	480d      	ldr	r0, [pc, #52]	; (8002468 <prvInitialiseTaskLists+0x64>)
 8002432:	f7fe fba6 	bl	8000b82 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8002436:	480d      	ldr	r0, [pc, #52]	; (800246c <prvInitialiseTaskLists+0x68>)
 8002438:	f7fe fba3 	bl	8000b82 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800243c:	480c      	ldr	r0, [pc, #48]	; (8002470 <prvInitialiseTaskLists+0x6c>)
 800243e:	f7fe fba0 	bl	8000b82 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8002442:	480c      	ldr	r0, [pc, #48]	; (8002474 <prvInitialiseTaskLists+0x70>)
 8002444:	f7fe fb9d 	bl	8000b82 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8002448:	480b      	ldr	r0, [pc, #44]	; (8002478 <prvInitialiseTaskLists+0x74>)
 800244a:	f7fe fb9a 	bl	8000b82 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800244e:	4b0b      	ldr	r3, [pc, #44]	; (800247c <prvInitialiseTaskLists+0x78>)
 8002450:	4a05      	ldr	r2, [pc, #20]	; (8002468 <prvInitialiseTaskLists+0x64>)
 8002452:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002454:	4b0a      	ldr	r3, [pc, #40]	; (8002480 <prvInitialiseTaskLists+0x7c>)
 8002456:	4a05      	ldr	r2, [pc, #20]	; (800246c <prvInitialiseTaskLists+0x68>)
 8002458:	601a      	str	r2, [r3, #0]
}
 800245a:	bf00      	nop
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	20000174 	.word	0x20000174
 8002468:	200001d8 	.word	0x200001d8
 800246c:	200001ec 	.word	0x200001ec
 8002470:	20000208 	.word	0x20000208
 8002474:	2000021c 	.word	0x2000021c
 8002478:	20000234 	.word	0x20000234
 800247c:	20000200 	.word	0x20000200
 8002480:	20000204 	.word	0x20000204

08002484 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800248a:	e019      	b.n	80024c0 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 800248c:	f000 ff04 	bl	8003298 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002490:	4b10      	ldr	r3, [pc, #64]	; (80024d4 <prvCheckTasksWaitingTermination+0x50>)
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	68db      	ldr	r3, [r3, #12]
 8002496:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	3304      	adds	r3, #4
 800249c:	4618      	mov	r0, r3
 800249e:	f7fe fbfa 	bl	8000c96 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 80024a2:	4b0d      	ldr	r3, [pc, #52]	; (80024d8 <prvCheckTasksWaitingTermination+0x54>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	3b01      	subs	r3, #1
 80024a8:	4a0b      	ldr	r2, [pc, #44]	; (80024d8 <prvCheckTasksWaitingTermination+0x54>)
 80024aa:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 80024ac:	4b0b      	ldr	r3, [pc, #44]	; (80024dc <prvCheckTasksWaitingTermination+0x58>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	3b01      	subs	r3, #1
 80024b2:	4a0a      	ldr	r2, [pc, #40]	; (80024dc <prvCheckTasksWaitingTermination+0x58>)
 80024b4:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 80024b6:	f000 ff1f 	bl	80032f8 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 80024ba:	6878      	ldr	r0, [r7, #4]
 80024bc:	f000 f810 	bl	80024e0 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80024c0:	4b06      	ldr	r3, [pc, #24]	; (80024dc <prvCheckTasksWaitingTermination+0x58>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d1e1      	bne.n	800248c <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 80024c8:	bf00      	nop
 80024ca:	bf00      	nop
 80024cc:	3708      	adds	r7, #8
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	2000021c 	.word	0x2000021c
 80024d8:	20000248 	.word	0x20000248
 80024dc:	20000230 	.word	0x20000230

080024e0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b082      	sub	sp, #8
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ec:	4618      	mov	r0, r3
 80024ee:	f001 f8d5 	bl	800369c <vPortFree>
                vPortFree( pxTCB );
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f001 f8d2 	bl	800369c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80024f8:	bf00      	nop
 80024fa:	3708      	adds	r7, #8
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}

08002500 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002504:	4b0a      	ldr	r3, [pc, #40]	; (8002530 <prvResetNextTaskUnblockTime+0x30>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d104      	bne.n	8002518 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800250e:	4b09      	ldr	r3, [pc, #36]	; (8002534 <prvResetNextTaskUnblockTime+0x34>)
 8002510:	f04f 32ff 	mov.w	r2, #4294967295
 8002514:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002516:	e005      	b.n	8002524 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002518:	4b05      	ldr	r3, [pc, #20]	; (8002530 <prvResetNextTaskUnblockTime+0x30>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	68db      	ldr	r3, [r3, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a04      	ldr	r2, [pc, #16]	; (8002534 <prvResetNextTaskUnblockTime+0x34>)
 8002522:	6013      	str	r3, [r2, #0]
}
 8002524:	bf00      	nop
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	20000200 	.word	0x20000200
 8002534:	20000268 	.word	0x20000268

08002538 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 800253e:	4b0b      	ldr	r3, [pc, #44]	; (800256c <xTaskGetSchedulerState+0x34>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d102      	bne.n	800254c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8002546:	2301      	movs	r3, #1
 8002548:	607b      	str	r3, [r7, #4]
 800254a:	e008      	b.n	800255e <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800254c:	4b08      	ldr	r3, [pc, #32]	; (8002570 <xTaskGetSchedulerState+0x38>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d102      	bne.n	800255a <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8002554:	2302      	movs	r3, #2
 8002556:	607b      	str	r3, [r7, #4]
 8002558:	e001      	b.n	800255e <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 800255a:	2300      	movs	r3, #0
 800255c:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800255e:	687b      	ldr	r3, [r7, #4]
    }
 8002560:	4618      	mov	r0, r3
 8002562:	370c      	adds	r7, #12
 8002564:	46bd      	mov	sp, r7
 8002566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256a:	4770      	bx	lr
 800256c:	20000254 	.word	0x20000254
 8002570:	20000270 	.word	0x20000270

08002574 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 8002574:	b580      	push	{r7, lr}
 8002576:	b084      	sub	sp, #16
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	60bb      	str	r3, [r7, #8]
        BaseType_t xReturn = pdFALSE;
 8002580:	2300      	movs	r3, #0
 8002582:	60fb      	str	r3, [r7, #12]

        /* If the mutex was given back by an interrupt while the queue was
         * locked then the mutex holder might now be NULL.  _RB_ Is this still
         * needed as interrupts can no longer use mutexes? */
        if( pxMutexHolder != NULL )
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d05e      	beq.n	8002648 <xTaskPriorityInherit+0xd4>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800258e:	4b31      	ldr	r3, [pc, #196]	; (8002654 <xTaskPriorityInherit+0xe0>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002594:	429a      	cmp	r2, r3
 8002596:	d24e      	bcs.n	8002636 <xTaskPriorityInherit+0xc2>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	699b      	ldr	r3, [r3, #24]
 800259c:	2b00      	cmp	r3, #0
 800259e:	db06      	blt.n	80025ae <xTaskPriorityInherit+0x3a>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80025a0:	4b2c      	ldr	r3, [pc, #176]	; (8002654 <xTaskPriorityInherit+0xe0>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025a6:	f1c3 0205 	rsb	r2, r3, #5
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	6959      	ldr	r1, [r3, #20]
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025b6:	4613      	mov	r3, r2
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	4413      	add	r3, r2
 80025bc:	009b      	lsls	r3, r3, #2
 80025be:	4a26      	ldr	r2, [pc, #152]	; (8002658 <xTaskPriorityInherit+0xe4>)
 80025c0:	4413      	add	r3, r2
 80025c2:	4299      	cmp	r1, r3
 80025c4:	d12f      	bne.n	8002626 <xTaskPriorityInherit+0xb2>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	3304      	adds	r3, #4
 80025ca:	4618      	mov	r0, r3
 80025cc:	f7fe fb63 	bl	8000c96 <uxListRemove>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d10a      	bne.n	80025ec <xTaskPriorityInherit+0x78>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025da:	2201      	movs	r2, #1
 80025dc:	fa02 f303 	lsl.w	r3, r2, r3
 80025e0:	43da      	mvns	r2, r3
 80025e2:	4b1e      	ldr	r3, [pc, #120]	; (800265c <xTaskPriorityInherit+0xe8>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4013      	ands	r3, r2
 80025e8:	4a1c      	ldr	r2, [pc, #112]	; (800265c <xTaskPriorityInherit+0xe8>)
 80025ea:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80025ec:	4b19      	ldr	r3, [pc, #100]	; (8002654 <xTaskPriorityInherit+0xe0>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025f2:	68bb      	ldr	r3, [r7, #8]
 80025f4:	62da      	str	r2, [r3, #44]	; 0x2c
                    prvReaddTaskToReadyList( pxMutexHolderTCB );
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025fa:	2201      	movs	r2, #1
 80025fc:	409a      	lsls	r2, r3
 80025fe:	4b17      	ldr	r3, [pc, #92]	; (800265c <xTaskPriorityInherit+0xe8>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4313      	orrs	r3, r2
 8002604:	4a15      	ldr	r2, [pc, #84]	; (800265c <xTaskPriorityInherit+0xe8>)
 8002606:	6013      	str	r3, [r2, #0]
 8002608:	68bb      	ldr	r3, [r7, #8]
 800260a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800260c:	4613      	mov	r3, r2
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	4413      	add	r3, r2
 8002612:	009b      	lsls	r3, r3, #2
 8002614:	4a10      	ldr	r2, [pc, #64]	; (8002658 <xTaskPriorityInherit+0xe4>)
 8002616:	441a      	add	r2, r3
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	3304      	adds	r3, #4
 800261c:	4619      	mov	r1, r3
 800261e:	4610      	mov	r0, r2
 8002620:	f7fe fadc 	bl	8000bdc <vListInsertEnd>
 8002624:	e004      	b.n	8002630 <xTaskPriorityInherit+0xbc>
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002626:	4b0b      	ldr	r3, [pc, #44]	; (8002654 <xTaskPriorityInherit+0xe0>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	62da      	str	r2, [r3, #44]	; 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 8002630:	2301      	movs	r3, #1
 8002632:	60fb      	str	r3, [r7, #12]
 8002634:	e008      	b.n	8002648 <xTaskPriorityInherit+0xd4>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800263a:	4b06      	ldr	r3, [pc, #24]	; (8002654 <xTaskPriorityInherit+0xe0>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002640:	429a      	cmp	r2, r3
 8002642:	d201      	bcs.n	8002648 <xTaskPriorityInherit+0xd4>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 8002644:	2301      	movs	r3, #1
 8002646:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8002648:	68fb      	ldr	r3, [r7, #12]
    }
 800264a:	4618      	mov	r0, r3
 800264c:	3710      	adds	r7, #16
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	20000170 	.word	0x20000170
 8002658:	20000174 	.word	0x20000174
 800265c:	20000250 	.word	0x20000250

08002660 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8002660:	b580      	push	{r7, lr}
 8002662:	b086      	sub	sp, #24
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 800266c:	2300      	movs	r3, #0
 800266e:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d063      	beq.n	800273e <xTaskPriorityDisinherit+0xde>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8002676:	4b34      	ldr	r3, [pc, #208]	; (8002748 <xTaskPriorityDisinherit+0xe8>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	693a      	ldr	r2, [r7, #16]
 800267c:	429a      	cmp	r2, r3
 800267e:	d00a      	beq.n	8002696 <xTaskPriorityDisinherit+0x36>
        __asm volatile
 8002680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002684:	f383 8811 	msr	BASEPRI, r3
 8002688:	f3bf 8f6f 	isb	sy
 800268c:	f3bf 8f4f 	dsb	sy
 8002690:	60fb      	str	r3, [r7, #12]
    }
 8002692:	bf00      	nop
 8002694:	e7fe      	b.n	8002694 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800269a:	2b00      	cmp	r3, #0
 800269c:	d10a      	bne.n	80026b4 <xTaskPriorityDisinherit+0x54>
        __asm volatile
 800269e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026a2:	f383 8811 	msr	BASEPRI, r3
 80026a6:	f3bf 8f6f 	isb	sy
 80026aa:	f3bf 8f4f 	dsb	sy
 80026ae:	60bb      	str	r3, [r7, #8]
    }
 80026b0:	bf00      	nop
 80026b2:	e7fe      	b.n	80026b2 <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026b8:	1e5a      	subs	r2, r3, #1
 80026ba:	693b      	ldr	r3, [r7, #16]
 80026bc:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026c6:	429a      	cmp	r2, r3
 80026c8:	d039      	beq.n	800273e <xTaskPriorityDisinherit+0xde>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80026ca:	693b      	ldr	r3, [r7, #16]
 80026cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d135      	bne.n	800273e <xTaskPriorityDisinherit+0xde>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	3304      	adds	r3, #4
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7fe fadd 	bl	8000c96 <uxListRemove>
 80026dc:	4603      	mov	r3, r0
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d10a      	bne.n	80026f8 <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026e6:	2201      	movs	r2, #1
 80026e8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ec:	43da      	mvns	r2, r3
 80026ee:	4b17      	ldr	r3, [pc, #92]	; (800274c <xTaskPriorityDisinherit+0xec>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4013      	ands	r3, r2
 80026f4:	4a15      	ldr	r2, [pc, #84]	; (800274c <xTaskPriorityDisinherit+0xec>)
 80026f6:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80026fc:	693b      	ldr	r3, [r7, #16]
 80026fe:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002704:	f1c3 0205 	rsb	r2, r3, #5
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002710:	2201      	movs	r2, #1
 8002712:	409a      	lsls	r2, r3
 8002714:	4b0d      	ldr	r3, [pc, #52]	; (800274c <xTaskPriorityDisinherit+0xec>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4313      	orrs	r3, r2
 800271a:	4a0c      	ldr	r2, [pc, #48]	; (800274c <xTaskPriorityDisinherit+0xec>)
 800271c:	6013      	str	r3, [r2, #0]
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002722:	4613      	mov	r3, r2
 8002724:	009b      	lsls	r3, r3, #2
 8002726:	4413      	add	r3, r2
 8002728:	009b      	lsls	r3, r3, #2
 800272a:	4a09      	ldr	r2, [pc, #36]	; (8002750 <xTaskPriorityDisinherit+0xf0>)
 800272c:	441a      	add	r2, r3
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	3304      	adds	r3, #4
 8002732:	4619      	mov	r1, r3
 8002734:	4610      	mov	r0, r2
 8002736:	f7fe fa51 	bl	8000bdc <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 800273a:	2301      	movs	r3, #1
 800273c:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800273e:	697b      	ldr	r3, [r7, #20]
    }
 8002740:	4618      	mov	r0, r3
 8002742:	3718      	adds	r7, #24
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}
 8002748:	20000170 	.word	0x20000170
 800274c:	20000250 	.word	0x20000250
 8002750:	20000174 	.word	0x20000174

08002754 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 8002754:	b580      	push	{r7, lr}
 8002756:	b088      	sub	sp, #32
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
 800275c:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	61bb      	str	r3, [r7, #24]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8002762:	2301      	movs	r3, #1
 8002764:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d077      	beq.n	800285c <vTaskPriorityDisinheritAfterTimeout+0x108>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 800276c:	69bb      	ldr	r3, [r7, #24]
 800276e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002770:	2b00      	cmp	r3, #0
 8002772:	d10a      	bne.n	800278a <vTaskPriorityDisinheritAfterTimeout+0x36>
        __asm volatile
 8002774:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002778:	f383 8811 	msr	BASEPRI, r3
 800277c:	f3bf 8f6f 	isb	sy
 8002780:	f3bf 8f4f 	dsb	sy
 8002784:	60fb      	str	r3, [r7, #12]
    }
 8002786:	bf00      	nop
 8002788:	e7fe      	b.n	8002788 <vTaskPriorityDisinheritAfterTimeout+0x34>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800278a:	69bb      	ldr	r3, [r7, #24]
 800278c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800278e:	683a      	ldr	r2, [r7, #0]
 8002790:	429a      	cmp	r2, r3
 8002792:	d902      	bls.n	800279a <vTaskPriorityDisinheritAfterTimeout+0x46>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	61fb      	str	r3, [r7, #28]
 8002798:	e002      	b.n	80027a0 <vTaskPriorityDisinheritAfterTimeout+0x4c>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 800279a:	69bb      	ldr	r3, [r7, #24]
 800279c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800279e:	61fb      	str	r3, [r7, #28]
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 80027a0:	69bb      	ldr	r3, [r7, #24]
 80027a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027a4:	69fa      	ldr	r2, [r7, #28]
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d058      	beq.n	800285c <vTaskPriorityDisinheritAfterTimeout+0x108>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80027aa:	69bb      	ldr	r3, [r7, #24]
 80027ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027ae:	697a      	ldr	r2, [r7, #20]
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d153      	bne.n	800285c <vTaskPriorityDisinheritAfterTimeout+0x108>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 80027b4:	4b2b      	ldr	r3, [pc, #172]	; (8002864 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	69ba      	ldr	r2, [r7, #24]
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d10a      	bne.n	80027d4 <vTaskPriorityDisinheritAfterTimeout+0x80>
        __asm volatile
 80027be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027c2:	f383 8811 	msr	BASEPRI, r3
 80027c6:	f3bf 8f6f 	isb	sy
 80027ca:	f3bf 8f4f 	dsb	sy
 80027ce:	60bb      	str	r3, [r7, #8]
    }
 80027d0:	bf00      	nop
 80027d2:	e7fe      	b.n	80027d2 <vTaskPriorityDisinheritAfterTimeout+0x7e>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80027d4:	69bb      	ldr	r3, [r7, #24]
 80027d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027d8:	613b      	str	r3, [r7, #16]
                    pxTCB->uxPriority = uxPriorityToUse;
 80027da:	69bb      	ldr	r3, [r7, #24]
 80027dc:	69fa      	ldr	r2, [r7, #28]
 80027de:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80027e0:	69bb      	ldr	r3, [r7, #24]
 80027e2:	699b      	ldr	r3, [r3, #24]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	db04      	blt.n	80027f2 <vTaskPriorityDisinheritAfterTimeout+0x9e>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	f1c3 0205 	rsb	r2, r3, #5
 80027ee:	69bb      	ldr	r3, [r7, #24]
 80027f0:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80027f2:	69bb      	ldr	r3, [r7, #24]
 80027f4:	6959      	ldr	r1, [r3, #20]
 80027f6:	693a      	ldr	r2, [r7, #16]
 80027f8:	4613      	mov	r3, r2
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	4413      	add	r3, r2
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	4a19      	ldr	r2, [pc, #100]	; (8002868 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8002802:	4413      	add	r3, r2
 8002804:	4299      	cmp	r1, r3
 8002806:	d129      	bne.n	800285c <vTaskPriorityDisinheritAfterTimeout+0x108>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002808:	69bb      	ldr	r3, [r7, #24]
 800280a:	3304      	adds	r3, #4
 800280c:	4618      	mov	r0, r3
 800280e:	f7fe fa42 	bl	8000c96 <uxListRemove>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d10a      	bne.n	800282e <vTaskPriorityDisinheritAfterTimeout+0xda>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8002818:	69bb      	ldr	r3, [r7, #24]
 800281a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800281c:	2201      	movs	r2, #1
 800281e:	fa02 f303 	lsl.w	r3, r2, r3
 8002822:	43da      	mvns	r2, r3
 8002824:	4b11      	ldr	r3, [pc, #68]	; (800286c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4013      	ands	r3, r2
 800282a:	4a10      	ldr	r2, [pc, #64]	; (800286c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800282c:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 800282e:	69bb      	ldr	r3, [r7, #24]
 8002830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002832:	2201      	movs	r2, #1
 8002834:	409a      	lsls	r2, r3
 8002836:	4b0d      	ldr	r3, [pc, #52]	; (800286c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4313      	orrs	r3, r2
 800283c:	4a0b      	ldr	r2, [pc, #44]	; (800286c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800283e:	6013      	str	r3, [r2, #0]
 8002840:	69bb      	ldr	r3, [r7, #24]
 8002842:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002844:	4613      	mov	r3, r2
 8002846:	009b      	lsls	r3, r3, #2
 8002848:	4413      	add	r3, r2
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	4a06      	ldr	r2, [pc, #24]	; (8002868 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800284e:	441a      	add	r2, r3
 8002850:	69bb      	ldr	r3, [r7, #24]
 8002852:	3304      	adds	r3, #4
 8002854:	4619      	mov	r1, r3
 8002856:	4610      	mov	r0, r2
 8002858:	f7fe f9c0 	bl	8000bdc <vListInsertEnd>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800285c:	bf00      	nop
 800285e:	3720      	adds	r7, #32
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}
 8002864:	20000170 	.word	0x20000170
 8002868:	20000174 	.word	0x20000174
 800286c:	20000250 	.word	0x20000250

08002870 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 8002870:	b480      	push	{r7}
 8002872:	af00      	add	r7, sp, #0
        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxCurrentTCB != NULL )
 8002874:	4b07      	ldr	r3, [pc, #28]	; (8002894 <pvTaskIncrementMutexHeldCount+0x24>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d004      	beq.n	8002886 <pvTaskIncrementMutexHeldCount+0x16>
        {
            ( pxCurrentTCB->uxMutexesHeld )++;
 800287c:	4b05      	ldr	r3, [pc, #20]	; (8002894 <pvTaskIncrementMutexHeldCount+0x24>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002882:	3201      	adds	r2, #1
 8002884:	64da      	str	r2, [r3, #76]	; 0x4c
        }

        return pxCurrentTCB;
 8002886:	4b03      	ldr	r3, [pc, #12]	; (8002894 <pvTaskIncrementMutexHeldCount+0x24>)
 8002888:	681b      	ldr	r3, [r3, #0]
    }
 800288a:	4618      	mov	r0, r3
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr
 8002894:	20000170 	.word	0x20000170

08002898 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b084      	sub	sp, #16
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80028a2:	4b29      	ldr	r3, [pc, #164]	; (8002948 <prvAddCurrentTaskToDelayedList+0xb0>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80028a8:	4b28      	ldr	r3, [pc, #160]	; (800294c <prvAddCurrentTaskToDelayedList+0xb4>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	3304      	adds	r3, #4
 80028ae:	4618      	mov	r0, r3
 80028b0:	f7fe f9f1 	bl	8000c96 <uxListRemove>
 80028b4:	4603      	mov	r3, r0
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d10b      	bne.n	80028d2 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80028ba:	4b24      	ldr	r3, [pc, #144]	; (800294c <prvAddCurrentTaskToDelayedList+0xb4>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028c0:	2201      	movs	r2, #1
 80028c2:	fa02 f303 	lsl.w	r3, r2, r3
 80028c6:	43da      	mvns	r2, r3
 80028c8:	4b21      	ldr	r3, [pc, #132]	; (8002950 <prvAddCurrentTaskToDelayedList+0xb8>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4013      	ands	r3, r2
 80028ce:	4a20      	ldr	r2, [pc, #128]	; (8002950 <prvAddCurrentTaskToDelayedList+0xb8>)
 80028d0:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028d8:	d10a      	bne.n	80028f0 <prvAddCurrentTaskToDelayedList+0x58>
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d007      	beq.n	80028f0 <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80028e0:	4b1a      	ldr	r3, [pc, #104]	; (800294c <prvAddCurrentTaskToDelayedList+0xb4>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	3304      	adds	r3, #4
 80028e6:	4619      	mov	r1, r3
 80028e8:	481a      	ldr	r0, [pc, #104]	; (8002954 <prvAddCurrentTaskToDelayedList+0xbc>)
 80028ea:	f7fe f977 	bl	8000bdc <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 80028ee:	e026      	b.n	800293e <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 80028f0:	68fa      	ldr	r2, [r7, #12]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	4413      	add	r3, r2
 80028f6:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80028f8:	4b14      	ldr	r3, [pc, #80]	; (800294c <prvAddCurrentTaskToDelayedList+0xb4>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	68ba      	ldr	r2, [r7, #8]
 80028fe:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8002900:	68ba      	ldr	r2, [r7, #8]
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	429a      	cmp	r2, r3
 8002906:	d209      	bcs.n	800291c <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002908:	4b13      	ldr	r3, [pc, #76]	; (8002958 <prvAddCurrentTaskToDelayedList+0xc0>)
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	4b0f      	ldr	r3, [pc, #60]	; (800294c <prvAddCurrentTaskToDelayedList+0xb4>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	3304      	adds	r3, #4
 8002912:	4619      	mov	r1, r3
 8002914:	4610      	mov	r0, r2
 8002916:	f7fe f985 	bl	8000c24 <vListInsert>
}
 800291a:	e010      	b.n	800293e <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800291c:	4b0f      	ldr	r3, [pc, #60]	; (800295c <prvAddCurrentTaskToDelayedList+0xc4>)
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	4b0a      	ldr	r3, [pc, #40]	; (800294c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	3304      	adds	r3, #4
 8002926:	4619      	mov	r1, r3
 8002928:	4610      	mov	r0, r2
 800292a:	f7fe f97b 	bl	8000c24 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 800292e:	4b0c      	ldr	r3, [pc, #48]	; (8002960 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	68ba      	ldr	r2, [r7, #8]
 8002934:	429a      	cmp	r2, r3
 8002936:	d202      	bcs.n	800293e <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 8002938:	4a09      	ldr	r2, [pc, #36]	; (8002960 <prvAddCurrentTaskToDelayedList+0xc8>)
 800293a:	68bb      	ldr	r3, [r7, #8]
 800293c:	6013      	str	r3, [r2, #0]
}
 800293e:	bf00      	nop
 8002940:	3710      	adds	r7, #16
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	2000024c 	.word	0x2000024c
 800294c:	20000170 	.word	0x20000170
 8002950:	20000250 	.word	0x20000250
 8002954:	20000234 	.word	0x20000234
 8002958:	20000204 	.word	0x20000204
 800295c:	20000200 	.word	0x20000200
 8002960:	20000268 	.word	0x20000268

08002964 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8002964:	b580      	push	{r7, lr}
 8002966:	b084      	sub	sp, #16
 8002968:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 800296a:	2300      	movs	r3, #0
 800296c:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800296e:	f000 fb31 	bl	8002fd4 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8002972:	4b11      	ldr	r3, [pc, #68]	; (80029b8 <xTimerCreateTimerTask+0x54>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d00b      	beq.n	8002992 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 800297a:	4b10      	ldr	r3, [pc, #64]	; (80029bc <xTimerCreateTimerTask+0x58>)
 800297c:	9301      	str	r3, [sp, #4]
 800297e:	2302      	movs	r3, #2
 8002980:	9300      	str	r3, [sp, #0]
 8002982:	2300      	movs	r3, #0
 8002984:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002988:	490d      	ldr	r1, [pc, #52]	; (80029c0 <xTimerCreateTimerTask+0x5c>)
 800298a:	480e      	ldr	r0, [pc, #56]	; (80029c4 <xTimerCreateTimerTask+0x60>)
 800298c:	f7ff f882 	bl	8001a94 <xTaskCreate>
 8002990:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d10a      	bne.n	80029ae <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8002998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800299c:	f383 8811 	msr	BASEPRI, r3
 80029a0:	f3bf 8f6f 	isb	sy
 80029a4:	f3bf 8f4f 	dsb	sy
 80029a8:	603b      	str	r3, [r7, #0]
    }
 80029aa:	bf00      	nop
 80029ac:	e7fe      	b.n	80029ac <xTimerCreateTimerTask+0x48>
        return xReturn;
 80029ae:	687b      	ldr	r3, [r7, #4]
    }
 80029b0:	4618      	mov	r0, r3
 80029b2:	3708      	adds	r7, #8
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	200002a4 	.word	0x200002a4
 80029bc:	200002a8 	.word	0x200002a8
 80029c0:	08006e28 	.word	0x08006e28
 80029c4:	08002bb5 	.word	0x08002bb5

080029c8 <xTimerCreate>:
        TimerHandle_t xTimerCreate( const char * const pcTimerName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                                    const TickType_t xTimerPeriodInTicks,
                                    const UBaseType_t uxAutoReload,
                                    void * const pvTimerID,
                                    TimerCallbackFunction_t pxCallbackFunction )
        {
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b088      	sub	sp, #32
 80029cc:	af02      	add	r7, sp, #8
 80029ce:	60f8      	str	r0, [r7, #12]
 80029d0:	60b9      	str	r1, [r7, #8]
 80029d2:	607a      	str	r2, [r7, #4]
 80029d4:	603b      	str	r3, [r7, #0]
            Timer_t * pxNewTimer;

            pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 80029d6:	202c      	movs	r0, #44	; 0x2c
 80029d8:	f000 fd80 	bl	80034dc <pvPortMalloc>
 80029dc:	6178      	str	r0, [r7, #20]

            if( pxNewTimer != NULL )
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d00d      	beq.n	8002a00 <xTimerCreate+0x38>
            {
                /* Status is thus far zero as the timer is not created statically
                 * and has not been started.  The auto-reload bit may get set in
                 * prvInitialiseNewTimer. */
                pxNewTimer->ucStatus = 0x00;
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	2200      	movs	r2, #0
 80029e8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	9301      	str	r3, [sp, #4]
 80029f0:	6a3b      	ldr	r3, [r7, #32]
 80029f2:	9300      	str	r3, [sp, #0]
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	687a      	ldr	r2, [r7, #4]
 80029f8:	68b9      	ldr	r1, [r7, #8]
 80029fa:	68f8      	ldr	r0, [r7, #12]
 80029fc:	f000 f805 	bl	8002a0a <prvInitialiseNewTimer>
            }

            return pxNewTimer;
 8002a00:	697b      	ldr	r3, [r7, #20]
        }
 8002a02:	4618      	mov	r0, r3
 8002a04:	3718      	adds	r7, #24
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}

08002a0a <prvInitialiseNewTimer>:
                                       const TickType_t xTimerPeriodInTicks,
                                       const UBaseType_t uxAutoReload,
                                       void * const pvTimerID,
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer )
    {
 8002a0a:	b580      	push	{r7, lr}
 8002a0c:	b086      	sub	sp, #24
 8002a0e:	af00      	add	r7, sp, #0
 8002a10:	60f8      	str	r0, [r7, #12]
 8002a12:	60b9      	str	r1, [r7, #8]
 8002a14:	607a      	str	r2, [r7, #4]
 8002a16:	603b      	str	r3, [r7, #0]
        /* 0 is not a valid value for xTimerPeriodInTicks. */
        configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d10a      	bne.n	8002a34 <prvInitialiseNewTimer+0x2a>
        __asm volatile
 8002a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a22:	f383 8811 	msr	BASEPRI, r3
 8002a26:	f3bf 8f6f 	isb	sy
 8002a2a:	f3bf 8f4f 	dsb	sy
 8002a2e:	617b      	str	r3, [r7, #20]
    }
 8002a30:	bf00      	nop
 8002a32:	e7fe      	b.n	8002a32 <prvInitialiseNewTimer+0x28>

        if( pxNewTimer != NULL )
 8002a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d01e      	beq.n	8002a78 <prvInitialiseNewTimer+0x6e>
        {
            /* Ensure the infrastructure used by the timer service task has been
             * created/initialised. */
            prvCheckForValidListAndQueue();
 8002a3a:	f000 facb 	bl	8002fd4 <prvCheckForValidListAndQueue>

            /* Initialise the timer structure members using the function
             * parameters. */
            pxNewTimer->pcTimerName = pcTimerName;
 8002a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a40:	68fa      	ldr	r2, [r7, #12]
 8002a42:	601a      	str	r2, [r3, #0]
            pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8002a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a46:	68ba      	ldr	r2, [r7, #8]
 8002a48:	619a      	str	r2, [r3, #24]
            pxNewTimer->pvTimerID = pvTimerID;
 8002a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a4c:	683a      	ldr	r2, [r7, #0]
 8002a4e:	61da      	str	r2, [r3, #28]
            pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8002a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a52:	6a3a      	ldr	r2, [r7, #32]
 8002a54:	621a      	str	r2, [r3, #32]
            vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8002a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a58:	3304      	adds	r3, #4
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f7fe f8b1 	bl	8000bc2 <vListInitialiseItem>

            if( uxAutoReload != pdFALSE )
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d008      	beq.n	8002a78 <prvInitialiseNewTimer+0x6e>
            {
                pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8002a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002a6c:	f043 0304 	orr.w	r3, r3, #4
 8002a70:	b2da      	uxtb	r2, r3
 8002a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a74:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            }

            traceTIMER_CREATE( pxNewTimer );
        }
    }
 8002a78:	bf00      	nop
 8002a7a:	3718      	adds	r7, #24
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b08a      	sub	sp, #40	; 0x28
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	60f8      	str	r0, [r7, #12]
 8002a88:	60b9      	str	r1, [r7, #8]
 8002a8a:	607a      	str	r2, [r7, #4]
 8002a8c:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d10a      	bne.n	8002aae <xTimerGenericCommand+0x2e>
        __asm volatile
 8002a98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a9c:	f383 8811 	msr	BASEPRI, r3
 8002aa0:	f3bf 8f6f 	isb	sy
 8002aa4:	f3bf 8f4f 	dsb	sy
 8002aa8:	623b      	str	r3, [r7, #32]
    }
 8002aaa:	bf00      	nop
 8002aac:	e7fe      	b.n	8002aac <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8002aae:	4b1a      	ldr	r3, [pc, #104]	; (8002b18 <xTimerGenericCommand+0x98>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d02a      	beq.n	8002b0c <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	2b05      	cmp	r3, #5
 8002ac6:	dc18      	bgt.n	8002afa <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8002ac8:	f7ff fd36 	bl	8002538 <xTaskGetSchedulerState>
 8002acc:	4603      	mov	r3, r0
 8002ace:	2b02      	cmp	r3, #2
 8002ad0:	d109      	bne.n	8002ae6 <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8002ad2:	4b11      	ldr	r3, [pc, #68]	; (8002b18 <xTimerGenericCommand+0x98>)
 8002ad4:	6818      	ldr	r0, [r3, #0]
 8002ad6:	f107 0114 	add.w	r1, r7, #20
 8002ada:	2300      	movs	r3, #0
 8002adc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ade:	f7fe fa23 	bl	8000f28 <xQueueGenericSend>
 8002ae2:	6278      	str	r0, [r7, #36]	; 0x24
 8002ae4:	e012      	b.n	8002b0c <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8002ae6:	4b0c      	ldr	r3, [pc, #48]	; (8002b18 <xTimerGenericCommand+0x98>)
 8002ae8:	6818      	ldr	r0, [r3, #0]
 8002aea:	f107 0114 	add.w	r1, r7, #20
 8002aee:	2300      	movs	r3, #0
 8002af0:	2200      	movs	r2, #0
 8002af2:	f7fe fa19 	bl	8000f28 <xQueueGenericSend>
 8002af6:	6278      	str	r0, [r7, #36]	; 0x24
 8002af8:	e008      	b.n	8002b0c <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8002afa:	4b07      	ldr	r3, [pc, #28]	; (8002b18 <xTimerGenericCommand+0x98>)
 8002afc:	6818      	ldr	r0, [r3, #0]
 8002afe:	f107 0114 	add.w	r1, r7, #20
 8002b02:	2300      	movs	r3, #0
 8002b04:	683a      	ldr	r2, [r7, #0]
 8002b06:	f7fe fb0d 	bl	8001124 <xQueueGenericSendFromISR>
 8002b0a:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8002b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3728      	adds	r7, #40	; 0x28
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	200002a4 	.word	0x200002a4

08002b1c <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b088      	sub	sp, #32
 8002b20:	af02      	add	r7, sp, #8
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002b26:	4b22      	ldr	r3, [pc, #136]	; (8002bb0 <prvProcessExpiredTimer+0x94>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	68db      	ldr	r3, [r3, #12]
 8002b2c:	68db      	ldr	r3, [r3, #12]
 8002b2e:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002b30:	697b      	ldr	r3, [r7, #20]
 8002b32:	3304      	adds	r3, #4
 8002b34:	4618      	mov	r0, r3
 8002b36:	f7fe f8ae 	bl	8000c96 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002b40:	f003 0304 	and.w	r3, r3, #4
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d022      	beq.n	8002b8e <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	699a      	ldr	r2, [r3, #24]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	18d1      	adds	r1, r2, r3
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	683a      	ldr	r2, [r7, #0]
 8002b54:	6978      	ldr	r0, [r7, #20]
 8002b56:	f000 f8d1 	bl	8002cfc <prvInsertTimerInActiveList>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d01f      	beq.n	8002ba0 <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002b60:	2300      	movs	r3, #0
 8002b62:	9300      	str	r3, [sp, #0]
 8002b64:	2300      	movs	r3, #0
 8002b66:	687a      	ldr	r2, [r7, #4]
 8002b68:	2100      	movs	r1, #0
 8002b6a:	6978      	ldr	r0, [r7, #20]
 8002b6c:	f7ff ff88 	bl	8002a80 <xTimerGenericCommand>
 8002b70:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d113      	bne.n	8002ba0 <prvProcessExpiredTimer+0x84>
        __asm volatile
 8002b78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b7c:	f383 8811 	msr	BASEPRI, r3
 8002b80:	f3bf 8f6f 	isb	sy
 8002b84:	f3bf 8f4f 	dsb	sy
 8002b88:	60fb      	str	r3, [r7, #12]
    }
 8002b8a:	bf00      	nop
 8002b8c:	e7fe      	b.n	8002b8c <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002b94:	f023 0301 	bic.w	r3, r3, #1
 8002b98:	b2da      	uxtb	r2, r3
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	6a1b      	ldr	r3, [r3, #32]
 8002ba4:	6978      	ldr	r0, [r7, #20]
 8002ba6:	4798      	blx	r3
    }
 8002ba8:	bf00      	nop
 8002baa:	3718      	adds	r7, #24
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}
 8002bb0:	2000029c 	.word	0x2000029c

08002bb4 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b084      	sub	sp, #16
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002bbc:	f107 0308 	add.w	r3, r7, #8
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f000 f857 	bl	8002c74 <prvGetNextExpireTime>
 8002bc6:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	4619      	mov	r1, r3
 8002bcc:	68f8      	ldr	r0, [r7, #12]
 8002bce:	f000 f803 	bl	8002bd8 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8002bd2:	f000 f8d5 	bl	8002d80 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002bd6:	e7f1      	b.n	8002bbc <prvTimerTask+0x8>

08002bd8 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b084      	sub	sp, #16
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
 8002be0:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8002be2:	f7ff f8ef 	bl	8001dc4 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002be6:	f107 0308 	add.w	r3, r7, #8
 8002bea:	4618      	mov	r0, r3
 8002bec:	f000 f866 	bl	8002cbc <prvSampleTimeNow>
 8002bf0:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d130      	bne.n	8002c5a <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d10a      	bne.n	8002c14 <prvProcessTimerOrBlockTask+0x3c>
 8002bfe:	687a      	ldr	r2, [r7, #4]
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	429a      	cmp	r2, r3
 8002c04:	d806      	bhi.n	8002c14 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8002c06:	f7ff f8eb 	bl	8001de0 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8002c0a:	68f9      	ldr	r1, [r7, #12]
 8002c0c:	6878      	ldr	r0, [r7, #4]
 8002c0e:	f7ff ff85 	bl	8002b1c <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8002c12:	e024      	b.n	8002c5e <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d008      	beq.n	8002c2c <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8002c1a:	4b13      	ldr	r3, [pc, #76]	; (8002c68 <prvProcessTimerOrBlockTask+0x90>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d101      	bne.n	8002c28 <prvProcessTimerOrBlockTask+0x50>
 8002c24:	2301      	movs	r3, #1
 8002c26:	e000      	b.n	8002c2a <prvProcessTimerOrBlockTask+0x52>
 8002c28:	2300      	movs	r3, #0
 8002c2a:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8002c2c:	4b0f      	ldr	r3, [pc, #60]	; (8002c6c <prvProcessTimerOrBlockTask+0x94>)
 8002c2e:	6818      	ldr	r0, [r3, #0]
 8002c30:	687a      	ldr	r2, [r7, #4]
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	683a      	ldr	r2, [r7, #0]
 8002c38:	4619      	mov	r1, r3
 8002c3a:	f7fe fef7 	bl	8001a2c <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8002c3e:	f7ff f8cf 	bl	8001de0 <xTaskResumeAll>
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d10a      	bne.n	8002c5e <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8002c48:	4b09      	ldr	r3, [pc, #36]	; (8002c70 <prvProcessTimerOrBlockTask+0x98>)
 8002c4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c4e:	601a      	str	r2, [r3, #0]
 8002c50:	f3bf 8f4f 	dsb	sy
 8002c54:	f3bf 8f6f 	isb	sy
    }
 8002c58:	e001      	b.n	8002c5e <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8002c5a:	f7ff f8c1 	bl	8001de0 <xTaskResumeAll>
    }
 8002c5e:	bf00      	nop
 8002c60:	3710      	adds	r7, #16
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	200002a0 	.word	0x200002a0
 8002c6c:	200002a4 	.word	0x200002a4
 8002c70:	e000ed04 	.word	0xe000ed04

08002c74 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8002c74:	b480      	push	{r7}
 8002c76:	b085      	sub	sp, #20
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8002c7c:	4b0e      	ldr	r3, [pc, #56]	; (8002cb8 <prvGetNextExpireTime+0x44>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d101      	bne.n	8002c8a <prvGetNextExpireTime+0x16>
 8002c86:	2201      	movs	r2, #1
 8002c88:	e000      	b.n	8002c8c <prvGetNextExpireTime+0x18>
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d105      	bne.n	8002ca4 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002c98:	4b07      	ldr	r3, [pc, #28]	; (8002cb8 <prvGetNextExpireTime+0x44>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	68db      	ldr	r3, [r3, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	60fb      	str	r3, [r7, #12]
 8002ca2:	e001      	b.n	8002ca8 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
    }
 8002caa:	4618      	mov	r0, r3
 8002cac:	3714      	adds	r7, #20
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr
 8002cb6:	bf00      	nop
 8002cb8:	2000029c 	.word	0x2000029c

08002cbc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b084      	sub	sp, #16
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8002cc4:	f7ff f928 	bl	8001f18 <xTaskGetTickCount>
 8002cc8:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8002cca:	4b0b      	ldr	r3, [pc, #44]	; (8002cf8 <prvSampleTimeNow+0x3c>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	68fa      	ldr	r2, [r7, #12]
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d205      	bcs.n	8002ce0 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8002cd4:	f000 f91a 	bl	8002f0c <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2201      	movs	r2, #1
 8002cdc:	601a      	str	r2, [r3, #0]
 8002cde:	e002      	b.n	8002ce6 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8002ce6:	4a04      	ldr	r2, [pc, #16]	; (8002cf8 <prvSampleTimeNow+0x3c>)
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8002cec:	68fb      	ldr	r3, [r7, #12]
    }
 8002cee:	4618      	mov	r0, r3
 8002cf0:	3710      	adds	r7, #16
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	200002ac 	.word	0x200002ac

08002cfc <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b086      	sub	sp, #24
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	60f8      	str	r0, [r7, #12]
 8002d04:	60b9      	str	r1, [r7, #8]
 8002d06:	607a      	str	r2, [r7, #4]
 8002d08:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	68ba      	ldr	r2, [r7, #8]
 8002d12:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	68fa      	ldr	r2, [r7, #12]
 8002d18:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8002d1a:	68ba      	ldr	r2, [r7, #8]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	d812      	bhi.n	8002d48 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d22:	687a      	ldr	r2, [r7, #4]
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	1ad2      	subs	r2, r2, r3
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	699b      	ldr	r3, [r3, #24]
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	d302      	bcc.n	8002d36 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8002d30:	2301      	movs	r3, #1
 8002d32:	617b      	str	r3, [r7, #20]
 8002d34:	e01b      	b.n	8002d6e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8002d36:	4b10      	ldr	r3, [pc, #64]	; (8002d78 <prvInsertTimerInActiveList+0x7c>)
 8002d38:	681a      	ldr	r2, [r3, #0]
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	3304      	adds	r3, #4
 8002d3e:	4619      	mov	r1, r3
 8002d40:	4610      	mov	r0, r2
 8002d42:	f7fd ff6f 	bl	8000c24 <vListInsert>
 8002d46:	e012      	b.n	8002d6e <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8002d48:	687a      	ldr	r2, [r7, #4]
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d206      	bcs.n	8002d5e <prvInsertTimerInActiveList+0x62>
 8002d50:	68ba      	ldr	r2, [r7, #8]
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d302      	bcc.n	8002d5e <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	617b      	str	r3, [r7, #20]
 8002d5c:	e007      	b.n	8002d6e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002d5e:	4b07      	ldr	r3, [pc, #28]	; (8002d7c <prvInsertTimerInActiveList+0x80>)
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	3304      	adds	r3, #4
 8002d66:	4619      	mov	r1, r3
 8002d68:	4610      	mov	r0, r2
 8002d6a:	f7fd ff5b 	bl	8000c24 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8002d6e:	697b      	ldr	r3, [r7, #20]
    }
 8002d70:	4618      	mov	r0, r3
 8002d72:	3718      	adds	r7, #24
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	200002a0 	.word	0x200002a0
 8002d7c:	2000029c 	.word	0x2000029c

08002d80 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b08c      	sub	sp, #48	; 0x30
 8002d84:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002d86:	e0ae      	b.n	8002ee6 <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	f2c0 80aa 	blt.w	8002ee4 <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8002d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d96:	695b      	ldr	r3, [r3, #20]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d004      	beq.n	8002da6 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d9e:	3304      	adds	r3, #4
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7fd ff78 	bl	8000c96 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002da6:	1d3b      	adds	r3, r7, #4
 8002da8:	4618      	mov	r0, r3
 8002daa:	f7ff ff87 	bl	8002cbc <prvSampleTimeNow>
 8002dae:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	2b09      	cmp	r3, #9
 8002db4:	f200 8097 	bhi.w	8002ee6 <prvProcessReceivedCommands+0x166>
 8002db8:	a201      	add	r2, pc, #4	; (adr r2, 8002dc0 <prvProcessReceivedCommands+0x40>)
 8002dba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dbe:	bf00      	nop
 8002dc0:	08002de9 	.word	0x08002de9
 8002dc4:	08002de9 	.word	0x08002de9
 8002dc8:	08002de9 	.word	0x08002de9
 8002dcc:	08002e5d 	.word	0x08002e5d
 8002dd0:	08002e71 	.word	0x08002e71
 8002dd4:	08002ebb 	.word	0x08002ebb
 8002dd8:	08002de9 	.word	0x08002de9
 8002ddc:	08002de9 	.word	0x08002de9
 8002de0:	08002e5d 	.word	0x08002e5d
 8002de4:	08002e71 	.word	0x08002e71
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8002de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002dee:	f043 0301 	orr.w	r3, r3, #1
 8002df2:	b2da      	uxtb	r2, r3
 8002df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002df6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8002dfa:	68fa      	ldr	r2, [r7, #12]
 8002dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dfe:	699b      	ldr	r3, [r3, #24]
 8002e00:	18d1      	adds	r1, r2, r3
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	6a3a      	ldr	r2, [r7, #32]
 8002e06:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002e08:	f7ff ff78 	bl	8002cfc <prvInsertTimerInActiveList>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d069      	beq.n	8002ee6 <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e14:	6a1b      	ldr	r3, [r3, #32]
 8002e16:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002e18:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e1c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002e20:	f003 0304 	and.w	r3, r3, #4
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d05e      	beq.n	8002ee6 <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8002e28:	68fa      	ldr	r2, [r7, #12]
 8002e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e2c:	699b      	ldr	r3, [r3, #24]
 8002e2e:	441a      	add	r2, r3
 8002e30:	2300      	movs	r3, #0
 8002e32:	9300      	str	r3, [sp, #0]
 8002e34:	2300      	movs	r3, #0
 8002e36:	2100      	movs	r1, #0
 8002e38:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002e3a:	f7ff fe21 	bl	8002a80 <xTimerGenericCommand>
 8002e3e:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8002e40:	69fb      	ldr	r3, [r7, #28]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d14f      	bne.n	8002ee6 <prvProcessReceivedCommands+0x166>
        __asm volatile
 8002e46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e4a:	f383 8811 	msr	BASEPRI, r3
 8002e4e:	f3bf 8f6f 	isb	sy
 8002e52:	f3bf 8f4f 	dsb	sy
 8002e56:	61bb      	str	r3, [r7, #24]
    }
 8002e58:	bf00      	nop
 8002e5a:	e7fe      	b.n	8002e5a <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e5e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002e62:	f023 0301 	bic.w	r3, r3, #1
 8002e66:	b2da      	uxtb	r2, r3
 8002e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e6a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8002e6e:	e03a      	b.n	8002ee6 <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8002e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e72:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002e76:	f043 0301 	orr.w	r3, r3, #1
 8002e7a:	b2da      	uxtb	r2, r3
 8002e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e7e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8002e82:	68fa      	ldr	r2, [r7, #12]
 8002e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e86:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8002e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e8a:	699b      	ldr	r3, [r3, #24]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d10a      	bne.n	8002ea6 <prvProcessReceivedCommands+0x126>
        __asm volatile
 8002e90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e94:	f383 8811 	msr	BASEPRI, r3
 8002e98:	f3bf 8f6f 	isb	sy
 8002e9c:	f3bf 8f4f 	dsb	sy
 8002ea0:	617b      	str	r3, [r7, #20]
    }
 8002ea2:	bf00      	nop
 8002ea4:	e7fe      	b.n	8002ea4 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8002ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ea8:	699a      	ldr	r2, [r3, #24]
 8002eaa:	6a3b      	ldr	r3, [r7, #32]
 8002eac:	18d1      	adds	r1, r2, r3
 8002eae:	6a3b      	ldr	r3, [r7, #32]
 8002eb0:	6a3a      	ldr	r2, [r7, #32]
 8002eb2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002eb4:	f7ff ff22 	bl	8002cfc <prvInsertTimerInActiveList>
                        break;
 8002eb8:	e015      	b.n	8002ee6 <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8002eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ebc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002ec0:	f003 0302 	and.w	r3, r3, #2
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d103      	bne.n	8002ed0 <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 8002ec8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002eca:	f000 fbe7 	bl	800369c <vPortFree>
 8002ece:	e00a      	b.n	8002ee6 <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002ed6:	f023 0301 	bic.w	r3, r3, #1
 8002eda:	b2da      	uxtb	r2, r3
 8002edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ede:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8002ee2:	e000      	b.n	8002ee6 <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8002ee4:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002ee6:	4b08      	ldr	r3, [pc, #32]	; (8002f08 <prvProcessReceivedCommands+0x188>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f107 0108 	add.w	r1, r7, #8
 8002eee:	2200      	movs	r2, #0
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f7fe fa5d 	bl	80013b0 <xQueueReceive>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	f47f af45 	bne.w	8002d88 <prvProcessReceivedCommands+0x8>
        }
    }
 8002efe:	bf00      	nop
 8002f00:	bf00      	nop
 8002f02:	3728      	adds	r7, #40	; 0x28
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	200002a4 	.word	0x200002a4

08002f0c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b088      	sub	sp, #32
 8002f10:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002f12:	e048      	b.n	8002fa6 <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002f14:	4b2d      	ldr	r3, [pc, #180]	; (8002fcc <prvSwitchTimerLists+0xc0>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	68db      	ldr	r3, [r3, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002f1e:	4b2b      	ldr	r3, [pc, #172]	; (8002fcc <prvSwitchTimerLists+0xc0>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	68db      	ldr	r3, [r3, #12]
 8002f26:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	3304      	adds	r3, #4
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f7fd feb2 	bl	8000c96 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	6a1b      	ldr	r3, [r3, #32]
 8002f36:	68f8      	ldr	r0, [r7, #12]
 8002f38:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002f40:	f003 0304 	and.w	r3, r3, #4
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d02e      	beq.n	8002fa6 <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	699b      	ldr	r3, [r3, #24]
 8002f4c:	693a      	ldr	r2, [r7, #16]
 8002f4e:	4413      	add	r3, r2
 8002f50:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 8002f52:	68ba      	ldr	r2, [r7, #8]
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	429a      	cmp	r2, r3
 8002f58:	d90e      	bls.n	8002f78 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	68ba      	ldr	r2, [r7, #8]
 8002f5e:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	68fa      	ldr	r2, [r7, #12]
 8002f64:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002f66:	4b19      	ldr	r3, [pc, #100]	; (8002fcc <prvSwitchTimerLists+0xc0>)
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	3304      	adds	r3, #4
 8002f6e:	4619      	mov	r1, r3
 8002f70:	4610      	mov	r0, r2
 8002f72:	f7fd fe57 	bl	8000c24 <vListInsert>
 8002f76:	e016      	b.n	8002fa6 <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002f78:	2300      	movs	r3, #0
 8002f7a:	9300      	str	r3, [sp, #0]
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	693a      	ldr	r2, [r7, #16]
 8002f80:	2100      	movs	r1, #0
 8002f82:	68f8      	ldr	r0, [r7, #12]
 8002f84:	f7ff fd7c 	bl	8002a80 <xTimerGenericCommand>
 8002f88:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d10a      	bne.n	8002fa6 <prvSwitchTimerLists+0x9a>
        __asm volatile
 8002f90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f94:	f383 8811 	msr	BASEPRI, r3
 8002f98:	f3bf 8f6f 	isb	sy
 8002f9c:	f3bf 8f4f 	dsb	sy
 8002fa0:	603b      	str	r3, [r7, #0]
    }
 8002fa2:	bf00      	nop
 8002fa4:	e7fe      	b.n	8002fa4 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002fa6:	4b09      	ldr	r3, [pc, #36]	; (8002fcc <prvSwitchTimerLists+0xc0>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d1b1      	bne.n	8002f14 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8002fb0:	4b06      	ldr	r3, [pc, #24]	; (8002fcc <prvSwitchTimerLists+0xc0>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 8002fb6:	4b06      	ldr	r3, [pc, #24]	; (8002fd0 <prvSwitchTimerLists+0xc4>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a04      	ldr	r2, [pc, #16]	; (8002fcc <prvSwitchTimerLists+0xc0>)
 8002fbc:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8002fbe:	4a04      	ldr	r2, [pc, #16]	; (8002fd0 <prvSwitchTimerLists+0xc4>)
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	6013      	str	r3, [r2, #0]
    }
 8002fc4:	bf00      	nop
 8002fc6:	3718      	adds	r7, #24
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	2000029c 	.word	0x2000029c
 8002fd0:	200002a0 	.word	0x200002a0

08002fd4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8002fd8:	f000 f95e 	bl	8003298 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8002fdc:	4b12      	ldr	r3, [pc, #72]	; (8003028 <prvCheckForValidListAndQueue+0x54>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d11d      	bne.n	8003020 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8002fe4:	4811      	ldr	r0, [pc, #68]	; (800302c <prvCheckForValidListAndQueue+0x58>)
 8002fe6:	f7fd fdcc 	bl	8000b82 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8002fea:	4811      	ldr	r0, [pc, #68]	; (8003030 <prvCheckForValidListAndQueue+0x5c>)
 8002fec:	f7fd fdc9 	bl	8000b82 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8002ff0:	4b10      	ldr	r3, [pc, #64]	; (8003034 <prvCheckForValidListAndQueue+0x60>)
 8002ff2:	4a0e      	ldr	r2, [pc, #56]	; (800302c <prvCheckForValidListAndQueue+0x58>)
 8002ff4:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8002ff6:	4b10      	ldr	r3, [pc, #64]	; (8003038 <prvCheckForValidListAndQueue+0x64>)
 8002ff8:	4a0d      	ldr	r2, [pc, #52]	; (8003030 <prvCheckForValidListAndQueue+0x5c>)
 8002ffa:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	210c      	movs	r1, #12
 8003000:	200a      	movs	r0, #10
 8003002:	f7fd fedb 	bl	8000dbc <xQueueGenericCreate>
 8003006:	4603      	mov	r3, r0
 8003008:	4a07      	ldr	r2, [pc, #28]	; (8003028 <prvCheckForValidListAndQueue+0x54>)
 800300a:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 800300c:	4b06      	ldr	r3, [pc, #24]	; (8003028 <prvCheckForValidListAndQueue+0x54>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d005      	beq.n	8003020 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003014:	4b04      	ldr	r3, [pc, #16]	; (8003028 <prvCheckForValidListAndQueue+0x54>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4908      	ldr	r1, [pc, #32]	; (800303c <prvCheckForValidListAndQueue+0x68>)
 800301a:	4618      	mov	r0, r3
 800301c:	f7fe fcdc 	bl	80019d8 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003020:	f000 f96a 	bl	80032f8 <vPortExitCritical>
    }
 8003024:	bf00      	nop
 8003026:	bd80      	pop	{r7, pc}
 8003028:	200002a4 	.word	0x200002a4
 800302c:	20000274 	.word	0x20000274
 8003030:	20000288 	.word	0x20000288
 8003034:	2000029c 	.word	0x2000029c
 8003038:	200002a0 	.word	0x200002a0
 800303c:	08006e30 	.word	0x08006e30

08003040 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8003040:	b480      	push	{r7}
 8003042:	b085      	sub	sp, #20
 8003044:	af00      	add	r7, sp, #0
 8003046:	60f8      	str	r0, [r7, #12]
 8003048:	60b9      	str	r1, [r7, #8]
 800304a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	3b04      	subs	r3, #4
 8003050:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003058:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	3b04      	subs	r3, #4
 800305e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	f023 0201 	bic.w	r2, r3, #1
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	3b04      	subs	r3, #4
 800306e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8003070:	4a0c      	ldr	r2, [pc, #48]	; (80030a4 <pxPortInitialiseStack+0x64>)
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	3b14      	subs	r3, #20
 800307a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 800307c:	687a      	ldr	r2, [r7, #4]
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	3b04      	subs	r3, #4
 8003086:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	f06f 0202 	mvn.w	r2, #2
 800308e:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	3b20      	subs	r3, #32
 8003094:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8003096:	68fb      	ldr	r3, [r7, #12]
}
 8003098:	4618      	mov	r0, r3
 800309a:	3714      	adds	r7, #20
 800309c:	46bd      	mov	sp, r7
 800309e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a2:	4770      	bx	lr
 80030a4:	080030a9 	.word	0x080030a9

080030a8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80030a8:	b480      	push	{r7}
 80030aa:	b085      	sub	sp, #20
 80030ac:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80030ae:	2300      	movs	r3, #0
 80030b0:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80030b2:	4b12      	ldr	r3, [pc, #72]	; (80030fc <prvTaskExitError+0x54>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030ba:	d00a      	beq.n	80030d2 <prvTaskExitError+0x2a>
        __asm volatile
 80030bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030c0:	f383 8811 	msr	BASEPRI, r3
 80030c4:	f3bf 8f6f 	isb	sy
 80030c8:	f3bf 8f4f 	dsb	sy
 80030cc:	60fb      	str	r3, [r7, #12]
    }
 80030ce:	bf00      	nop
 80030d0:	e7fe      	b.n	80030d0 <prvTaskExitError+0x28>
        __asm volatile
 80030d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030d6:	f383 8811 	msr	BASEPRI, r3
 80030da:	f3bf 8f6f 	isb	sy
 80030de:	f3bf 8f4f 	dsb	sy
 80030e2:	60bb      	str	r3, [r7, #8]
    }
 80030e4:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 80030e6:	bf00      	nop
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d0fc      	beq.n	80030e8 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 80030ee:	bf00      	nop
 80030f0:	bf00      	nop
 80030f2:	3714      	adds	r7, #20
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr
 80030fc:	2000000c 	.word	0x2000000c

08003100 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8003100:	4b07      	ldr	r3, [pc, #28]	; (8003120 <pxCurrentTCBConst2>)
 8003102:	6819      	ldr	r1, [r3, #0]
 8003104:	6808      	ldr	r0, [r1, #0]
 8003106:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800310a:	f380 8809 	msr	PSP, r0
 800310e:	f3bf 8f6f 	isb	sy
 8003112:	f04f 0000 	mov.w	r0, #0
 8003116:	f380 8811 	msr	BASEPRI, r0
 800311a:	4770      	bx	lr
 800311c:	f3af 8000 	nop.w

08003120 <pxCurrentTCBConst2>:
 8003120:	20000170 	.word	0x20000170
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8003124:	bf00      	nop
 8003126:	bf00      	nop

08003128 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8003128:	4808      	ldr	r0, [pc, #32]	; (800314c <prvPortStartFirstTask+0x24>)
 800312a:	6800      	ldr	r0, [r0, #0]
 800312c:	6800      	ldr	r0, [r0, #0]
 800312e:	f380 8808 	msr	MSP, r0
 8003132:	f04f 0000 	mov.w	r0, #0
 8003136:	f380 8814 	msr	CONTROL, r0
 800313a:	b662      	cpsie	i
 800313c:	b661      	cpsie	f
 800313e:	f3bf 8f4f 	dsb	sy
 8003142:	f3bf 8f6f 	isb	sy
 8003146:	df00      	svc	0
 8003148:	bf00      	nop
 800314a:	0000      	.short	0x0000
 800314c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8003150:	bf00      	nop
 8003152:	bf00      	nop

08003154 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b086      	sub	sp, #24
 8003158:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800315a:	4b46      	ldr	r3, [pc, #280]	; (8003274 <xPortStartScheduler+0x120>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a46      	ldr	r2, [pc, #280]	; (8003278 <xPortStartScheduler+0x124>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d10a      	bne.n	800317a <xPortStartScheduler+0x26>
        __asm volatile
 8003164:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003168:	f383 8811 	msr	BASEPRI, r3
 800316c:	f3bf 8f6f 	isb	sy
 8003170:	f3bf 8f4f 	dsb	sy
 8003174:	613b      	str	r3, [r7, #16]
    }
 8003176:	bf00      	nop
 8003178:	e7fe      	b.n	8003178 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800317a:	4b3e      	ldr	r3, [pc, #248]	; (8003274 <xPortStartScheduler+0x120>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a3f      	ldr	r2, [pc, #252]	; (800327c <xPortStartScheduler+0x128>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d10a      	bne.n	800319a <xPortStartScheduler+0x46>
        __asm volatile
 8003184:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003188:	f383 8811 	msr	BASEPRI, r3
 800318c:	f3bf 8f6f 	isb	sy
 8003190:	f3bf 8f4f 	dsb	sy
 8003194:	60fb      	str	r3, [r7, #12]
    }
 8003196:	bf00      	nop
 8003198:	e7fe      	b.n	8003198 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800319a:	4b39      	ldr	r3, [pc, #228]	; (8003280 <xPortStartScheduler+0x12c>)
 800319c:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	781b      	ldrb	r3, [r3, #0]
 80031a2:	b2db      	uxtb	r3, r3
 80031a4:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	22ff      	movs	r2, #255	; 0xff
 80031aa:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	781b      	ldrb	r3, [r3, #0]
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80031b4:	78fb      	ldrb	r3, [r7, #3]
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80031bc:	b2da      	uxtb	r2, r3
 80031be:	4b31      	ldr	r3, [pc, #196]	; (8003284 <xPortStartScheduler+0x130>)
 80031c0:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80031c2:	4b31      	ldr	r3, [pc, #196]	; (8003288 <xPortStartScheduler+0x134>)
 80031c4:	2207      	movs	r2, #7
 80031c6:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80031c8:	e009      	b.n	80031de <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 80031ca:	4b2f      	ldr	r3, [pc, #188]	; (8003288 <xPortStartScheduler+0x134>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	3b01      	subs	r3, #1
 80031d0:	4a2d      	ldr	r2, [pc, #180]	; (8003288 <xPortStartScheduler+0x134>)
 80031d2:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80031d4:	78fb      	ldrb	r3, [r7, #3]
 80031d6:	b2db      	uxtb	r3, r3
 80031d8:	005b      	lsls	r3, r3, #1
 80031da:	b2db      	uxtb	r3, r3
 80031dc:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80031de:	78fb      	ldrb	r3, [r7, #3]
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031e6:	2b80      	cmp	r3, #128	; 0x80
 80031e8:	d0ef      	beq.n	80031ca <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80031ea:	4b27      	ldr	r3, [pc, #156]	; (8003288 <xPortStartScheduler+0x134>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f1c3 0307 	rsb	r3, r3, #7
 80031f2:	2b04      	cmp	r3, #4
 80031f4:	d00a      	beq.n	800320c <xPortStartScheduler+0xb8>
        __asm volatile
 80031f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031fa:	f383 8811 	msr	BASEPRI, r3
 80031fe:	f3bf 8f6f 	isb	sy
 8003202:	f3bf 8f4f 	dsb	sy
 8003206:	60bb      	str	r3, [r7, #8]
    }
 8003208:	bf00      	nop
 800320a:	e7fe      	b.n	800320a <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800320c:	4b1e      	ldr	r3, [pc, #120]	; (8003288 <xPortStartScheduler+0x134>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	021b      	lsls	r3, r3, #8
 8003212:	4a1d      	ldr	r2, [pc, #116]	; (8003288 <xPortStartScheduler+0x134>)
 8003214:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003216:	4b1c      	ldr	r3, [pc, #112]	; (8003288 <xPortStartScheduler+0x134>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800321e:	4a1a      	ldr	r2, [pc, #104]	; (8003288 <xPortStartScheduler+0x134>)
 8003220:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	b2da      	uxtb	r2, r3
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800322a:	4b18      	ldr	r3, [pc, #96]	; (800328c <xPortStartScheduler+0x138>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a17      	ldr	r2, [pc, #92]	; (800328c <xPortStartScheduler+0x138>)
 8003230:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003234:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8003236:	4b15      	ldr	r3, [pc, #84]	; (800328c <xPortStartScheduler+0x138>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a14      	ldr	r2, [pc, #80]	; (800328c <xPortStartScheduler+0x138>)
 800323c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003240:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8003242:	f000 f8db 	bl	80033fc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8003246:	4b12      	ldr	r3, [pc, #72]	; (8003290 <xPortStartScheduler+0x13c>)
 8003248:	2200      	movs	r2, #0
 800324a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800324c:	f000 f8fa 	bl	8003444 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003250:	4b10      	ldr	r3, [pc, #64]	; (8003294 <xPortStartScheduler+0x140>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a0f      	ldr	r2, [pc, #60]	; (8003294 <xPortStartScheduler+0x140>)
 8003256:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800325a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800325c:	f7ff ff64 	bl	8003128 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8003260:	f7fe ff22 	bl	80020a8 <vTaskSwitchContext>
    prvTaskExitError();
 8003264:	f7ff ff20 	bl	80030a8 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8003268:	2300      	movs	r3, #0
}
 800326a:	4618      	mov	r0, r3
 800326c:	3718      	adds	r7, #24
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop
 8003274:	e000ed00 	.word	0xe000ed00
 8003278:	410fc271 	.word	0x410fc271
 800327c:	410fc270 	.word	0x410fc270
 8003280:	e000e400 	.word	0xe000e400
 8003284:	200002b0 	.word	0x200002b0
 8003288:	200002b4 	.word	0x200002b4
 800328c:	e000ed20 	.word	0xe000ed20
 8003290:	2000000c 	.word	0x2000000c
 8003294:	e000ef34 	.word	0xe000ef34

08003298 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003298:	b480      	push	{r7}
 800329a:	b083      	sub	sp, #12
 800329c:	af00      	add	r7, sp, #0
        __asm volatile
 800329e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032a2:	f383 8811 	msr	BASEPRI, r3
 80032a6:	f3bf 8f6f 	isb	sy
 80032aa:	f3bf 8f4f 	dsb	sy
 80032ae:	607b      	str	r3, [r7, #4]
    }
 80032b0:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80032b2:	4b0f      	ldr	r3, [pc, #60]	; (80032f0 <vPortEnterCritical+0x58>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	3301      	adds	r3, #1
 80032b8:	4a0d      	ldr	r2, [pc, #52]	; (80032f0 <vPortEnterCritical+0x58>)
 80032ba:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80032bc:	4b0c      	ldr	r3, [pc, #48]	; (80032f0 <vPortEnterCritical+0x58>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	2b01      	cmp	r3, #1
 80032c2:	d10f      	bne.n	80032e4 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80032c4:	4b0b      	ldr	r3, [pc, #44]	; (80032f4 <vPortEnterCritical+0x5c>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d00a      	beq.n	80032e4 <vPortEnterCritical+0x4c>
        __asm volatile
 80032ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032d2:	f383 8811 	msr	BASEPRI, r3
 80032d6:	f3bf 8f6f 	isb	sy
 80032da:	f3bf 8f4f 	dsb	sy
 80032de:	603b      	str	r3, [r7, #0]
    }
 80032e0:	bf00      	nop
 80032e2:	e7fe      	b.n	80032e2 <vPortEnterCritical+0x4a>
    }
}
 80032e4:	bf00      	nop
 80032e6:	370c      	adds	r7, #12
 80032e8:	46bd      	mov	sp, r7
 80032ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ee:	4770      	bx	lr
 80032f0:	2000000c 	.word	0x2000000c
 80032f4:	e000ed04 	.word	0xe000ed04

080032f8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80032f8:	b480      	push	{r7}
 80032fa:	b083      	sub	sp, #12
 80032fc:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80032fe:	4b12      	ldr	r3, [pc, #72]	; (8003348 <vPortExitCritical+0x50>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d10a      	bne.n	800331c <vPortExitCritical+0x24>
        __asm volatile
 8003306:	f04f 0350 	mov.w	r3, #80	; 0x50
 800330a:	f383 8811 	msr	BASEPRI, r3
 800330e:	f3bf 8f6f 	isb	sy
 8003312:	f3bf 8f4f 	dsb	sy
 8003316:	607b      	str	r3, [r7, #4]
    }
 8003318:	bf00      	nop
 800331a:	e7fe      	b.n	800331a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800331c:	4b0a      	ldr	r3, [pc, #40]	; (8003348 <vPortExitCritical+0x50>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	3b01      	subs	r3, #1
 8003322:	4a09      	ldr	r2, [pc, #36]	; (8003348 <vPortExitCritical+0x50>)
 8003324:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8003326:	4b08      	ldr	r3, [pc, #32]	; (8003348 <vPortExitCritical+0x50>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d105      	bne.n	800333a <vPortExitCritical+0x42>
 800332e:	2300      	movs	r3, #0
 8003330:	603b      	str	r3, [r7, #0]
        __asm volatile
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	f383 8811 	msr	BASEPRI, r3
    }
 8003338:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800333a:	bf00      	nop
 800333c:	370c      	adds	r7, #12
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	2000000c 	.word	0x2000000c
 800334c:	00000000 	.word	0x00000000

08003350 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8003350:	f3ef 8009 	mrs	r0, PSP
 8003354:	f3bf 8f6f 	isb	sy
 8003358:	4b15      	ldr	r3, [pc, #84]	; (80033b0 <pxCurrentTCBConst>)
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	f01e 0f10 	tst.w	lr, #16
 8003360:	bf08      	it	eq
 8003362:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003366:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800336a:	6010      	str	r0, [r2, #0]
 800336c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003370:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003374:	f380 8811 	msr	BASEPRI, r0
 8003378:	f3bf 8f4f 	dsb	sy
 800337c:	f3bf 8f6f 	isb	sy
 8003380:	f7fe fe92 	bl	80020a8 <vTaskSwitchContext>
 8003384:	f04f 0000 	mov.w	r0, #0
 8003388:	f380 8811 	msr	BASEPRI, r0
 800338c:	bc09      	pop	{r0, r3}
 800338e:	6819      	ldr	r1, [r3, #0]
 8003390:	6808      	ldr	r0, [r1, #0]
 8003392:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003396:	f01e 0f10 	tst.w	lr, #16
 800339a:	bf08      	it	eq
 800339c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80033a0:	f380 8809 	msr	PSP, r0
 80033a4:	f3bf 8f6f 	isb	sy
 80033a8:	4770      	bx	lr
 80033aa:	bf00      	nop
 80033ac:	f3af 8000 	nop.w

080033b0 <pxCurrentTCBConst>:
 80033b0:	20000170 	.word	0x20000170
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80033b4:	bf00      	nop
 80033b6:	bf00      	nop

080033b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b082      	sub	sp, #8
 80033bc:	af00      	add	r7, sp, #0
        __asm volatile
 80033be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033c2:	f383 8811 	msr	BASEPRI, r3
 80033c6:	f3bf 8f6f 	isb	sy
 80033ca:	f3bf 8f4f 	dsb	sy
 80033ce:	607b      	str	r3, [r7, #4]
    }
 80033d0:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80033d2:	f7fe fdb1 	bl	8001f38 <xTaskIncrementTick>
 80033d6:	4603      	mov	r3, r0
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d003      	beq.n	80033e4 <SysTick_Handler+0x2c>
        {
			traceISR_EXIT_TO_SCHEDULER();
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80033dc:	4b06      	ldr	r3, [pc, #24]	; (80033f8 <SysTick_Handler+0x40>)
 80033de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80033e2:	601a      	str	r2, [r3, #0]
 80033e4:	2300      	movs	r3, #0
 80033e6:	603b      	str	r3, [r7, #0]
        __asm volatile
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	f383 8811 	msr	BASEPRI, r3
    }
 80033ee:	bf00      	nop
		{
			traceISR_EXIT();
		}
    }
    portENABLE_INTERRUPTS();
}
 80033f0:	bf00      	nop
 80033f2:	3708      	adds	r7, #8
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	e000ed04 	.word	0xe000ed04

080033fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80033fc:	b480      	push	{r7}
 80033fe:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003400:	4b0b      	ldr	r3, [pc, #44]	; (8003430 <vPortSetupTimerInterrupt+0x34>)
 8003402:	2200      	movs	r2, #0
 8003404:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003406:	4b0b      	ldr	r3, [pc, #44]	; (8003434 <vPortSetupTimerInterrupt+0x38>)
 8003408:	2200      	movs	r2, #0
 800340a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800340c:	4b0a      	ldr	r3, [pc, #40]	; (8003438 <vPortSetupTimerInterrupt+0x3c>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a0a      	ldr	r2, [pc, #40]	; (800343c <vPortSetupTimerInterrupt+0x40>)
 8003412:	fba2 2303 	umull	r2, r3, r2, r3
 8003416:	099b      	lsrs	r3, r3, #6
 8003418:	4a09      	ldr	r2, [pc, #36]	; (8003440 <vPortSetupTimerInterrupt+0x44>)
 800341a:	3b01      	subs	r3, #1
 800341c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800341e:	4b04      	ldr	r3, [pc, #16]	; (8003430 <vPortSetupTimerInterrupt+0x34>)
 8003420:	2207      	movs	r2, #7
 8003422:	601a      	str	r2, [r3, #0]
}
 8003424:	bf00      	nop
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr
 800342e:	bf00      	nop
 8003430:	e000e010 	.word	0xe000e010
 8003434:	e000e018 	.word	0xe000e018
 8003438:	20000000 	.word	0x20000000
 800343c:	10624dd3 	.word	0x10624dd3
 8003440:	e000e014 	.word	0xe000e014

08003444 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8003444:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003454 <vPortEnableVFP+0x10>
 8003448:	6801      	ldr	r1, [r0, #0]
 800344a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800344e:	6001      	str	r1, [r0, #0]
 8003450:	4770      	bx	lr
 8003452:	0000      	.short	0x0000
 8003454:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8003458:	bf00      	nop
 800345a:	bf00      	nop

0800345c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800345c:	b480      	push	{r7}
 800345e:	b085      	sub	sp, #20
 8003460:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8003462:	f3ef 8305 	mrs	r3, IPSR
 8003466:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2b0f      	cmp	r3, #15
 800346c:	d914      	bls.n	8003498 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800346e:	4a17      	ldr	r2, [pc, #92]	; (80034cc <vPortValidateInterruptPriority+0x70>)
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	4413      	add	r3, r2
 8003474:	781b      	ldrb	r3, [r3, #0]
 8003476:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003478:	4b15      	ldr	r3, [pc, #84]	; (80034d0 <vPortValidateInterruptPriority+0x74>)
 800347a:	781b      	ldrb	r3, [r3, #0]
 800347c:	7afa      	ldrb	r2, [r7, #11]
 800347e:	429a      	cmp	r2, r3
 8003480:	d20a      	bcs.n	8003498 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8003482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003486:	f383 8811 	msr	BASEPRI, r3
 800348a:	f3bf 8f6f 	isb	sy
 800348e:	f3bf 8f4f 	dsb	sy
 8003492:	607b      	str	r3, [r7, #4]
    }
 8003494:	bf00      	nop
 8003496:	e7fe      	b.n	8003496 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003498:	4b0e      	ldr	r3, [pc, #56]	; (80034d4 <vPortValidateInterruptPriority+0x78>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80034a0:	4b0d      	ldr	r3, [pc, #52]	; (80034d8 <vPortValidateInterruptPriority+0x7c>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d90a      	bls.n	80034be <vPortValidateInterruptPriority+0x62>
        __asm volatile
 80034a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034ac:	f383 8811 	msr	BASEPRI, r3
 80034b0:	f3bf 8f6f 	isb	sy
 80034b4:	f3bf 8f4f 	dsb	sy
 80034b8:	603b      	str	r3, [r7, #0]
    }
 80034ba:	bf00      	nop
 80034bc:	e7fe      	b.n	80034bc <vPortValidateInterruptPriority+0x60>
    }
 80034be:	bf00      	nop
 80034c0:	3714      	adds	r7, #20
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr
 80034ca:	bf00      	nop
 80034cc:	e000e3f0 	.word	0xe000e3f0
 80034d0:	200002b0 	.word	0x200002b0
 80034d4:	e000ed0c 	.word	0xe000ed0c
 80034d8:	200002b4 	.word	0x200002b4

080034dc <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b08a      	sub	sp, #40	; 0x28
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80034e4:	2300      	movs	r3, #0
 80034e6:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80034e8:	f7fe fc6c 	bl	8001dc4 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80034ec:	4b65      	ldr	r3, [pc, #404]	; (8003684 <pvPortMalloc+0x1a8>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d101      	bne.n	80034f8 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80034f4:	f000 f934 	bl	8003760 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80034f8:	4b63      	ldr	r3, [pc, #396]	; (8003688 <pvPortMalloc+0x1ac>)
 80034fa:	681a      	ldr	r2, [r3, #0]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	4013      	ands	r3, r2
 8003500:	2b00      	cmp	r3, #0
 8003502:	f040 80a7 	bne.w	8003654 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d02d      	beq.n	8003568 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 800350c:	2208      	movs	r2, #8
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	429a      	cmp	r2, r3
 8003516:	d227      	bcs.n	8003568 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 8003518:	2208      	movs	r2, #8
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	4413      	add	r3, r2
 800351e:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	f003 0307 	and.w	r3, r3, #7
 8003526:	2b00      	cmp	r3, #0
 8003528:	d021      	beq.n	800356e <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	f023 0307 	bic.w	r3, r3, #7
 8003530:	3308      	adds	r3, #8
 8003532:	687a      	ldr	r2, [r7, #4]
 8003534:	429a      	cmp	r2, r3
 8003536:	d214      	bcs.n	8003562 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	f023 0307 	bic.w	r3, r3, #7
 800353e:	3308      	adds	r3, #8
 8003540:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	f003 0307 	and.w	r3, r3, #7
 8003548:	2b00      	cmp	r3, #0
 800354a:	d010      	beq.n	800356e <pvPortMalloc+0x92>
        __asm volatile
 800354c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003550:	f383 8811 	msr	BASEPRI, r3
 8003554:	f3bf 8f6f 	isb	sy
 8003558:	f3bf 8f4f 	dsb	sy
 800355c:	617b      	str	r3, [r7, #20]
    }
 800355e:	bf00      	nop
 8003560:	e7fe      	b.n	8003560 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8003562:	2300      	movs	r3, #0
 8003564:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003566:	e002      	b.n	800356e <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8003568:	2300      	movs	r3, #0
 800356a:	607b      	str	r3, [r7, #4]
 800356c:	e000      	b.n	8003570 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800356e:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d06e      	beq.n	8003654 <pvPortMalloc+0x178>
 8003576:	4b45      	ldr	r3, [pc, #276]	; (800368c <pvPortMalloc+0x1b0>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	687a      	ldr	r2, [r7, #4]
 800357c:	429a      	cmp	r2, r3
 800357e:	d869      	bhi.n	8003654 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8003580:	4b43      	ldr	r3, [pc, #268]	; (8003690 <pvPortMalloc+0x1b4>)
 8003582:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8003584:	4b42      	ldr	r3, [pc, #264]	; (8003690 <pvPortMalloc+0x1b4>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800358a:	e004      	b.n	8003596 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 800358c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800358e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8003590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	687a      	ldr	r2, [r7, #4]
 800359c:	429a      	cmp	r2, r3
 800359e:	d903      	bls.n	80035a8 <pvPortMalloc+0xcc>
 80035a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d1f1      	bne.n	800358c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80035a8:	4b36      	ldr	r3, [pc, #216]	; (8003684 <pvPortMalloc+0x1a8>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d050      	beq.n	8003654 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80035b2:	6a3b      	ldr	r3, [r7, #32]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	2208      	movs	r2, #8
 80035b8:	4413      	add	r3, r2
 80035ba:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80035bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	6a3b      	ldr	r3, [r7, #32]
 80035c2:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80035c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035c6:	685a      	ldr	r2, [r3, #4]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	1ad2      	subs	r2, r2, r3
 80035cc:	2308      	movs	r3, #8
 80035ce:	005b      	lsls	r3, r3, #1
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d91f      	bls.n	8003614 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80035d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	4413      	add	r3, r2
 80035da:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80035dc:	69bb      	ldr	r3, [r7, #24]
 80035de:	f003 0307 	and.w	r3, r3, #7
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d00a      	beq.n	80035fc <pvPortMalloc+0x120>
        __asm volatile
 80035e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035ea:	f383 8811 	msr	BASEPRI, r3
 80035ee:	f3bf 8f6f 	isb	sy
 80035f2:	f3bf 8f4f 	dsb	sy
 80035f6:	613b      	str	r3, [r7, #16]
    }
 80035f8:	bf00      	nop
 80035fa:	e7fe      	b.n	80035fa <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80035fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035fe:	685a      	ldr	r2, [r3, #4]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	1ad2      	subs	r2, r2, r3
 8003604:	69bb      	ldr	r3, [r7, #24]
 8003606:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8003608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800360a:	687a      	ldr	r2, [r7, #4]
 800360c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800360e:	69b8      	ldr	r0, [r7, #24]
 8003610:	f000 f908 	bl	8003824 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003614:	4b1d      	ldr	r3, [pc, #116]	; (800368c <pvPortMalloc+0x1b0>)
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	4a1b      	ldr	r2, [pc, #108]	; (800368c <pvPortMalloc+0x1b0>)
 8003620:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003622:	4b1a      	ldr	r3, [pc, #104]	; (800368c <pvPortMalloc+0x1b0>)
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	4b1b      	ldr	r3, [pc, #108]	; (8003694 <pvPortMalloc+0x1b8>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	429a      	cmp	r2, r3
 800362c:	d203      	bcs.n	8003636 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800362e:	4b17      	ldr	r3, [pc, #92]	; (800368c <pvPortMalloc+0x1b0>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a18      	ldr	r2, [pc, #96]	; (8003694 <pvPortMalloc+0x1b8>)
 8003634:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003638:	685a      	ldr	r2, [r3, #4]
 800363a:	4b13      	ldr	r3, [pc, #76]	; (8003688 <pvPortMalloc+0x1ac>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	431a      	orrs	r2, r3
 8003640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003642:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8003644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003646:	2200      	movs	r2, #0
 8003648:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800364a:	4b13      	ldr	r3, [pc, #76]	; (8003698 <pvPortMalloc+0x1bc>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	3301      	adds	r3, #1
 8003650:	4a11      	ldr	r2, [pc, #68]	; (8003698 <pvPortMalloc+0x1bc>)
 8003652:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8003654:	f7fe fbc4 	bl	8001de0 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003658:	69fb      	ldr	r3, [r7, #28]
 800365a:	f003 0307 	and.w	r3, r3, #7
 800365e:	2b00      	cmp	r3, #0
 8003660:	d00a      	beq.n	8003678 <pvPortMalloc+0x19c>
        __asm volatile
 8003662:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003666:	f383 8811 	msr	BASEPRI, r3
 800366a:	f3bf 8f6f 	isb	sy
 800366e:	f3bf 8f4f 	dsb	sy
 8003672:	60fb      	str	r3, [r7, #12]
    }
 8003674:	bf00      	nop
 8003676:	e7fe      	b.n	8003676 <pvPortMalloc+0x19a>
    return pvReturn;
 8003678:	69fb      	ldr	r3, [r7, #28]
}
 800367a:	4618      	mov	r0, r3
 800367c:	3728      	adds	r7, #40	; 0x28
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	20012ec0 	.word	0x20012ec0
 8003688:	20012ed4 	.word	0x20012ed4
 800368c:	20012ec4 	.word	0x20012ec4
 8003690:	20012eb8 	.word	0x20012eb8
 8003694:	20012ec8 	.word	0x20012ec8
 8003698:	20012ecc 	.word	0x20012ecc

0800369c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b086      	sub	sp, #24
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d04d      	beq.n	800374a <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80036ae:	2308      	movs	r3, #8
 80036b0:	425b      	negs	r3, r3
 80036b2:	697a      	ldr	r2, [r7, #20]
 80036b4:	4413      	add	r3, r2
 80036b6:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	685a      	ldr	r2, [r3, #4]
 80036c0:	4b24      	ldr	r3, [pc, #144]	; (8003754 <vPortFree+0xb8>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4013      	ands	r3, r2
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d10a      	bne.n	80036e0 <vPortFree+0x44>
        __asm volatile
 80036ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036ce:	f383 8811 	msr	BASEPRI, r3
 80036d2:	f3bf 8f6f 	isb	sy
 80036d6:	f3bf 8f4f 	dsb	sy
 80036da:	60fb      	str	r3, [r7, #12]
    }
 80036dc:	bf00      	nop
 80036de:	e7fe      	b.n	80036de <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d00a      	beq.n	80036fe <vPortFree+0x62>
        __asm volatile
 80036e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036ec:	f383 8811 	msr	BASEPRI, r3
 80036f0:	f3bf 8f6f 	isb	sy
 80036f4:	f3bf 8f4f 	dsb	sy
 80036f8:	60bb      	str	r3, [r7, #8]
    }
 80036fa:	bf00      	nop
 80036fc:	e7fe      	b.n	80036fc <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	685a      	ldr	r2, [r3, #4]
 8003702:	4b14      	ldr	r3, [pc, #80]	; (8003754 <vPortFree+0xb8>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4013      	ands	r3, r2
 8003708:	2b00      	cmp	r3, #0
 800370a:	d01e      	beq.n	800374a <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800370c:	693b      	ldr	r3, [r7, #16]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d11a      	bne.n	800374a <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	685a      	ldr	r2, [r3, #4]
 8003718:	4b0e      	ldr	r3, [pc, #56]	; (8003754 <vPortFree+0xb8>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	43db      	mvns	r3, r3
 800371e:	401a      	ands	r2, r3
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8003724:	f7fe fb4e 	bl	8001dc4 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	685a      	ldr	r2, [r3, #4]
 800372c:	4b0a      	ldr	r3, [pc, #40]	; (8003758 <vPortFree+0xbc>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4413      	add	r3, r2
 8003732:	4a09      	ldr	r2, [pc, #36]	; (8003758 <vPortFree+0xbc>)
 8003734:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003736:	6938      	ldr	r0, [r7, #16]
 8003738:	f000 f874 	bl	8003824 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800373c:	4b07      	ldr	r3, [pc, #28]	; (800375c <vPortFree+0xc0>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	3301      	adds	r3, #1
 8003742:	4a06      	ldr	r2, [pc, #24]	; (800375c <vPortFree+0xc0>)
 8003744:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8003746:	f7fe fb4b 	bl	8001de0 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800374a:	bf00      	nop
 800374c:	3718      	adds	r7, #24
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
 8003752:	bf00      	nop
 8003754:	20012ed4 	.word	0x20012ed4
 8003758:	20012ec4 	.word	0x20012ec4
 800375c:	20012ed0 	.word	0x20012ed0

08003760 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8003760:	b480      	push	{r7}
 8003762:	b085      	sub	sp, #20
 8003764:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003766:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 800376a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 800376c:	4b27      	ldr	r3, [pc, #156]	; (800380c <prvHeapInit+0xac>)
 800376e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	f003 0307 	and.w	r3, r3, #7
 8003776:	2b00      	cmp	r3, #0
 8003778:	d00c      	beq.n	8003794 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	3307      	adds	r3, #7
 800377e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f023 0307 	bic.w	r3, r3, #7
 8003786:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003788:	68ba      	ldr	r2, [r7, #8]
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	1ad3      	subs	r3, r2, r3
 800378e:	4a1f      	ldr	r2, [pc, #124]	; (800380c <prvHeapInit+0xac>)
 8003790:	4413      	add	r3, r2
 8003792:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003798:	4a1d      	ldr	r2, [pc, #116]	; (8003810 <prvHeapInit+0xb0>)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800379e:	4b1c      	ldr	r3, [pc, #112]	; (8003810 <prvHeapInit+0xb0>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	68ba      	ldr	r2, [r7, #8]
 80037a8:	4413      	add	r3, r2
 80037aa:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80037ac:	2208      	movs	r2, #8
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	1a9b      	subs	r3, r3, r2
 80037b2:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f023 0307 	bic.w	r3, r3, #7
 80037ba:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	4a15      	ldr	r2, [pc, #84]	; (8003814 <prvHeapInit+0xb4>)
 80037c0:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80037c2:	4b14      	ldr	r3, [pc, #80]	; (8003814 <prvHeapInit+0xb4>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	2200      	movs	r2, #0
 80037c8:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80037ca:	4b12      	ldr	r3, [pc, #72]	; (8003814 <prvHeapInit+0xb4>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	2200      	movs	r2, #0
 80037d0:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	68fa      	ldr	r2, [r7, #12]
 80037da:	1ad2      	subs	r2, r2, r3
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80037e0:	4b0c      	ldr	r3, [pc, #48]	; (8003814 <prvHeapInit+0xb4>)
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	4a0a      	ldr	r2, [pc, #40]	; (8003818 <prvHeapInit+0xb8>)
 80037ee:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	4a09      	ldr	r2, [pc, #36]	; (800381c <prvHeapInit+0xbc>)
 80037f6:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80037f8:	4b09      	ldr	r3, [pc, #36]	; (8003820 <prvHeapInit+0xc0>)
 80037fa:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80037fe:	601a      	str	r2, [r3, #0]
}
 8003800:	bf00      	nop
 8003802:	3714      	adds	r7, #20
 8003804:	46bd      	mov	sp, r7
 8003806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380a:	4770      	bx	lr
 800380c:	200002b8 	.word	0x200002b8
 8003810:	20012eb8 	.word	0x20012eb8
 8003814:	20012ec0 	.word	0x20012ec0
 8003818:	20012ec8 	.word	0x20012ec8
 800381c:	20012ec4 	.word	0x20012ec4
 8003820:	20012ed4 	.word	0x20012ed4

08003824 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8003824:	b480      	push	{r7}
 8003826:	b085      	sub	sp, #20
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800382c:	4b28      	ldr	r3, [pc, #160]	; (80038d0 <prvInsertBlockIntoFreeList+0xac>)
 800382e:	60fb      	str	r3, [r7, #12]
 8003830:	e002      	b.n	8003838 <prvInsertBlockIntoFreeList+0x14>
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	60fb      	str	r3, [r7, #12]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	687a      	ldr	r2, [r7, #4]
 800383e:	429a      	cmp	r2, r3
 8003840:	d8f7      	bhi.n	8003832 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	68ba      	ldr	r2, [r7, #8]
 800384c:	4413      	add	r3, r2
 800384e:	687a      	ldr	r2, [r7, #4]
 8003850:	429a      	cmp	r2, r3
 8003852:	d108      	bne.n	8003866 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	685a      	ldr	r2, [r3, #4]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	441a      	add	r2, r3
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	68ba      	ldr	r2, [r7, #8]
 8003870:	441a      	add	r2, r3
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	429a      	cmp	r2, r3
 8003878:	d118      	bne.n	80038ac <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	4b15      	ldr	r3, [pc, #84]	; (80038d4 <prvInsertBlockIntoFreeList+0xb0>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	429a      	cmp	r2, r3
 8003884:	d00d      	beq.n	80038a2 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685a      	ldr	r2, [r3, #4]
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	441a      	add	r2, r3
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	601a      	str	r2, [r3, #0]
 80038a0:	e008      	b.n	80038b4 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80038a2:	4b0c      	ldr	r3, [pc, #48]	; (80038d4 <prvInsertBlockIntoFreeList+0xb0>)
 80038a4:	681a      	ldr	r2, [r3, #0]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	601a      	str	r2, [r3, #0]
 80038aa:	e003      	b.n	80038b4 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681a      	ldr	r2, [r3, #0]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80038b4:	68fa      	ldr	r2, [r7, #12]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	429a      	cmp	r2, r3
 80038ba:	d002      	beq.n	80038c2 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	687a      	ldr	r2, [r7, #4]
 80038c0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80038c2:	bf00      	nop
 80038c4:	3714      	adds	r7, #20
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr
 80038ce:	bf00      	nop
 80038d0:	20012eb8 	.word	0x20012eb8
 80038d4:	20012ec0 	.word	0x20012ec0

080038d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038d8:	b480      	push	{r7}
 80038da:	b083      	sub	sp, #12
 80038dc:	af00      	add	r7, sp, #0
 80038de:	4603      	mov	r3, r0
 80038e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	db0b      	blt.n	8003902 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038ea:	79fb      	ldrb	r3, [r7, #7]
 80038ec:	f003 021f 	and.w	r2, r3, #31
 80038f0:	4907      	ldr	r1, [pc, #28]	; (8003910 <__NVIC_EnableIRQ+0x38>)
 80038f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038f6:	095b      	lsrs	r3, r3, #5
 80038f8:	2001      	movs	r0, #1
 80038fa:	fa00 f202 	lsl.w	r2, r0, r2
 80038fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003902:	bf00      	nop
 8003904:	370c      	adds	r7, #12
 8003906:	46bd      	mov	sp, r7
 8003908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390c:	4770      	bx	lr
 800390e:	bf00      	nop
 8003910:	e000e100 	.word	0xe000e100

08003914 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003914:	b480      	push	{r7}
 8003916:	b083      	sub	sp, #12
 8003918:	af00      	add	r7, sp, #0
 800391a:	4603      	mov	r3, r0
 800391c:	6039      	str	r1, [r7, #0]
 800391e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003920:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003924:	2b00      	cmp	r3, #0
 8003926:	db0a      	blt.n	800393e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	b2da      	uxtb	r2, r3
 800392c:	490c      	ldr	r1, [pc, #48]	; (8003960 <__NVIC_SetPriority+0x4c>)
 800392e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003932:	0112      	lsls	r2, r2, #4
 8003934:	b2d2      	uxtb	r2, r2
 8003936:	440b      	add	r3, r1
 8003938:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800393c:	e00a      	b.n	8003954 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	b2da      	uxtb	r2, r3
 8003942:	4908      	ldr	r1, [pc, #32]	; (8003964 <__NVIC_SetPriority+0x50>)
 8003944:	79fb      	ldrb	r3, [r7, #7]
 8003946:	f003 030f 	and.w	r3, r3, #15
 800394a:	3b04      	subs	r3, #4
 800394c:	0112      	lsls	r2, r2, #4
 800394e:	b2d2      	uxtb	r2, r2
 8003950:	440b      	add	r3, r1
 8003952:	761a      	strb	r2, [r3, #24]
}
 8003954:	bf00      	nop
 8003956:	370c      	adds	r7, #12
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr
 8003960:	e000e100 	.word	0xe000e100
 8003964:	e000ed00 	.word	0xe000ed00

08003968 <extInt_Config>:
#include <ExtiDriver.h>
#include <GPIOxDriver.h>

//Configuracion EXTI
void extInt_Config(EXTI_Config_t *extiConfig) // *extiConfig = &handlerEXTI
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b084      	sub	sp, #16
 800396c:	af02      	add	r7, sp, #8
 800396e:	6078      	str	r0, [r7, #4]
	//----------------------1) Configuramos el PINx como entrada ------------------------
	//Definimos la configuracion EXTI para el pin selecionado
	GPIO_PIN_Config(extiConfig->pGPIOHandler, GPIO_MODE_IN, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6818      	ldr	r0, [r3, #0]
 8003974:	2300      	movs	r3, #0
 8003976:	9301      	str	r3, [sp, #4]
 8003978:	2300      	movs	r3, #0
 800397a:	9300      	str	r3, [sp, #0]
 800397c:	2301      	movs	r3, #1
 800397e:	2200      	movs	r2, #0
 8003980:	2100      	movs	r1, #0
 8003982:	f001 f8fb 	bl	8004b7c <GPIO_PIN_Config>

	//Cargamos la configuracion del PIN especifico
	GPIO_Config(extiConfig->pGPIOHandler);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4618      	mov	r0, r3
 800398c:	f001 f918 	bl	8004bc0 <GPIO_Config>
	//-----------2) Configuracion de las lineas de conexion del EXTI-----------------------
	//Registro: APB1ENR  En el pefirefico RCC
	//Registro: EXTICR 	 En el periferico SYSCFG

	//-------a) Activamos la señal de reloj al SYSCFG-------------
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8003990:	4b97      	ldr	r3, [pc, #604]	; (8003bf0 <extInt_Config+0x288>)
 8003992:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003994:	4a96      	ldr	r2, [pc, #600]	; (8003bf0 <extInt_Config+0x288>)
 8003996:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800399a:	6453      	str	r3, [r2, #68]	; 0x44

	//-------b)Asignamos el canal del EXTI que corresponde al pin a usa-------------
	//Deacuerdo al PIN_X y GPIO_X, seleccionamos la conexion del EXTIx
	switch(extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	781b      	ldrb	r3, [r3, #0]
 80039a2:	2b0f      	cmp	r3, #15
 80039a4:	f200 85cf 	bhi.w	8004546 <extInt_Config+0xbde>
 80039a8:	a201      	add	r2, pc, #4	; (adr r2, 80039b0 <extInt_Config+0x48>)
 80039aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039ae:	bf00      	nop
 80039b0:	080039f1 	.word	0x080039f1
 80039b4:	08003aa7 	.word	0x08003aa7
 80039b8:	08003b5d 	.word	0x08003b5d
 80039bc:	08003c33 	.word	0x08003c33
 80039c0:	08003ce9 	.word	0x08003ce9
 80039c4:	08003d97 	.word	0x08003d97
 80039c8:	08003e5d 	.word	0x08003e5d
 80039cc:	08003f05 	.word	0x08003f05
 80039d0:	08003fad 	.word	0x08003fad
 80039d4:	08004055 	.word	0x08004055
 80039d8:	0800411b 	.word	0x0800411b
 80039dc:	080041c3 	.word	0x080041c3
 80039e0:	0800426b 	.word	0x0800426b
 80039e4:	08004331 	.word	0x08004331
 80039e8:	080043d9 	.word	0x080043d9
 80039ec:	08004481 	.word	0x08004481
	//----------------Configuracion EXTI0-----------------
	case 0:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_0
		en el EXTICR*/
		SYSCFG->EXTICR[0] &= ~(0xF<<SYSCFG_EXTICR1_EXTI0_Pos);
 80039f0:	4b80      	ldr	r3, [pc, #512]	; (8003bf4 <extInt_Config+0x28c>)
 80039f2:	689b      	ldr	r3, [r3, #8]
 80039f4:	4a7f      	ldr	r2, [pc, #508]	; (8003bf4 <extInt_Config+0x28c>)
 80039f6:	f023 030f 	bic.w	r3, r3, #15
 80039fa:	6093      	str	r3, [r2, #8]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	4a7d      	ldr	r2, [pc, #500]	; (8003bf8 <extInt_Config+0x290>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d105      	bne.n	8003a14 <extInt_Config+0xac>
		{
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PA);
 8003a08:	4b7a      	ldr	r3, [pc, #488]	; (8003bf4 <extInt_Config+0x28c>)
 8003a0a:	4a7a      	ldr	r2, [pc, #488]	; (8003bf4 <extInt_Config+0x28c>)
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	6093      	str	r3, [r2, #8]
		}
		else
		{
			__NOP();
		}
		break;
 8003a10:	f000 bd9b 	b.w	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	4a78      	ldr	r2, [pc, #480]	; (8003bfc <extInt_Config+0x294>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d107      	bne.n	8003a30 <extInt_Config+0xc8>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PB);
 8003a20:	4b74      	ldr	r3, [pc, #464]	; (8003bf4 <extInt_Config+0x28c>)
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	4a73      	ldr	r2, [pc, #460]	; (8003bf4 <extInt_Config+0x28c>)
 8003a26:	f043 0301 	orr.w	r3, r3, #1
 8003a2a:	6093      	str	r3, [r2, #8]
		break;
 8003a2c:	f000 bd8d 	b.w	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	4a72      	ldr	r2, [pc, #456]	; (8003c00 <extInt_Config+0x298>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d107      	bne.n	8003a4c <extInt_Config+0xe4>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PC);
 8003a3c:	4b6d      	ldr	r3, [pc, #436]	; (8003bf4 <extInt_Config+0x28c>)
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	4a6c      	ldr	r2, [pc, #432]	; (8003bf4 <extInt_Config+0x28c>)
 8003a42:	f043 0302 	orr.w	r3, r3, #2
 8003a46:	6093      	str	r3, [r2, #8]
		break;
 8003a48:	f000 bd7f 	b.w	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	4a6c      	ldr	r2, [pc, #432]	; (8003c04 <extInt_Config+0x29c>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d107      	bne.n	8003a68 <extInt_Config+0x100>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PD);
 8003a58:	4b66      	ldr	r3, [pc, #408]	; (8003bf4 <extInt_Config+0x28c>)
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	4a65      	ldr	r2, [pc, #404]	; (8003bf4 <extInt_Config+0x28c>)
 8003a5e:	f043 0303 	orr.w	r3, r3, #3
 8003a62:	6093      	str	r3, [r2, #8]
		break;
 8003a64:	f000 bd71 	b.w	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	4a66      	ldr	r2, [pc, #408]	; (8003c08 <extInt_Config+0x2a0>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d107      	bne.n	8003a84 <extInt_Config+0x11c>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PE);
 8003a74:	4b5f      	ldr	r3, [pc, #380]	; (8003bf4 <extInt_Config+0x28c>)
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	4a5e      	ldr	r2, [pc, #376]	; (8003bf4 <extInt_Config+0x28c>)
 8003a7a:	f043 0304 	orr.w	r3, r3, #4
 8003a7e:	6093      	str	r3, [r2, #8]
		break;
 8003a80:	f000 bd63 	b.w	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	4a60      	ldr	r2, [pc, #384]	; (8003c0c <extInt_Config+0x2a4>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d107      	bne.n	8003aa0 <extInt_Config+0x138>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PH);
 8003a90:	4b58      	ldr	r3, [pc, #352]	; (8003bf4 <extInt_Config+0x28c>)
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	4a57      	ldr	r2, [pc, #348]	; (8003bf4 <extInt_Config+0x28c>)
 8003a96:	f043 0307 	orr.w	r3, r3, #7
 8003a9a:	6093      	str	r3, [r2, #8]
		break;
 8003a9c:	f000 bd55 	b.w	800454a <extInt_Config+0xbe2>
			__NOP();
 8003aa0:	bf00      	nop
		break;
 8003aa2:	f000 bd52 	b.w	800454a <extInt_Config+0xbe2>
	//----------------Configuracion EXTI1-----------------
	case 1:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_1
		en el EXTICR*/
		SYSCFG->EXTICR[0] &= ~(0xF<<SYSCFG_EXTICR1_EXTI1_Pos);
 8003aa6:	4b53      	ldr	r3, [pc, #332]	; (8003bf4 <extInt_Config+0x28c>)
 8003aa8:	689b      	ldr	r3, [r3, #8]
 8003aaa:	4a52      	ldr	r2, [pc, #328]	; (8003bf4 <extInt_Config+0x28c>)
 8003aac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ab0:	6093      	str	r3, [r2, #8]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	4a4f      	ldr	r2, [pc, #316]	; (8003bf8 <extInt_Config+0x290>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d105      	bne.n	8003aca <extInt_Config+0x162>
		{
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PA);
 8003abe:	4b4d      	ldr	r3, [pc, #308]	; (8003bf4 <extInt_Config+0x28c>)
 8003ac0:	4a4c      	ldr	r2, [pc, #304]	; (8003bf4 <extInt_Config+0x28c>)
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	6093      	str	r3, [r2, #8]
		}
		else
		{
			__NOP();
		}
		break;
 8003ac6:	f000 bd40 	b.w	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	4a4a      	ldr	r2, [pc, #296]	; (8003bfc <extInt_Config+0x294>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d107      	bne.n	8003ae6 <extInt_Config+0x17e>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PB);
 8003ad6:	4b47      	ldr	r3, [pc, #284]	; (8003bf4 <extInt_Config+0x28c>)
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	4a46      	ldr	r2, [pc, #280]	; (8003bf4 <extInt_Config+0x28c>)
 8003adc:	f043 0310 	orr.w	r3, r3, #16
 8003ae0:	6093      	str	r3, [r2, #8]
		break;
 8003ae2:	f000 bd32 	b.w	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	4a44      	ldr	r2, [pc, #272]	; (8003c00 <extInt_Config+0x298>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d107      	bne.n	8003b02 <extInt_Config+0x19a>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PC);
 8003af2:	4b40      	ldr	r3, [pc, #256]	; (8003bf4 <extInt_Config+0x28c>)
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	4a3f      	ldr	r2, [pc, #252]	; (8003bf4 <extInt_Config+0x28c>)
 8003af8:	f043 0320 	orr.w	r3, r3, #32
 8003afc:	6093      	str	r3, [r2, #8]
		break;
 8003afe:	f000 bd24 	b.w	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	4a3e      	ldr	r2, [pc, #248]	; (8003c04 <extInt_Config+0x29c>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d107      	bne.n	8003b1e <extInt_Config+0x1b6>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PD);
 8003b0e:	4b39      	ldr	r3, [pc, #228]	; (8003bf4 <extInt_Config+0x28c>)
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	4a38      	ldr	r2, [pc, #224]	; (8003bf4 <extInt_Config+0x28c>)
 8003b14:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8003b18:	6093      	str	r3, [r2, #8]
		break;
 8003b1a:	f000 bd16 	b.w	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	689b      	ldr	r3, [r3, #8]
 8003b24:	4a38      	ldr	r2, [pc, #224]	; (8003c08 <extInt_Config+0x2a0>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d107      	bne.n	8003b3a <extInt_Config+0x1d2>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PE);
 8003b2a:	4b32      	ldr	r3, [pc, #200]	; (8003bf4 <extInt_Config+0x28c>)
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	4a31      	ldr	r2, [pc, #196]	; (8003bf4 <extInt_Config+0x28c>)
 8003b30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b34:	6093      	str	r3, [r2, #8]
		break;
 8003b36:	f000 bd08 	b.w	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	4a32      	ldr	r2, [pc, #200]	; (8003c0c <extInt_Config+0x2a4>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d107      	bne.n	8003b56 <extInt_Config+0x1ee>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PH);
 8003b46:	4b2b      	ldr	r3, [pc, #172]	; (8003bf4 <extInt_Config+0x28c>)
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	4a2a      	ldr	r2, [pc, #168]	; (8003bf4 <extInt_Config+0x28c>)
 8003b4c:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8003b50:	6093      	str	r3, [r2, #8]
		break;
 8003b52:	f000 bcfa 	b.w	800454a <extInt_Config+0xbe2>
			__NOP();
 8003b56:	bf00      	nop
		break;
 8003b58:	f000 bcf7 	b.w	800454a <extInt_Config+0xbe2>
	//----------------Configuracion EXTI2-----------------
	case 2:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_2
		en el EXTICR*/
		SYSCFG->EXTICR[0] &= ~(0xF<<SYSCFG_EXTICR1_EXTI2_Pos);
 8003b5c:	4b25      	ldr	r3, [pc, #148]	; (8003bf4 <extInt_Config+0x28c>)
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	4a24      	ldr	r2, [pc, #144]	; (8003bf4 <extInt_Config+0x28c>)
 8003b62:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003b66:	6093      	str	r3, [r2, #8]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	4a22      	ldr	r2, [pc, #136]	; (8003bf8 <extInt_Config+0x290>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d105      	bne.n	8003b80 <extInt_Config+0x218>
		{
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PA);
 8003b74:	4b1f      	ldr	r3, [pc, #124]	; (8003bf4 <extInt_Config+0x28c>)
 8003b76:	4a1f      	ldr	r2, [pc, #124]	; (8003bf4 <extInt_Config+0x28c>)
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	6093      	str	r3, [r2, #8]
		}
		else
		{
			__NOP();
		}
		break;
 8003b7c:	f000 bce5 	b.w	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	4a1d      	ldr	r2, [pc, #116]	; (8003bfc <extInt_Config+0x294>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d107      	bne.n	8003b9c <extInt_Config+0x234>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PB);
 8003b8c:	4b19      	ldr	r3, [pc, #100]	; (8003bf4 <extInt_Config+0x28c>)
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	4a18      	ldr	r2, [pc, #96]	; (8003bf4 <extInt_Config+0x28c>)
 8003b92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b96:	6093      	str	r3, [r2, #8]
		break;
 8003b98:	f000 bcd7 	b.w	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	4a17      	ldr	r2, [pc, #92]	; (8003c00 <extInt_Config+0x298>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d107      	bne.n	8003bb8 <extInt_Config+0x250>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PC);
 8003ba8:	4b12      	ldr	r3, [pc, #72]	; (8003bf4 <extInt_Config+0x28c>)
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	4a11      	ldr	r2, [pc, #68]	; (8003bf4 <extInt_Config+0x28c>)
 8003bae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003bb2:	6093      	str	r3, [r2, #8]
		break;
 8003bb4:	f000 bcc9 	b.w	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	4a11      	ldr	r2, [pc, #68]	; (8003c04 <extInt_Config+0x29c>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d107      	bne.n	8003bd4 <extInt_Config+0x26c>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PD);
 8003bc4:	4b0b      	ldr	r3, [pc, #44]	; (8003bf4 <extInt_Config+0x28c>)
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	4a0a      	ldr	r2, [pc, #40]	; (8003bf4 <extInt_Config+0x28c>)
 8003bca:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003bce:	6093      	str	r3, [r2, #8]
		break;
 8003bd0:	f000 bcbb 	b.w	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	4a0b      	ldr	r2, [pc, #44]	; (8003c08 <extInt_Config+0x2a0>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d117      	bne.n	8003c10 <extInt_Config+0x2a8>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PE);
 8003be0:	4b04      	ldr	r3, [pc, #16]	; (8003bf4 <extInt_Config+0x28c>)
 8003be2:	689b      	ldr	r3, [r3, #8]
 8003be4:	4a03      	ldr	r2, [pc, #12]	; (8003bf4 <extInt_Config+0x28c>)
 8003be6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003bea:	6093      	str	r3, [r2, #8]
		break;
 8003bec:	f000 bcad 	b.w	800454a <extInt_Config+0xbe2>
 8003bf0:	40023800 	.word	0x40023800
 8003bf4:	40013800 	.word	0x40013800
 8003bf8:	40020000 	.word	0x40020000
 8003bfc:	40020400 	.word	0x40020400
 8003c00:	40020800 	.word	0x40020800
 8003c04:	40020c00 	.word	0x40020c00
 8003c08:	40021000 	.word	0x40021000
 8003c0c:	40021c00 	.word	0x40021c00
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	4a8a      	ldr	r2, [pc, #552]	; (8003e40 <extInt_Config+0x4d8>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d107      	bne.n	8003c2c <extInt_Config+0x2c4>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PH);
 8003c1c:	4b89      	ldr	r3, [pc, #548]	; (8003e44 <extInt_Config+0x4dc>)
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	4a88      	ldr	r2, [pc, #544]	; (8003e44 <extInt_Config+0x4dc>)
 8003c22:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003c26:	6093      	str	r3, [r2, #8]
		break;
 8003c28:	f000 bc8f 	b.w	800454a <extInt_Config+0xbe2>
			__NOP();
 8003c2c:	bf00      	nop
		break;
 8003c2e:	f000 bc8c 	b.w	800454a <extInt_Config+0xbe2>
	//----------------Configuracion EXTI3-----------------
	case 3:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_3
		en el EXTICR*/
		SYSCFG->EXTICR[0] &= ~(0xF<<SYSCFG_EXTICR1_EXTI3_Pos);
 8003c32:	4b84      	ldr	r3, [pc, #528]	; (8003e44 <extInt_Config+0x4dc>)
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	4a83      	ldr	r2, [pc, #524]	; (8003e44 <extInt_Config+0x4dc>)
 8003c38:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003c3c:	6093      	str	r3, [r2, #8]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	4a80      	ldr	r2, [pc, #512]	; (8003e48 <extInt_Config+0x4e0>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d105      	bne.n	8003c56 <extInt_Config+0x2ee>
		{
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PA);
 8003c4a:	4b7e      	ldr	r3, [pc, #504]	; (8003e44 <extInt_Config+0x4dc>)
 8003c4c:	4a7d      	ldr	r2, [pc, #500]	; (8003e44 <extInt_Config+0x4dc>)
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	6093      	str	r3, [r2, #8]
		}
		else
		{
			__NOP();
		}
		break;
 8003c52:	f000 bc7a 	b.w	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	4a7b      	ldr	r2, [pc, #492]	; (8003e4c <extInt_Config+0x4e4>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d107      	bne.n	8003c72 <extInt_Config+0x30a>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PB);
 8003c62:	4b78      	ldr	r3, [pc, #480]	; (8003e44 <extInt_Config+0x4dc>)
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	4a77      	ldr	r2, [pc, #476]	; (8003e44 <extInt_Config+0x4dc>)
 8003c68:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003c6c:	6093      	str	r3, [r2, #8]
		break;
 8003c6e:	f000 bc6c 	b.w	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	4a75      	ldr	r2, [pc, #468]	; (8003e50 <extInt_Config+0x4e8>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d107      	bne.n	8003c8e <extInt_Config+0x326>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PC);
 8003c7e:	4b71      	ldr	r3, [pc, #452]	; (8003e44 <extInt_Config+0x4dc>)
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	4a70      	ldr	r2, [pc, #448]	; (8003e44 <extInt_Config+0x4dc>)
 8003c84:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003c88:	6093      	str	r3, [r2, #8]
		break;
 8003c8a:	f000 bc5e 	b.w	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	4a6f      	ldr	r2, [pc, #444]	; (8003e54 <extInt_Config+0x4ec>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d107      	bne.n	8003caa <extInt_Config+0x342>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PD);
 8003c9a:	4b6a      	ldr	r3, [pc, #424]	; (8003e44 <extInt_Config+0x4dc>)
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	4a69      	ldr	r2, [pc, #420]	; (8003e44 <extInt_Config+0x4dc>)
 8003ca0:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8003ca4:	6093      	str	r3, [r2, #8]
		break;
 8003ca6:	f000 bc50 	b.w	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	689b      	ldr	r3, [r3, #8]
 8003cb0:	4a69      	ldr	r2, [pc, #420]	; (8003e58 <extInt_Config+0x4f0>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d107      	bne.n	8003cc6 <extInt_Config+0x35e>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PE);
 8003cb6:	4b63      	ldr	r3, [pc, #396]	; (8003e44 <extInt_Config+0x4dc>)
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	4a62      	ldr	r2, [pc, #392]	; (8003e44 <extInt_Config+0x4dc>)
 8003cbc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003cc0:	6093      	str	r3, [r2, #8]
		break;
 8003cc2:	f000 bc42 	b.w	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	4a5c      	ldr	r2, [pc, #368]	; (8003e40 <extInt_Config+0x4d8>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d107      	bne.n	8003ce2 <extInt_Config+0x37a>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PH);
 8003cd2:	4b5c      	ldr	r3, [pc, #368]	; (8003e44 <extInt_Config+0x4dc>)
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	4a5b      	ldr	r2, [pc, #364]	; (8003e44 <extInt_Config+0x4dc>)
 8003cd8:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8003cdc:	6093      	str	r3, [r2, #8]
		break;
 8003cde:	f000 bc34 	b.w	800454a <extInt_Config+0xbe2>
			__NOP();
 8003ce2:	bf00      	nop
		break;
 8003ce4:	f000 bc31 	b.w	800454a <extInt_Config+0xbe2>
	//----------------Configuracion EXTI4-----------------
	case 4:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_4
		en el EXTICR*/
		SYSCFG->EXTICR[1] &= ~(0xF<<SYSCFG_EXTICR2_EXTI4_Pos);
 8003ce8:	4b56      	ldr	r3, [pc, #344]	; (8003e44 <extInt_Config+0x4dc>)
 8003cea:	68db      	ldr	r3, [r3, #12]
 8003cec:	4a55      	ldr	r2, [pc, #340]	; (8003e44 <extInt_Config+0x4dc>)
 8003cee:	f023 030f 	bic.w	r3, r3, #15
 8003cf2:	60d3      	str	r3, [r2, #12]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	689b      	ldr	r3, [r3, #8]
 8003cfa:	4a53      	ldr	r2, [pc, #332]	; (8003e48 <extInt_Config+0x4e0>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d105      	bne.n	8003d0c <extInt_Config+0x3a4>
		{
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PA);
 8003d00:	4b50      	ldr	r3, [pc, #320]	; (8003e44 <extInt_Config+0x4dc>)
 8003d02:	4a50      	ldr	r2, [pc, #320]	; (8003e44 <extInt_Config+0x4dc>)
 8003d04:	68db      	ldr	r3, [r3, #12]
 8003d06:	60d3      	str	r3, [r2, #12]
		}
		else
		{
			__NOP();
		}
		break;
 8003d08:	f000 bc1f 	b.w	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	4a4e      	ldr	r2, [pc, #312]	; (8003e4c <extInt_Config+0x4e4>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d107      	bne.n	8003d28 <extInt_Config+0x3c0>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PB);
 8003d18:	4b4a      	ldr	r3, [pc, #296]	; (8003e44 <extInt_Config+0x4dc>)
 8003d1a:	68db      	ldr	r3, [r3, #12]
 8003d1c:	4a49      	ldr	r2, [pc, #292]	; (8003e44 <extInt_Config+0x4dc>)
 8003d1e:	f043 0301 	orr.w	r3, r3, #1
 8003d22:	60d3      	str	r3, [r2, #12]
		break;
 8003d24:	f000 bc11 	b.w	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	4a48      	ldr	r2, [pc, #288]	; (8003e50 <extInt_Config+0x4e8>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d107      	bne.n	8003d44 <extInt_Config+0x3dc>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PC);
 8003d34:	4b43      	ldr	r3, [pc, #268]	; (8003e44 <extInt_Config+0x4dc>)
 8003d36:	68db      	ldr	r3, [r3, #12]
 8003d38:	4a42      	ldr	r2, [pc, #264]	; (8003e44 <extInt_Config+0x4dc>)
 8003d3a:	f043 0302 	orr.w	r3, r3, #2
 8003d3e:	60d3      	str	r3, [r2, #12]
		break;
 8003d40:	f000 bc03 	b.w	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	689b      	ldr	r3, [r3, #8]
 8003d4a:	4a42      	ldr	r2, [pc, #264]	; (8003e54 <extInt_Config+0x4ec>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d106      	bne.n	8003d5e <extInt_Config+0x3f6>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PD);
 8003d50:	4b3c      	ldr	r3, [pc, #240]	; (8003e44 <extInt_Config+0x4dc>)
 8003d52:	68db      	ldr	r3, [r3, #12]
 8003d54:	4a3b      	ldr	r2, [pc, #236]	; (8003e44 <extInt_Config+0x4dc>)
 8003d56:	f043 0303 	orr.w	r3, r3, #3
 8003d5a:	60d3      	str	r3, [r2, #12]
		break;
 8003d5c:	e3f5      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	4a3c      	ldr	r2, [pc, #240]	; (8003e58 <extInt_Config+0x4f0>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d106      	bne.n	8003d78 <extInt_Config+0x410>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PE);
 8003d6a:	4b36      	ldr	r3, [pc, #216]	; (8003e44 <extInt_Config+0x4dc>)
 8003d6c:	68db      	ldr	r3, [r3, #12]
 8003d6e:	4a35      	ldr	r2, [pc, #212]	; (8003e44 <extInt_Config+0x4dc>)
 8003d70:	f043 0304 	orr.w	r3, r3, #4
 8003d74:	60d3      	str	r3, [r2, #12]
		break;
 8003d76:	e3e8      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	689b      	ldr	r3, [r3, #8]
 8003d7e:	4a30      	ldr	r2, [pc, #192]	; (8003e40 <extInt_Config+0x4d8>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d106      	bne.n	8003d92 <extInt_Config+0x42a>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PH);
 8003d84:	4b2f      	ldr	r3, [pc, #188]	; (8003e44 <extInt_Config+0x4dc>)
 8003d86:	68db      	ldr	r3, [r3, #12]
 8003d88:	4a2e      	ldr	r2, [pc, #184]	; (8003e44 <extInt_Config+0x4dc>)
 8003d8a:	f043 0307 	orr.w	r3, r3, #7
 8003d8e:	60d3      	str	r3, [r2, #12]
		break;
 8003d90:	e3db      	b.n	800454a <extInt_Config+0xbe2>
			__NOP();
 8003d92:	bf00      	nop
		break;
 8003d94:	e3d9      	b.n	800454a <extInt_Config+0xbe2>
	//----------------Configuracion EXTI5-----------------
	case 5:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_5
		en el EXTICR*/
		SYSCFG->EXTICR[1] &= ~(0xF<<SYSCFG_EXTICR2_EXTI5_Pos);
 8003d96:	4b2b      	ldr	r3, [pc, #172]	; (8003e44 <extInt_Config+0x4dc>)
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	4a2a      	ldr	r2, [pc, #168]	; (8003e44 <extInt_Config+0x4dc>)
 8003d9c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003da0:	60d3      	str	r3, [r2, #12]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	4a27      	ldr	r2, [pc, #156]	; (8003e48 <extInt_Config+0x4e0>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d104      	bne.n	8003db8 <extInt_Config+0x450>
		{
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PA);
 8003dae:	4b25      	ldr	r3, [pc, #148]	; (8003e44 <extInt_Config+0x4dc>)
 8003db0:	4a24      	ldr	r2, [pc, #144]	; (8003e44 <extInt_Config+0x4dc>)
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	60d3      	str	r3, [r2, #12]
		}
		else
		{
			__NOP();
		}
		break;
 8003db6:	e3c8      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	4a23      	ldr	r2, [pc, #140]	; (8003e4c <extInt_Config+0x4e4>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d106      	bne.n	8003dd2 <extInt_Config+0x46a>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PB);
 8003dc4:	4b1f      	ldr	r3, [pc, #124]	; (8003e44 <extInt_Config+0x4dc>)
 8003dc6:	68db      	ldr	r3, [r3, #12]
 8003dc8:	4a1e      	ldr	r2, [pc, #120]	; (8003e44 <extInt_Config+0x4dc>)
 8003dca:	f043 0310 	orr.w	r3, r3, #16
 8003dce:	60d3      	str	r3, [r2, #12]
		break;
 8003dd0:	e3bb      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	4a1d      	ldr	r2, [pc, #116]	; (8003e50 <extInt_Config+0x4e8>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d106      	bne.n	8003dec <extInt_Config+0x484>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PC);
 8003dde:	4b19      	ldr	r3, [pc, #100]	; (8003e44 <extInt_Config+0x4dc>)
 8003de0:	68db      	ldr	r3, [r3, #12]
 8003de2:	4a18      	ldr	r2, [pc, #96]	; (8003e44 <extInt_Config+0x4dc>)
 8003de4:	f043 0320 	orr.w	r3, r3, #32
 8003de8:	60d3      	str	r3, [r2, #12]
		break;
 8003dea:	e3ae      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	4a18      	ldr	r2, [pc, #96]	; (8003e54 <extInt_Config+0x4ec>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d106      	bne.n	8003e06 <extInt_Config+0x49e>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PD);
 8003df8:	4b12      	ldr	r3, [pc, #72]	; (8003e44 <extInt_Config+0x4dc>)
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	4a11      	ldr	r2, [pc, #68]	; (8003e44 <extInt_Config+0x4dc>)
 8003dfe:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8003e02:	60d3      	str	r3, [r2, #12]
		break;
 8003e04:	e3a1      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	4a12      	ldr	r2, [pc, #72]	; (8003e58 <extInt_Config+0x4f0>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d106      	bne.n	8003e20 <extInt_Config+0x4b8>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PE);
 8003e12:	4b0c      	ldr	r3, [pc, #48]	; (8003e44 <extInt_Config+0x4dc>)
 8003e14:	68db      	ldr	r3, [r3, #12]
 8003e16:	4a0b      	ldr	r2, [pc, #44]	; (8003e44 <extInt_Config+0x4dc>)
 8003e18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e1c:	60d3      	str	r3, [r2, #12]
		break;
 8003e1e:	e394      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	4a06      	ldr	r2, [pc, #24]	; (8003e40 <extInt_Config+0x4d8>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d106      	bne.n	8003e3a <extInt_Config+0x4d2>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PH);
 8003e2c:	4b05      	ldr	r3, [pc, #20]	; (8003e44 <extInt_Config+0x4dc>)
 8003e2e:	68db      	ldr	r3, [r3, #12]
 8003e30:	4a04      	ldr	r2, [pc, #16]	; (8003e44 <extInt_Config+0x4dc>)
 8003e32:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8003e36:	60d3      	str	r3, [r2, #12]
		break;
 8003e38:	e387      	b.n	800454a <extInt_Config+0xbe2>
			__NOP();
 8003e3a:	bf00      	nop
		break;
 8003e3c:	e385      	b.n	800454a <extInt_Config+0xbe2>
 8003e3e:	bf00      	nop
 8003e40:	40021c00 	.word	0x40021c00
 8003e44:	40013800 	.word	0x40013800
 8003e48:	40020000 	.word	0x40020000
 8003e4c:	40020400 	.word	0x40020400
 8003e50:	40020800 	.word	0x40020800
 8003e54:	40020c00 	.word	0x40020c00
 8003e58:	40021000 	.word	0x40021000
	//----------------Configuracion EXTI6-----------------
	case 6:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_6
		en el EXTICR*/
		SYSCFG->EXTICR[1] &= ~(0xF<<SYSCFG_EXTICR2_EXTI6_Pos);
 8003e5c:	4b86      	ldr	r3, [pc, #536]	; (8004078 <extInt_Config+0x710>)
 8003e5e:	68db      	ldr	r3, [r3, #12]
 8003e60:	4a85      	ldr	r2, [pc, #532]	; (8004078 <extInt_Config+0x710>)
 8003e62:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003e66:	60d3      	str	r3, [r2, #12]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	4a83      	ldr	r2, [pc, #524]	; (800407c <extInt_Config+0x714>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d104      	bne.n	8003e7e <extInt_Config+0x516>
		{
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PA);
 8003e74:	4b80      	ldr	r3, [pc, #512]	; (8004078 <extInt_Config+0x710>)
 8003e76:	4a80      	ldr	r2, [pc, #512]	; (8004078 <extInt_Config+0x710>)
 8003e78:	68db      	ldr	r3, [r3, #12]
 8003e7a:	60d3      	str	r3, [r2, #12]
		}
		else
		{
			__NOP();
		}
		break;
 8003e7c:	e365      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	689b      	ldr	r3, [r3, #8]
 8003e84:	4a7e      	ldr	r2, [pc, #504]	; (8004080 <extInt_Config+0x718>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d106      	bne.n	8003e98 <extInt_Config+0x530>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PB);
 8003e8a:	4b7b      	ldr	r3, [pc, #492]	; (8004078 <extInt_Config+0x710>)
 8003e8c:	68db      	ldr	r3, [r3, #12]
 8003e8e:	4a7a      	ldr	r2, [pc, #488]	; (8004078 <extInt_Config+0x710>)
 8003e90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e94:	60d3      	str	r3, [r2, #12]
		break;
 8003e96:	e358      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	4a79      	ldr	r2, [pc, #484]	; (8004084 <extInt_Config+0x71c>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d106      	bne.n	8003eb2 <extInt_Config+0x54a>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PC);
 8003ea4:	4b74      	ldr	r3, [pc, #464]	; (8004078 <extInt_Config+0x710>)
 8003ea6:	68db      	ldr	r3, [r3, #12]
 8003ea8:	4a73      	ldr	r2, [pc, #460]	; (8004078 <extInt_Config+0x710>)
 8003eaa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003eae:	60d3      	str	r3, [r2, #12]
		break;
 8003eb0:	e34b      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	689b      	ldr	r3, [r3, #8]
 8003eb8:	4a73      	ldr	r2, [pc, #460]	; (8004088 <extInt_Config+0x720>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d106      	bne.n	8003ecc <extInt_Config+0x564>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PD);
 8003ebe:	4b6e      	ldr	r3, [pc, #440]	; (8004078 <extInt_Config+0x710>)
 8003ec0:	68db      	ldr	r3, [r3, #12]
 8003ec2:	4a6d      	ldr	r2, [pc, #436]	; (8004078 <extInt_Config+0x710>)
 8003ec4:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003ec8:	60d3      	str	r3, [r2, #12]
		break;
 8003eca:	e33e      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	4a6e      	ldr	r2, [pc, #440]	; (800408c <extInt_Config+0x724>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d106      	bne.n	8003ee6 <extInt_Config+0x57e>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PE);
 8003ed8:	4b67      	ldr	r3, [pc, #412]	; (8004078 <extInt_Config+0x710>)
 8003eda:	68db      	ldr	r3, [r3, #12]
 8003edc:	4a66      	ldr	r2, [pc, #408]	; (8004078 <extInt_Config+0x710>)
 8003ede:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ee2:	60d3      	str	r3, [r2, #12]
		break;
 8003ee4:	e331      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	689b      	ldr	r3, [r3, #8]
 8003eec:	4a68      	ldr	r2, [pc, #416]	; (8004090 <extInt_Config+0x728>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d106      	bne.n	8003f00 <extInt_Config+0x598>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PH);
 8003ef2:	4b61      	ldr	r3, [pc, #388]	; (8004078 <extInt_Config+0x710>)
 8003ef4:	68db      	ldr	r3, [r3, #12]
 8003ef6:	4a60      	ldr	r2, [pc, #384]	; (8004078 <extInt_Config+0x710>)
 8003ef8:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003efc:	60d3      	str	r3, [r2, #12]
		break;
 8003efe:	e324      	b.n	800454a <extInt_Config+0xbe2>
			__NOP();
 8003f00:	bf00      	nop
		break;
 8003f02:	e322      	b.n	800454a <extInt_Config+0xbe2>
	//----------------Configuracion EXTI7-----------------
	case 7:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_7
		en el EXTICR*/
		SYSCFG->EXTICR[1] &= ~(0xF<<SYSCFG_EXTICR2_EXTI7_Pos);
 8003f04:	4b5c      	ldr	r3, [pc, #368]	; (8004078 <extInt_Config+0x710>)
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	4a5b      	ldr	r2, [pc, #364]	; (8004078 <extInt_Config+0x710>)
 8003f0a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003f0e:	60d3      	str	r3, [r2, #12]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	689b      	ldr	r3, [r3, #8]
 8003f16:	4a59      	ldr	r2, [pc, #356]	; (800407c <extInt_Config+0x714>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d104      	bne.n	8003f26 <extInt_Config+0x5be>
		{
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PA);
 8003f1c:	4b56      	ldr	r3, [pc, #344]	; (8004078 <extInt_Config+0x710>)
 8003f1e:	4a56      	ldr	r2, [pc, #344]	; (8004078 <extInt_Config+0x710>)
 8003f20:	68db      	ldr	r3, [r3, #12]
 8003f22:	60d3      	str	r3, [r2, #12]
		}
		else
		{
			__NOP();
		}
		break;
 8003f24:	e311      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	689b      	ldr	r3, [r3, #8]
 8003f2c:	4a54      	ldr	r2, [pc, #336]	; (8004080 <extInt_Config+0x718>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d106      	bne.n	8003f40 <extInt_Config+0x5d8>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PB);
 8003f32:	4b51      	ldr	r3, [pc, #324]	; (8004078 <extInt_Config+0x710>)
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	4a50      	ldr	r2, [pc, #320]	; (8004078 <extInt_Config+0x710>)
 8003f38:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003f3c:	60d3      	str	r3, [r2, #12]
		break;
 8003f3e:	e304      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	4a4f      	ldr	r2, [pc, #316]	; (8004084 <extInt_Config+0x71c>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d106      	bne.n	8003f5a <extInt_Config+0x5f2>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PC);
 8003f4c:	4b4a      	ldr	r3, [pc, #296]	; (8004078 <extInt_Config+0x710>)
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	4a49      	ldr	r2, [pc, #292]	; (8004078 <extInt_Config+0x710>)
 8003f52:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003f56:	60d3      	str	r3, [r2, #12]
		break;
 8003f58:	e2f7      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	4a49      	ldr	r2, [pc, #292]	; (8004088 <extInt_Config+0x720>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d106      	bne.n	8003f74 <extInt_Config+0x60c>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PD);
 8003f66:	4b44      	ldr	r3, [pc, #272]	; (8004078 <extInt_Config+0x710>)
 8003f68:	68db      	ldr	r3, [r3, #12]
 8003f6a:	4a43      	ldr	r2, [pc, #268]	; (8004078 <extInt_Config+0x710>)
 8003f6c:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8003f70:	60d3      	str	r3, [r2, #12]
		break;
 8003f72:	e2ea      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	689b      	ldr	r3, [r3, #8]
 8003f7a:	4a44      	ldr	r2, [pc, #272]	; (800408c <extInt_Config+0x724>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d106      	bne.n	8003f8e <extInt_Config+0x626>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PE);
 8003f80:	4b3d      	ldr	r3, [pc, #244]	; (8004078 <extInt_Config+0x710>)
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	4a3c      	ldr	r2, [pc, #240]	; (8004078 <extInt_Config+0x710>)
 8003f86:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f8a:	60d3      	str	r3, [r2, #12]
		break;
 8003f8c:	e2dd      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	4a3e      	ldr	r2, [pc, #248]	; (8004090 <extInt_Config+0x728>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d106      	bne.n	8003fa8 <extInt_Config+0x640>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PH);
 8003f9a:	4b37      	ldr	r3, [pc, #220]	; (8004078 <extInt_Config+0x710>)
 8003f9c:	68db      	ldr	r3, [r3, #12]
 8003f9e:	4a36      	ldr	r2, [pc, #216]	; (8004078 <extInt_Config+0x710>)
 8003fa0:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8003fa4:	60d3      	str	r3, [r2, #12]
		break;
 8003fa6:	e2d0      	b.n	800454a <extInt_Config+0xbe2>
			__NOP();
 8003fa8:	bf00      	nop
		break;
 8003faa:	e2ce      	b.n	800454a <extInt_Config+0xbe2>
	//----------------Configuracion EXTI8-----------------
	case 8:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_8
		en el EXTICR*/
		SYSCFG->EXTICR[2] &= ~(0xF<<SYSCFG_EXTICR3_EXTI8_Pos);
 8003fac:	4b32      	ldr	r3, [pc, #200]	; (8004078 <extInt_Config+0x710>)
 8003fae:	691b      	ldr	r3, [r3, #16]
 8003fb0:	4a31      	ldr	r2, [pc, #196]	; (8004078 <extInt_Config+0x710>)
 8003fb2:	f023 030f 	bic.w	r3, r3, #15
 8003fb6:	6113      	str	r3, [r2, #16]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	4a2f      	ldr	r2, [pc, #188]	; (800407c <extInt_Config+0x714>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d104      	bne.n	8003fce <extInt_Config+0x666>
		{
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PA);
 8003fc4:	4b2c      	ldr	r3, [pc, #176]	; (8004078 <extInt_Config+0x710>)
 8003fc6:	4a2c      	ldr	r2, [pc, #176]	; (8004078 <extInt_Config+0x710>)
 8003fc8:	691b      	ldr	r3, [r3, #16]
 8003fca:	6113      	str	r3, [r2, #16]
		}
		else
		{
			__NOP();
		}
		break;
 8003fcc:	e2bd      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	4a2a      	ldr	r2, [pc, #168]	; (8004080 <extInt_Config+0x718>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d106      	bne.n	8003fe8 <extInt_Config+0x680>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PB);
 8003fda:	4b27      	ldr	r3, [pc, #156]	; (8004078 <extInt_Config+0x710>)
 8003fdc:	691b      	ldr	r3, [r3, #16]
 8003fde:	4a26      	ldr	r2, [pc, #152]	; (8004078 <extInt_Config+0x710>)
 8003fe0:	f043 0301 	orr.w	r3, r3, #1
 8003fe4:	6113      	str	r3, [r2, #16]
		break;
 8003fe6:	e2b0      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	689b      	ldr	r3, [r3, #8]
 8003fee:	4a25      	ldr	r2, [pc, #148]	; (8004084 <extInt_Config+0x71c>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d106      	bne.n	8004002 <extInt_Config+0x69a>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PC);
 8003ff4:	4b20      	ldr	r3, [pc, #128]	; (8004078 <extInt_Config+0x710>)
 8003ff6:	691b      	ldr	r3, [r3, #16]
 8003ff8:	4a1f      	ldr	r2, [pc, #124]	; (8004078 <extInt_Config+0x710>)
 8003ffa:	f043 0302 	orr.w	r3, r3, #2
 8003ffe:	6113      	str	r3, [r2, #16]
		break;
 8004000:	e2a3      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	4a1f      	ldr	r2, [pc, #124]	; (8004088 <extInt_Config+0x720>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d106      	bne.n	800401c <extInt_Config+0x6b4>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PD);
 800400e:	4b1a      	ldr	r3, [pc, #104]	; (8004078 <extInt_Config+0x710>)
 8004010:	691b      	ldr	r3, [r3, #16]
 8004012:	4a19      	ldr	r2, [pc, #100]	; (8004078 <extInt_Config+0x710>)
 8004014:	f043 0303 	orr.w	r3, r3, #3
 8004018:	6113      	str	r3, [r2, #16]
		break;
 800401a:	e296      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	4a1a      	ldr	r2, [pc, #104]	; (800408c <extInt_Config+0x724>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d106      	bne.n	8004036 <extInt_Config+0x6ce>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PE);
 8004028:	4b13      	ldr	r3, [pc, #76]	; (8004078 <extInt_Config+0x710>)
 800402a:	691b      	ldr	r3, [r3, #16]
 800402c:	4a12      	ldr	r2, [pc, #72]	; (8004078 <extInt_Config+0x710>)
 800402e:	f043 0304 	orr.w	r3, r3, #4
 8004032:	6113      	str	r3, [r2, #16]
		break;
 8004034:	e289      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	4a14      	ldr	r2, [pc, #80]	; (8004090 <extInt_Config+0x728>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d106      	bne.n	8004050 <extInt_Config+0x6e8>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PH);
 8004042:	4b0d      	ldr	r3, [pc, #52]	; (8004078 <extInt_Config+0x710>)
 8004044:	691b      	ldr	r3, [r3, #16]
 8004046:	4a0c      	ldr	r2, [pc, #48]	; (8004078 <extInt_Config+0x710>)
 8004048:	f043 0307 	orr.w	r3, r3, #7
 800404c:	6113      	str	r3, [r2, #16]
		break;
 800404e:	e27c      	b.n	800454a <extInt_Config+0xbe2>
			__NOP();
 8004050:	bf00      	nop
		break;
 8004052:	e27a      	b.n	800454a <extInt_Config+0xbe2>
	//----------------Configuracion EXTI9------------------
	case 9:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_9
		en el EXTICR*/
		SYSCFG->EXTICR[2] &= ~(0xF<<SYSCFG_EXTICR3_EXTI9_Pos);
 8004054:	4b08      	ldr	r3, [pc, #32]	; (8004078 <extInt_Config+0x710>)
 8004056:	691b      	ldr	r3, [r3, #16]
 8004058:	4a07      	ldr	r2, [pc, #28]	; (8004078 <extInt_Config+0x710>)
 800405a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800405e:	6113      	str	r3, [r2, #16]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	4a05      	ldr	r2, [pc, #20]	; (800407c <extInt_Config+0x714>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d113      	bne.n	8004094 <extInt_Config+0x72c>
		{
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PA);
 800406c:	4b02      	ldr	r3, [pc, #8]	; (8004078 <extInt_Config+0x710>)
 800406e:	4a02      	ldr	r2, [pc, #8]	; (8004078 <extInt_Config+0x710>)
 8004070:	691b      	ldr	r3, [r3, #16]
 8004072:	6113      	str	r3, [r2, #16]
		}
		else
		{
			__NOP();
		}
		break;
 8004074:	e269      	b.n	800454a <extInt_Config+0xbe2>
 8004076:	bf00      	nop
 8004078:	40013800 	.word	0x40013800
 800407c:	40020000 	.word	0x40020000
 8004080:	40020400 	.word	0x40020400
 8004084:	40020800 	.word	0x40020800
 8004088:	40020c00 	.word	0x40020c00
 800408c:	40021000 	.word	0x40021000
 8004090:	40021c00 	.word	0x40021c00
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	4a83      	ldr	r2, [pc, #524]	; (80042a8 <extInt_Config+0x940>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d106      	bne.n	80040ae <extInt_Config+0x746>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PB);
 80040a0:	4b82      	ldr	r3, [pc, #520]	; (80042ac <extInt_Config+0x944>)
 80040a2:	691b      	ldr	r3, [r3, #16]
 80040a4:	4a81      	ldr	r2, [pc, #516]	; (80042ac <extInt_Config+0x944>)
 80040a6:	f043 0310 	orr.w	r3, r3, #16
 80040aa:	6113      	str	r3, [r2, #16]
		break;
 80040ac:	e24d      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	4a7e      	ldr	r2, [pc, #504]	; (80042b0 <extInt_Config+0x948>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d106      	bne.n	80040c8 <extInt_Config+0x760>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PC);
 80040ba:	4b7c      	ldr	r3, [pc, #496]	; (80042ac <extInt_Config+0x944>)
 80040bc:	691b      	ldr	r3, [r3, #16]
 80040be:	4a7b      	ldr	r2, [pc, #492]	; (80042ac <extInt_Config+0x944>)
 80040c0:	f043 0320 	orr.w	r3, r3, #32
 80040c4:	6113      	str	r3, [r2, #16]
		break;
 80040c6:	e240      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	689b      	ldr	r3, [r3, #8]
 80040ce:	4a79      	ldr	r2, [pc, #484]	; (80042b4 <extInt_Config+0x94c>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d106      	bne.n	80040e2 <extInt_Config+0x77a>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PD);
 80040d4:	4b75      	ldr	r3, [pc, #468]	; (80042ac <extInt_Config+0x944>)
 80040d6:	691b      	ldr	r3, [r3, #16]
 80040d8:	4a74      	ldr	r2, [pc, #464]	; (80042ac <extInt_Config+0x944>)
 80040da:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80040de:	6113      	str	r3, [r2, #16]
		break;
 80040e0:	e233      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	4a73      	ldr	r2, [pc, #460]	; (80042b8 <extInt_Config+0x950>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d106      	bne.n	80040fc <extInt_Config+0x794>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PE);
 80040ee:	4b6f      	ldr	r3, [pc, #444]	; (80042ac <extInt_Config+0x944>)
 80040f0:	691b      	ldr	r3, [r3, #16]
 80040f2:	4a6e      	ldr	r2, [pc, #440]	; (80042ac <extInt_Config+0x944>)
 80040f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040f8:	6113      	str	r3, [r2, #16]
		break;
 80040fa:	e226      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	4a6e      	ldr	r2, [pc, #440]	; (80042bc <extInt_Config+0x954>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d106      	bne.n	8004116 <extInt_Config+0x7ae>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PH);
 8004108:	4b68      	ldr	r3, [pc, #416]	; (80042ac <extInt_Config+0x944>)
 800410a:	691b      	ldr	r3, [r3, #16]
 800410c:	4a67      	ldr	r2, [pc, #412]	; (80042ac <extInt_Config+0x944>)
 800410e:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8004112:	6113      	str	r3, [r2, #16]
		break;
 8004114:	e219      	b.n	800454a <extInt_Config+0xbe2>
			__NOP();
 8004116:	bf00      	nop
		break;
 8004118:	e217      	b.n	800454a <extInt_Config+0xbe2>
	//----------------Configuracion EXTI10-----------------
	case 10:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_10
		en el EXTICR*/
		SYSCFG->EXTICR[2] &= ~(0xF<<SYSCFG_EXTICR3_EXTI10_Pos);
 800411a:	4b64      	ldr	r3, [pc, #400]	; (80042ac <extInt_Config+0x944>)
 800411c:	691b      	ldr	r3, [r3, #16]
 800411e:	4a63      	ldr	r2, [pc, #396]	; (80042ac <extInt_Config+0x944>)
 8004120:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004124:	6113      	str	r3, [r2, #16]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	4a64      	ldr	r2, [pc, #400]	; (80042c0 <extInt_Config+0x958>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d104      	bne.n	800413c <extInt_Config+0x7d4>
		{
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PA);
 8004132:	4b5e      	ldr	r3, [pc, #376]	; (80042ac <extInt_Config+0x944>)
 8004134:	4a5d      	ldr	r2, [pc, #372]	; (80042ac <extInt_Config+0x944>)
 8004136:	691b      	ldr	r3, [r3, #16]
 8004138:	6113      	str	r3, [r2, #16]
		}
		else
		{
			__NOP();
		}
		break;
 800413a:	e206      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	4a59      	ldr	r2, [pc, #356]	; (80042a8 <extInt_Config+0x940>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d106      	bne.n	8004156 <extInt_Config+0x7ee>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PB);
 8004148:	4b58      	ldr	r3, [pc, #352]	; (80042ac <extInt_Config+0x944>)
 800414a:	691b      	ldr	r3, [r3, #16]
 800414c:	4a57      	ldr	r2, [pc, #348]	; (80042ac <extInt_Config+0x944>)
 800414e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004152:	6113      	str	r3, [r2, #16]
		break;
 8004154:	e1f9      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	4a54      	ldr	r2, [pc, #336]	; (80042b0 <extInt_Config+0x948>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d106      	bne.n	8004170 <extInt_Config+0x808>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PC);
 8004162:	4b52      	ldr	r3, [pc, #328]	; (80042ac <extInt_Config+0x944>)
 8004164:	691b      	ldr	r3, [r3, #16]
 8004166:	4a51      	ldr	r2, [pc, #324]	; (80042ac <extInt_Config+0x944>)
 8004168:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800416c:	6113      	str	r3, [r2, #16]
		break;
 800416e:	e1ec      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	4a4f      	ldr	r2, [pc, #316]	; (80042b4 <extInt_Config+0x94c>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d106      	bne.n	800418a <extInt_Config+0x822>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PD);
 800417c:	4b4b      	ldr	r3, [pc, #300]	; (80042ac <extInt_Config+0x944>)
 800417e:	691b      	ldr	r3, [r3, #16]
 8004180:	4a4a      	ldr	r2, [pc, #296]	; (80042ac <extInt_Config+0x944>)
 8004182:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8004186:	6113      	str	r3, [r2, #16]
		break;
 8004188:	e1df      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	4a49      	ldr	r2, [pc, #292]	; (80042b8 <extInt_Config+0x950>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d106      	bne.n	80041a4 <extInt_Config+0x83c>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PE);
 8004196:	4b45      	ldr	r3, [pc, #276]	; (80042ac <extInt_Config+0x944>)
 8004198:	691b      	ldr	r3, [r3, #16]
 800419a:	4a44      	ldr	r2, [pc, #272]	; (80042ac <extInt_Config+0x944>)
 800419c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80041a0:	6113      	str	r3, [r2, #16]
		break;
 80041a2:	e1d2      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	4a44      	ldr	r2, [pc, #272]	; (80042bc <extInt_Config+0x954>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d106      	bne.n	80041be <extInt_Config+0x856>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PH);
 80041b0:	4b3e      	ldr	r3, [pc, #248]	; (80042ac <extInt_Config+0x944>)
 80041b2:	691b      	ldr	r3, [r3, #16]
 80041b4:	4a3d      	ldr	r2, [pc, #244]	; (80042ac <extInt_Config+0x944>)
 80041b6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80041ba:	6113      	str	r3, [r2, #16]
		break;
 80041bc:	e1c5      	b.n	800454a <extInt_Config+0xbe2>
			__NOP();
 80041be:	bf00      	nop
		break;
 80041c0:	e1c3      	b.n	800454a <extInt_Config+0xbe2>
	//----------------Configuracion EXTI11-----------------
	case 11:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_11
		en el EXTICR*/
		SYSCFG->EXTICR[2] &= ~(0xF<<SYSCFG_EXTICR3_EXTI11_Pos);
 80041c2:	4b3a      	ldr	r3, [pc, #232]	; (80042ac <extInt_Config+0x944>)
 80041c4:	691b      	ldr	r3, [r3, #16]
 80041c6:	4a39      	ldr	r2, [pc, #228]	; (80042ac <extInt_Config+0x944>)
 80041c8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80041cc:	6113      	str	r3, [r2, #16]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	4a3a      	ldr	r2, [pc, #232]	; (80042c0 <extInt_Config+0x958>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d104      	bne.n	80041e4 <extInt_Config+0x87c>
		{
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PA);
 80041da:	4b34      	ldr	r3, [pc, #208]	; (80042ac <extInt_Config+0x944>)
 80041dc:	4a33      	ldr	r2, [pc, #204]	; (80042ac <extInt_Config+0x944>)
 80041de:	691b      	ldr	r3, [r3, #16]
 80041e0:	6113      	str	r3, [r2, #16]
		}
		else
		{
			__NOP();
		}
		break;
 80041e2:	e1b2      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	689b      	ldr	r3, [r3, #8]
 80041ea:	4a2f      	ldr	r2, [pc, #188]	; (80042a8 <extInt_Config+0x940>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d106      	bne.n	80041fe <extInt_Config+0x896>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PB);
 80041f0:	4b2e      	ldr	r3, [pc, #184]	; (80042ac <extInt_Config+0x944>)
 80041f2:	691b      	ldr	r3, [r3, #16]
 80041f4:	4a2d      	ldr	r2, [pc, #180]	; (80042ac <extInt_Config+0x944>)
 80041f6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80041fa:	6113      	str	r3, [r2, #16]
		break;
 80041fc:	e1a5      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	4a2a      	ldr	r2, [pc, #168]	; (80042b0 <extInt_Config+0x948>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d106      	bne.n	8004218 <extInt_Config+0x8b0>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PC);
 800420a:	4b28      	ldr	r3, [pc, #160]	; (80042ac <extInt_Config+0x944>)
 800420c:	691b      	ldr	r3, [r3, #16]
 800420e:	4a27      	ldr	r2, [pc, #156]	; (80042ac <extInt_Config+0x944>)
 8004210:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004214:	6113      	str	r3, [r2, #16]
		break;
 8004216:	e198      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	4a25      	ldr	r2, [pc, #148]	; (80042b4 <extInt_Config+0x94c>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d106      	bne.n	8004232 <extInt_Config+0x8ca>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PD);
 8004224:	4b21      	ldr	r3, [pc, #132]	; (80042ac <extInt_Config+0x944>)
 8004226:	691b      	ldr	r3, [r3, #16]
 8004228:	4a20      	ldr	r2, [pc, #128]	; (80042ac <extInt_Config+0x944>)
 800422a:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 800422e:	6113      	str	r3, [r2, #16]
		break;
 8004230:	e18b      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	4a1f      	ldr	r2, [pc, #124]	; (80042b8 <extInt_Config+0x950>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d106      	bne.n	800424c <extInt_Config+0x8e4>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PE);
 800423e:	4b1b      	ldr	r3, [pc, #108]	; (80042ac <extInt_Config+0x944>)
 8004240:	691b      	ldr	r3, [r3, #16]
 8004242:	4a1a      	ldr	r2, [pc, #104]	; (80042ac <extInt_Config+0x944>)
 8004244:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004248:	6113      	str	r3, [r2, #16]
		break;
 800424a:	e17e      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	4a1a      	ldr	r2, [pc, #104]	; (80042bc <extInt_Config+0x954>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d106      	bne.n	8004266 <extInt_Config+0x8fe>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PH);
 8004258:	4b14      	ldr	r3, [pc, #80]	; (80042ac <extInt_Config+0x944>)
 800425a:	691b      	ldr	r3, [r3, #16]
 800425c:	4a13      	ldr	r2, [pc, #76]	; (80042ac <extInt_Config+0x944>)
 800425e:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8004262:	6113      	str	r3, [r2, #16]
		break;
 8004264:	e171      	b.n	800454a <extInt_Config+0xbe2>
			__NOP();
 8004266:	bf00      	nop
		break;
 8004268:	e16f      	b.n	800454a <extInt_Config+0xbe2>
	//----------------Configuracion EXTI12-----------------
	case 12:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_12
		en el EXTICR*/
		SYSCFG->EXTICR[3] &= ~(0xF<<SYSCFG_EXTICR4_EXTI12_Pos);
 800426a:	4b10      	ldr	r3, [pc, #64]	; (80042ac <extInt_Config+0x944>)
 800426c:	695b      	ldr	r3, [r3, #20]
 800426e:	4a0f      	ldr	r2, [pc, #60]	; (80042ac <extInt_Config+0x944>)
 8004270:	f023 030f 	bic.w	r3, r3, #15
 8004274:	6153      	str	r3, [r2, #20]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	4a10      	ldr	r2, [pc, #64]	; (80042c0 <extInt_Config+0x958>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d104      	bne.n	800428c <extInt_Config+0x924>
		{
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PA);
 8004282:	4b0a      	ldr	r3, [pc, #40]	; (80042ac <extInt_Config+0x944>)
 8004284:	4a09      	ldr	r2, [pc, #36]	; (80042ac <extInt_Config+0x944>)
 8004286:	695b      	ldr	r3, [r3, #20]
 8004288:	6153      	str	r3, [r2, #20]
		}
		else
		{
			__NOP();
		}
		break;
 800428a:	e15e      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	4a05      	ldr	r2, [pc, #20]	; (80042a8 <extInt_Config+0x940>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d115      	bne.n	80042c4 <extInt_Config+0x95c>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PB);
 8004298:	4b04      	ldr	r3, [pc, #16]	; (80042ac <extInt_Config+0x944>)
 800429a:	695b      	ldr	r3, [r3, #20]
 800429c:	4a03      	ldr	r2, [pc, #12]	; (80042ac <extInt_Config+0x944>)
 800429e:	f043 0301 	orr.w	r3, r3, #1
 80042a2:	6153      	str	r3, [r2, #20]
		break;
 80042a4:	e151      	b.n	800454a <extInt_Config+0xbe2>
 80042a6:	bf00      	nop
 80042a8:	40020400 	.word	0x40020400
 80042ac:	40013800 	.word	0x40013800
 80042b0:	40020800 	.word	0x40020800
 80042b4:	40020c00 	.word	0x40020c00
 80042b8:	40021000 	.word	0x40021000
 80042bc:	40021c00 	.word	0x40021c00
 80042c0:	40020000 	.word	0x40020000
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	689b      	ldr	r3, [r3, #8]
 80042ca:	4a83      	ldr	r2, [pc, #524]	; (80044d8 <extInt_Config+0xb70>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d106      	bne.n	80042de <extInt_Config+0x976>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PC);
 80042d0:	4b82      	ldr	r3, [pc, #520]	; (80044dc <extInt_Config+0xb74>)
 80042d2:	695b      	ldr	r3, [r3, #20]
 80042d4:	4a81      	ldr	r2, [pc, #516]	; (80044dc <extInt_Config+0xb74>)
 80042d6:	f043 0302 	orr.w	r3, r3, #2
 80042da:	6153      	str	r3, [r2, #20]
		break;
 80042dc:	e135      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	4a7e      	ldr	r2, [pc, #504]	; (80044e0 <extInt_Config+0xb78>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d106      	bne.n	80042f8 <extInt_Config+0x990>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PD);
 80042ea:	4b7c      	ldr	r3, [pc, #496]	; (80044dc <extInt_Config+0xb74>)
 80042ec:	695b      	ldr	r3, [r3, #20]
 80042ee:	4a7b      	ldr	r2, [pc, #492]	; (80044dc <extInt_Config+0xb74>)
 80042f0:	f043 0303 	orr.w	r3, r3, #3
 80042f4:	6153      	str	r3, [r2, #20]
		break;
 80042f6:	e128      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	4a79      	ldr	r2, [pc, #484]	; (80044e4 <extInt_Config+0xb7c>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d106      	bne.n	8004312 <extInt_Config+0x9aa>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PE);
 8004304:	4b75      	ldr	r3, [pc, #468]	; (80044dc <extInt_Config+0xb74>)
 8004306:	695b      	ldr	r3, [r3, #20]
 8004308:	4a74      	ldr	r2, [pc, #464]	; (80044dc <extInt_Config+0xb74>)
 800430a:	f043 0304 	orr.w	r3, r3, #4
 800430e:	6153      	str	r3, [r2, #20]
		break;
 8004310:	e11b      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	4a73      	ldr	r2, [pc, #460]	; (80044e8 <extInt_Config+0xb80>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d106      	bne.n	800432c <extInt_Config+0x9c4>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PH);
 800431e:	4b6f      	ldr	r3, [pc, #444]	; (80044dc <extInt_Config+0xb74>)
 8004320:	695b      	ldr	r3, [r3, #20]
 8004322:	4a6e      	ldr	r2, [pc, #440]	; (80044dc <extInt_Config+0xb74>)
 8004324:	f043 0307 	orr.w	r3, r3, #7
 8004328:	6153      	str	r3, [r2, #20]
		break;
 800432a:	e10e      	b.n	800454a <extInt_Config+0xbe2>
			__NOP();
 800432c:	bf00      	nop
		break;
 800432e:	e10c      	b.n	800454a <extInt_Config+0xbe2>
	//----------------Configuracion EXTI13-----------------
	case 13:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_13
		en el EXTICR*/
		SYSCFG->EXTICR[3] &= ~(0xF<<SYSCFG_EXTICR4_EXTI13_Pos);
 8004330:	4b6a      	ldr	r3, [pc, #424]	; (80044dc <extInt_Config+0xb74>)
 8004332:	695b      	ldr	r3, [r3, #20]
 8004334:	4a69      	ldr	r2, [pc, #420]	; (80044dc <extInt_Config+0xb74>)
 8004336:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800433a:	6153      	str	r3, [r2, #20]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	4a6a      	ldr	r2, [pc, #424]	; (80044ec <extInt_Config+0xb84>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d104      	bne.n	8004352 <extInt_Config+0x9ea>
		{
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PA);
 8004348:	4b64      	ldr	r3, [pc, #400]	; (80044dc <extInt_Config+0xb74>)
 800434a:	4a64      	ldr	r2, [pc, #400]	; (80044dc <extInt_Config+0xb74>)
 800434c:	695b      	ldr	r3, [r3, #20]
 800434e:	6153      	str	r3, [r2, #20]
		}
		else
		{
			__NOP();
		}
		break;
 8004350:	e0fb      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	4a65      	ldr	r2, [pc, #404]	; (80044f0 <extInt_Config+0xb88>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d106      	bne.n	800436c <extInt_Config+0xa04>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PB);
 800435e:	4b5f      	ldr	r3, [pc, #380]	; (80044dc <extInt_Config+0xb74>)
 8004360:	695b      	ldr	r3, [r3, #20]
 8004362:	4a5e      	ldr	r2, [pc, #376]	; (80044dc <extInt_Config+0xb74>)
 8004364:	f043 0310 	orr.w	r3, r3, #16
 8004368:	6153      	str	r3, [r2, #20]
		break;
 800436a:	e0ee      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	4a59      	ldr	r2, [pc, #356]	; (80044d8 <extInt_Config+0xb70>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d106      	bne.n	8004386 <extInt_Config+0xa1e>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PC);
 8004378:	4b58      	ldr	r3, [pc, #352]	; (80044dc <extInt_Config+0xb74>)
 800437a:	695b      	ldr	r3, [r3, #20]
 800437c:	4a57      	ldr	r2, [pc, #348]	; (80044dc <extInt_Config+0xb74>)
 800437e:	f043 0320 	orr.w	r3, r3, #32
 8004382:	6153      	str	r3, [r2, #20]
		break;
 8004384:	e0e1      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	4a54      	ldr	r2, [pc, #336]	; (80044e0 <extInt_Config+0xb78>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d106      	bne.n	80043a0 <extInt_Config+0xa38>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PD);
 8004392:	4b52      	ldr	r3, [pc, #328]	; (80044dc <extInt_Config+0xb74>)
 8004394:	695b      	ldr	r3, [r3, #20]
 8004396:	4a51      	ldr	r2, [pc, #324]	; (80044dc <extInt_Config+0xb74>)
 8004398:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800439c:	6153      	str	r3, [r2, #20]
		break;
 800439e:	e0d4      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	4a4f      	ldr	r2, [pc, #316]	; (80044e4 <extInt_Config+0xb7c>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d106      	bne.n	80043ba <extInt_Config+0xa52>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PE);
 80043ac:	4b4b      	ldr	r3, [pc, #300]	; (80044dc <extInt_Config+0xb74>)
 80043ae:	695b      	ldr	r3, [r3, #20]
 80043b0:	4a4a      	ldr	r2, [pc, #296]	; (80044dc <extInt_Config+0xb74>)
 80043b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80043b6:	6153      	str	r3, [r2, #20]
		break;
 80043b8:	e0c7      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	4a49      	ldr	r2, [pc, #292]	; (80044e8 <extInt_Config+0xb80>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d106      	bne.n	80043d4 <extInt_Config+0xa6c>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PH);
 80043c6:	4b45      	ldr	r3, [pc, #276]	; (80044dc <extInt_Config+0xb74>)
 80043c8:	695b      	ldr	r3, [r3, #20]
 80043ca:	4a44      	ldr	r2, [pc, #272]	; (80044dc <extInt_Config+0xb74>)
 80043cc:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80043d0:	6153      	str	r3, [r2, #20]
		break;
 80043d2:	e0ba      	b.n	800454a <extInt_Config+0xbe2>
			__NOP();
 80043d4:	bf00      	nop
		break;
 80043d6:	e0b8      	b.n	800454a <extInt_Config+0xbe2>
	//----------------Configuracion EXTI14-----------------
	case 14:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_14
		en el EXTICR*/
		SYSCFG->EXTICR[3] &= ~(0xF<<SYSCFG_EXTICR4_EXTI14_Pos);
 80043d8:	4b40      	ldr	r3, [pc, #256]	; (80044dc <extInt_Config+0xb74>)
 80043da:	695b      	ldr	r3, [r3, #20]
 80043dc:	4a3f      	ldr	r2, [pc, #252]	; (80044dc <extInt_Config+0xb74>)
 80043de:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80043e2:	6153      	str	r3, [r2, #20]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	4a40      	ldr	r2, [pc, #256]	; (80044ec <extInt_Config+0xb84>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d104      	bne.n	80043fa <extInt_Config+0xa92>
		{
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PA);
 80043f0:	4b3a      	ldr	r3, [pc, #232]	; (80044dc <extInt_Config+0xb74>)
 80043f2:	4a3a      	ldr	r2, [pc, #232]	; (80044dc <extInt_Config+0xb74>)
 80043f4:	695b      	ldr	r3, [r3, #20]
 80043f6:	6153      	str	r3, [r2, #20]
		}
		else
		{
			__NOP();
		}
		break;
 80043f8:	e0a7      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	689b      	ldr	r3, [r3, #8]
 8004400:	4a3b      	ldr	r2, [pc, #236]	; (80044f0 <extInt_Config+0xb88>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d106      	bne.n	8004414 <extInt_Config+0xaac>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PB);
 8004406:	4b35      	ldr	r3, [pc, #212]	; (80044dc <extInt_Config+0xb74>)
 8004408:	695b      	ldr	r3, [r3, #20]
 800440a:	4a34      	ldr	r2, [pc, #208]	; (80044dc <extInt_Config+0xb74>)
 800440c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004410:	6153      	str	r3, [r2, #20]
		break;
 8004412:	e09a      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	4a2f      	ldr	r2, [pc, #188]	; (80044d8 <extInt_Config+0xb70>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d106      	bne.n	800442e <extInt_Config+0xac6>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PC);
 8004420:	4b2e      	ldr	r3, [pc, #184]	; (80044dc <extInt_Config+0xb74>)
 8004422:	695b      	ldr	r3, [r3, #20]
 8004424:	4a2d      	ldr	r2, [pc, #180]	; (80044dc <extInt_Config+0xb74>)
 8004426:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800442a:	6153      	str	r3, [r2, #20]
		break;
 800442c:	e08d      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	689b      	ldr	r3, [r3, #8]
 8004434:	4a2a      	ldr	r2, [pc, #168]	; (80044e0 <extInt_Config+0xb78>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d106      	bne.n	8004448 <extInt_Config+0xae0>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PD);
 800443a:	4b28      	ldr	r3, [pc, #160]	; (80044dc <extInt_Config+0xb74>)
 800443c:	695b      	ldr	r3, [r3, #20]
 800443e:	4a27      	ldr	r2, [pc, #156]	; (80044dc <extInt_Config+0xb74>)
 8004440:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8004444:	6153      	str	r3, [r2, #20]
		break;
 8004446:	e080      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	4a25      	ldr	r2, [pc, #148]	; (80044e4 <extInt_Config+0xb7c>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d106      	bne.n	8004462 <extInt_Config+0xafa>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PE);
 8004454:	4b21      	ldr	r3, [pc, #132]	; (80044dc <extInt_Config+0xb74>)
 8004456:	695b      	ldr	r3, [r3, #20]
 8004458:	4a20      	ldr	r2, [pc, #128]	; (80044dc <extInt_Config+0xb74>)
 800445a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800445e:	6153      	str	r3, [r2, #20]
		break;
 8004460:	e073      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	4a1f      	ldr	r2, [pc, #124]	; (80044e8 <extInt_Config+0xb80>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d106      	bne.n	800447c <extInt_Config+0xb14>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PH);
 800446e:	4b1b      	ldr	r3, [pc, #108]	; (80044dc <extInt_Config+0xb74>)
 8004470:	695b      	ldr	r3, [r3, #20]
 8004472:	4a1a      	ldr	r2, [pc, #104]	; (80044dc <extInt_Config+0xb74>)
 8004474:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004478:	6153      	str	r3, [r2, #20]
		break;
 800447a:	e066      	b.n	800454a <extInt_Config+0xbe2>
			__NOP();
 800447c:	bf00      	nop
		break;
 800447e:	e064      	b.n	800454a <extInt_Config+0xbe2>
	//----------------Configuracion EXTI15-----------------
	case 15:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_15
		en el EXTICR*/
		SYSCFG->EXTICR[3] &= ~(0xF<<SYSCFG_EXTICR4_EXTI15_Pos);
 8004480:	4b16      	ldr	r3, [pc, #88]	; (80044dc <extInt_Config+0xb74>)
 8004482:	695b      	ldr	r3, [r3, #20]
 8004484:	4a15      	ldr	r2, [pc, #84]	; (80044dc <extInt_Config+0xb74>)
 8004486:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800448a:	6153      	str	r3, [r2, #20]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	689b      	ldr	r3, [r3, #8]
 8004492:	4a16      	ldr	r2, [pc, #88]	; (80044ec <extInt_Config+0xb84>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d104      	bne.n	80044a2 <extInt_Config+0xb3a>
		{
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PA);
 8004498:	4b10      	ldr	r3, [pc, #64]	; (80044dc <extInt_Config+0xb74>)
 800449a:	4a10      	ldr	r2, [pc, #64]	; (80044dc <extInt_Config+0xb74>)
 800449c:	695b      	ldr	r3, [r3, #20]
 800449e:	6153      	str	r3, [r2, #20]
		}
		else
		{
			__NOP();
		}
		break;
 80044a0:	e053      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	4a11      	ldr	r2, [pc, #68]	; (80044f0 <extInt_Config+0xb88>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d106      	bne.n	80044bc <extInt_Config+0xb54>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PB);
 80044ae:	4b0b      	ldr	r3, [pc, #44]	; (80044dc <extInt_Config+0xb74>)
 80044b0:	695b      	ldr	r3, [r3, #20]
 80044b2:	4a0a      	ldr	r2, [pc, #40]	; (80044dc <extInt_Config+0xb74>)
 80044b4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80044b8:	6153      	str	r3, [r2, #20]
		break;
 80044ba:	e046      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	4a05      	ldr	r2, [pc, #20]	; (80044d8 <extInt_Config+0xb70>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d115      	bne.n	80044f4 <extInt_Config+0xb8c>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PC);
 80044c8:	4b04      	ldr	r3, [pc, #16]	; (80044dc <extInt_Config+0xb74>)
 80044ca:	695b      	ldr	r3, [r3, #20]
 80044cc:	4a03      	ldr	r2, [pc, #12]	; (80044dc <extInt_Config+0xb74>)
 80044ce:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80044d2:	6153      	str	r3, [r2, #20]
		break;
 80044d4:	e039      	b.n	800454a <extInt_Config+0xbe2>
 80044d6:	bf00      	nop
 80044d8:	40020800 	.word	0x40020800
 80044dc:	40013800 	.word	0x40013800
 80044e0:	40020c00 	.word	0x40020c00
 80044e4:	40021000 	.word	0x40021000
 80044e8:	40021c00 	.word	0x40021c00
 80044ec:	40020000 	.word	0x40020000
 80044f0:	40020400 	.word	0x40020400
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	4a9d      	ldr	r2, [pc, #628]	; (8004770 <extInt_Config+0xe08>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d106      	bne.n	800450e <extInt_Config+0xba6>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PD);
 8004500:	4b9c      	ldr	r3, [pc, #624]	; (8004774 <extInt_Config+0xe0c>)
 8004502:	695b      	ldr	r3, [r3, #20]
 8004504:	4a9b      	ldr	r2, [pc, #620]	; (8004774 <extInt_Config+0xe0c>)
 8004506:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 800450a:	6153      	str	r3, [r2, #20]
		break;
 800450c:	e01d      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	4a98      	ldr	r2, [pc, #608]	; (8004778 <extInt_Config+0xe10>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d106      	bne.n	8004528 <extInt_Config+0xbc0>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PE);
 800451a:	4b96      	ldr	r3, [pc, #600]	; (8004774 <extInt_Config+0xe0c>)
 800451c:	695b      	ldr	r3, [r3, #20]
 800451e:	4a95      	ldr	r2, [pc, #596]	; (8004774 <extInt_Config+0xe0c>)
 8004520:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004524:	6153      	str	r3, [r2, #20]
		break;
 8004526:	e010      	b.n	800454a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	4a93      	ldr	r2, [pc, #588]	; (800477c <extInt_Config+0xe14>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d106      	bne.n	8004542 <extInt_Config+0xbda>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PH);
 8004534:	4b8f      	ldr	r3, [pc, #572]	; (8004774 <extInt_Config+0xe0c>)
 8004536:	695b      	ldr	r3, [r3, #20]
 8004538:	4a8e      	ldr	r2, [pc, #568]	; (8004774 <extInt_Config+0xe0c>)
 800453a:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 800453e:	6153      	str	r3, [r2, #20]
		break;
 8004540:	e003      	b.n	800454a <extInt_Config+0xbe2>
			__NOP();
 8004542:	bf00      	nop
		break;
 8004544:	e001      	b.n	800454a <extInt_Config+0xbe2>
	}

	default: {
		__NOP();
 8004546:	bf00      	nop
		break;
 8004548:	bf00      	nop
	//Registro: EXTI_RTSR		 Registros donde los primeros 16 bit corresponden a los
	//Registro: EXTI_FTSR        16 EXTIx
	//Registro: EXTI_IMR

	//-------a)Selecionamos el tipo de flanco---------
	if(extiConfig->edgeType == EXTERNAL_INTERRUPP_RISING_EDGE)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	791b      	ldrb	r3, [r3, #4]
 800454e:	2b01      	cmp	r3, #1
 8004550:	d126      	bne.n	80045a0 <extInt_Config+0xc38>
	{
		EXTI->FTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004552:	4b8b      	ldr	r3, [pc, #556]	; (8004780 <extInt_Config+0xe18>)
 8004554:	68db      	ldr	r3, [r3, #12]
 8004556:	687a      	ldr	r2, [r7, #4]
 8004558:	6812      	ldr	r2, [r2, #0]
 800455a:	7812      	ldrb	r2, [r2, #0]
 800455c:	4611      	mov	r1, r2
 800455e:	2201      	movs	r2, #1
 8004560:	408a      	lsls	r2, r1
 8004562:	43d2      	mvns	r2, r2
 8004564:	4611      	mov	r1, r2
 8004566:	4a86      	ldr	r2, [pc, #536]	; (8004780 <extInt_Config+0xe18>)
 8004568:	400b      	ands	r3, r1
 800456a:	60d3      	str	r3, [r2, #12]
		EXTI->RTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 800456c:	4b84      	ldr	r3, [pc, #528]	; (8004780 <extInt_Config+0xe18>)
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	687a      	ldr	r2, [r7, #4]
 8004572:	6812      	ldr	r2, [r2, #0]
 8004574:	7812      	ldrb	r2, [r2, #0]
 8004576:	4611      	mov	r1, r2
 8004578:	2201      	movs	r2, #1
 800457a:	408a      	lsls	r2, r1
 800457c:	43d2      	mvns	r2, r2
 800457e:	4611      	mov	r1, r2
 8004580:	4a7f      	ldr	r2, [pc, #508]	; (8004780 <extInt_Config+0xe18>)
 8004582:	400b      	ands	r3, r1
 8004584:	6093      	str	r3, [r2, #8]
		EXTI->RTSR |= (0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004586:	4b7e      	ldr	r3, [pc, #504]	; (8004780 <extInt_Config+0xe18>)
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	687a      	ldr	r2, [r7, #4]
 800458c:	6812      	ldr	r2, [r2, #0]
 800458e:	7812      	ldrb	r2, [r2, #0]
 8004590:	4611      	mov	r1, r2
 8004592:	2201      	movs	r2, #1
 8004594:	408a      	lsls	r2, r1
 8004596:	4611      	mov	r1, r2
 8004598:	4a79      	ldr	r2, [pc, #484]	; (8004780 <extInt_Config+0xe18>)
 800459a:	430b      	orrs	r3, r1
 800459c:	6093      	str	r3, [r2, #8]
 800459e:	e05c      	b.n	800465a <extInt_Config+0xcf2>
	}
	else if (extiConfig->edgeType == EXTERNAL_INTERRUPP_FALLING_EDGE)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	791b      	ldrb	r3, [r3, #4]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d126      	bne.n	80045f6 <extInt_Config+0xc8e>
	{
		EXTI->FTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80045a8:	4b75      	ldr	r3, [pc, #468]	; (8004780 <extInt_Config+0xe18>)
 80045aa:	68db      	ldr	r3, [r3, #12]
 80045ac:	687a      	ldr	r2, [r7, #4]
 80045ae:	6812      	ldr	r2, [r2, #0]
 80045b0:	7812      	ldrb	r2, [r2, #0]
 80045b2:	4611      	mov	r1, r2
 80045b4:	2201      	movs	r2, #1
 80045b6:	408a      	lsls	r2, r1
 80045b8:	43d2      	mvns	r2, r2
 80045ba:	4611      	mov	r1, r2
 80045bc:	4a70      	ldr	r2, [pc, #448]	; (8004780 <extInt_Config+0xe18>)
 80045be:	400b      	ands	r3, r1
 80045c0:	60d3      	str	r3, [r2, #12]
		EXTI->RTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80045c2:	4b6f      	ldr	r3, [pc, #444]	; (8004780 <extInt_Config+0xe18>)
 80045c4:	689b      	ldr	r3, [r3, #8]
 80045c6:	687a      	ldr	r2, [r7, #4]
 80045c8:	6812      	ldr	r2, [r2, #0]
 80045ca:	7812      	ldrb	r2, [r2, #0]
 80045cc:	4611      	mov	r1, r2
 80045ce:	2201      	movs	r2, #1
 80045d0:	408a      	lsls	r2, r1
 80045d2:	43d2      	mvns	r2, r2
 80045d4:	4611      	mov	r1, r2
 80045d6:	4a6a      	ldr	r2, [pc, #424]	; (8004780 <extInt_Config+0xe18>)
 80045d8:	400b      	ands	r3, r1
 80045da:	6093      	str	r3, [r2, #8]
		EXTI->FTSR |= (0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80045dc:	4b68      	ldr	r3, [pc, #416]	; (8004780 <extInt_Config+0xe18>)
 80045de:	68db      	ldr	r3, [r3, #12]
 80045e0:	687a      	ldr	r2, [r7, #4]
 80045e2:	6812      	ldr	r2, [r2, #0]
 80045e4:	7812      	ldrb	r2, [r2, #0]
 80045e6:	4611      	mov	r1, r2
 80045e8:	2201      	movs	r2, #1
 80045ea:	408a      	lsls	r2, r1
 80045ec:	4611      	mov	r1, r2
 80045ee:	4a64      	ldr	r2, [pc, #400]	; (8004780 <extInt_Config+0xe18>)
 80045f0:	430b      	orrs	r3, r1
 80045f2:	60d3      	str	r3, [r2, #12]
 80045f4:	e031      	b.n	800465a <extInt_Config+0xcf2>

	}
	else
	{
		EXTI->FTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80045f6:	4b62      	ldr	r3, [pc, #392]	; (8004780 <extInt_Config+0xe18>)
 80045f8:	68db      	ldr	r3, [r3, #12]
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	6812      	ldr	r2, [r2, #0]
 80045fe:	7812      	ldrb	r2, [r2, #0]
 8004600:	4611      	mov	r1, r2
 8004602:	2201      	movs	r2, #1
 8004604:	408a      	lsls	r2, r1
 8004606:	43d2      	mvns	r2, r2
 8004608:	4611      	mov	r1, r2
 800460a:	4a5d      	ldr	r2, [pc, #372]	; (8004780 <extInt_Config+0xe18>)
 800460c:	400b      	ands	r3, r1
 800460e:	60d3      	str	r3, [r2, #12]
		EXTI->RTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004610:	4b5b      	ldr	r3, [pc, #364]	; (8004780 <extInt_Config+0xe18>)
 8004612:	689b      	ldr	r3, [r3, #8]
 8004614:	687a      	ldr	r2, [r7, #4]
 8004616:	6812      	ldr	r2, [r2, #0]
 8004618:	7812      	ldrb	r2, [r2, #0]
 800461a:	4611      	mov	r1, r2
 800461c:	2201      	movs	r2, #1
 800461e:	408a      	lsls	r2, r1
 8004620:	43d2      	mvns	r2, r2
 8004622:	4611      	mov	r1, r2
 8004624:	4a56      	ldr	r2, [pc, #344]	; (8004780 <extInt_Config+0xe18>)
 8004626:	400b      	ands	r3, r1
 8004628:	6093      	str	r3, [r2, #8]
		EXTI->FTSR |= (0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 800462a:	4b55      	ldr	r3, [pc, #340]	; (8004780 <extInt_Config+0xe18>)
 800462c:	68db      	ldr	r3, [r3, #12]
 800462e:	687a      	ldr	r2, [r7, #4]
 8004630:	6812      	ldr	r2, [r2, #0]
 8004632:	7812      	ldrb	r2, [r2, #0]
 8004634:	4611      	mov	r1, r2
 8004636:	2201      	movs	r2, #1
 8004638:	408a      	lsls	r2, r1
 800463a:	4611      	mov	r1, r2
 800463c:	4a50      	ldr	r2, [pc, #320]	; (8004780 <extInt_Config+0xe18>)
 800463e:	430b      	orrs	r3, r1
 8004640:	60d3      	str	r3, [r2, #12]
		EXTI->RTSR |= (0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004642:	4b4f      	ldr	r3, [pc, #316]	; (8004780 <extInt_Config+0xe18>)
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	687a      	ldr	r2, [r7, #4]
 8004648:	6812      	ldr	r2, [r2, #0]
 800464a:	7812      	ldrb	r2, [r2, #0]
 800464c:	4611      	mov	r1, r2
 800464e:	2201      	movs	r2, #1
 8004650:	408a      	lsls	r2, r1
 8004652:	4611      	mov	r1, r2
 8004654:	4a4a      	ldr	r2, [pc, #296]	; (8004780 <extInt_Config+0xe18>)
 8004656:	430b      	orrs	r3, r1
 8004658:	6093      	str	r3, [r2, #8]
	}
	//-------b)Activamos la interrupcion del EXTIx---------
	EXTI->IMR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 800465a:	4b49      	ldr	r3, [pc, #292]	; (8004780 <extInt_Config+0xe18>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	687a      	ldr	r2, [r7, #4]
 8004660:	6812      	ldr	r2, [r2, #0]
 8004662:	7812      	ldrb	r2, [r2, #0]
 8004664:	4611      	mov	r1, r2
 8004666:	2201      	movs	r2, #1
 8004668:	408a      	lsls	r2, r1
 800466a:	43d2      	mvns	r2, r2
 800466c:	4611      	mov	r1, r2
 800466e:	4a44      	ldr	r2, [pc, #272]	; (8004780 <extInt_Config+0xe18>)
 8004670:	400b      	ands	r3, r1
 8004672:	6013      	str	r3, [r2, #0]
	EXTI->IMR |= (0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004674:	4b42      	ldr	r3, [pc, #264]	; (8004780 <extInt_Config+0xe18>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	687a      	ldr	r2, [r7, #4]
 800467a:	6812      	ldr	r2, [r2, #0]
 800467c:	7812      	ldrb	r2, [r2, #0]
 800467e:	4611      	mov	r1, r2
 8004680:	2201      	movs	r2, #1
 8004682:	408a      	lsls	r2, r1
 8004684:	4611      	mov	r1, r2
 8004686:	4a3e      	ldr	r2, [pc, #248]	; (8004780 <extInt_Config+0xe18>)
 8004688:	430b      	orrs	r3, r1
 800468a:	6013      	str	r3, [r2, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800468c:	b672      	cpsid	i
}
 800468e:	bf00      	nop
	//------------4)Activamos el canal del sistema NVIC para indicar la interrupcion--------------------------

	//4.a Desabilitamos las interrupciones globales
	__disable_irq();
	//4.b Activamos el canal del NVIC para la interrupcion del EXTIx seleccionado
	switch(extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	781b      	ldrb	r3, [r3, #0]
 8004696:	2b0f      	cmp	r3, #15
 8004698:	d862      	bhi.n	8004760 <extInt_Config+0xdf8>
 800469a:	a201      	add	r2, pc, #4	; (adr r2, 80046a0 <extInt_Config+0xd38>)
 800469c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046a0:	080046e1 	.word	0x080046e1
 80046a4:	080046e9 	.word	0x080046e9
 80046a8:	080046f1 	.word	0x080046f1
 80046ac:	080046f9 	.word	0x080046f9
 80046b0:	08004701 	.word	0x08004701
 80046b4:	08004709 	.word	0x08004709
 80046b8:	08004711 	.word	0x08004711
 80046bc:	08004719 	.word	0x08004719
 80046c0:	08004721 	.word	0x08004721
 80046c4:	08004729 	.word	0x08004729
 80046c8:	08004731 	.word	0x08004731
 80046cc:	08004739 	.word	0x08004739
 80046d0:	08004741 	.word	0x08004741
 80046d4:	08004749 	.word	0x08004749
 80046d8:	08004751 	.word	0x08004751
 80046dc:	08004759 	.word	0x08004759
	{

	case 0:
	{
		NVIC_EnableIRQ(EXTI0_IRQn);
 80046e0:	2006      	movs	r0, #6
 80046e2:	f7ff f8f9 	bl	80038d8 <__NVIC_EnableIRQ>
		break;
 80046e6:	e03c      	b.n	8004762 <extInt_Config+0xdfa>
	}

	case 1:
	{
		NVIC_EnableIRQ(EXTI1_IRQn);
 80046e8:	2007      	movs	r0, #7
 80046ea:	f7ff f8f5 	bl	80038d8 <__NVIC_EnableIRQ>
		break;
 80046ee:	e038      	b.n	8004762 <extInt_Config+0xdfa>
	}

	case 2:
	{
		NVIC_EnableIRQ(EXTI2_IRQn);
 80046f0:	2008      	movs	r0, #8
 80046f2:	f7ff f8f1 	bl	80038d8 <__NVIC_EnableIRQ>
		break;
 80046f6:	e034      	b.n	8004762 <extInt_Config+0xdfa>
	}

	case 3:
	{
		NVIC_EnableIRQ(EXTI3_IRQn);
 80046f8:	2009      	movs	r0, #9
 80046fa:	f7ff f8ed 	bl	80038d8 <__NVIC_EnableIRQ>
		break;
 80046fe:	e030      	b.n	8004762 <extInt_Config+0xdfa>
	}

	case 4:
	{
		NVIC_EnableIRQ(EXTI4_IRQn);
 8004700:	200a      	movs	r0, #10
 8004702:	f7ff f8e9 	bl	80038d8 <__NVIC_EnableIRQ>
		break;
 8004706:	e02c      	b.n	8004762 <extInt_Config+0xdfa>
	}

	case 5:
	{
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004708:	2017      	movs	r0, #23
 800470a:	f7ff f8e5 	bl	80038d8 <__NVIC_EnableIRQ>
		break;
 800470e:	e028      	b.n	8004762 <extInt_Config+0xdfa>
	}

	case 6:
	{
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004710:	2017      	movs	r0, #23
 8004712:	f7ff f8e1 	bl	80038d8 <__NVIC_EnableIRQ>
		break;
 8004716:	e024      	b.n	8004762 <extInt_Config+0xdfa>
	}

	case 7:
	{
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004718:	2017      	movs	r0, #23
 800471a:	f7ff f8dd 	bl	80038d8 <__NVIC_EnableIRQ>
		break;
 800471e:	e020      	b.n	8004762 <extInt_Config+0xdfa>
	}

	case 8:
	{
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004720:	2017      	movs	r0, #23
 8004722:	f7ff f8d9 	bl	80038d8 <__NVIC_EnableIRQ>
		break;
 8004726:	e01c      	b.n	8004762 <extInt_Config+0xdfa>
	}

	case 9:
	{
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004728:	2017      	movs	r0, #23
 800472a:	f7ff f8d5 	bl	80038d8 <__NVIC_EnableIRQ>
		break;
 800472e:	e018      	b.n	8004762 <extInt_Config+0xdfa>
	}

	case 10:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004730:	2028      	movs	r0, #40	; 0x28
 8004732:	f7ff f8d1 	bl	80038d8 <__NVIC_EnableIRQ>
		break;
 8004736:	e014      	b.n	8004762 <extInt_Config+0xdfa>
	}

	case 11:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004738:	2028      	movs	r0, #40	; 0x28
 800473a:	f7ff f8cd 	bl	80038d8 <__NVIC_EnableIRQ>
		break;
 800473e:	e010      	b.n	8004762 <extInt_Config+0xdfa>
	}

	case 12:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004740:	2028      	movs	r0, #40	; 0x28
 8004742:	f7ff f8c9 	bl	80038d8 <__NVIC_EnableIRQ>
		break;
 8004746:	e00c      	b.n	8004762 <extInt_Config+0xdfa>
	}

	case 13:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004748:	2028      	movs	r0, #40	; 0x28
 800474a:	f7ff f8c5 	bl	80038d8 <__NVIC_EnableIRQ>
		break;
 800474e:	e008      	b.n	8004762 <extInt_Config+0xdfa>
	}

	case 14:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004750:	2028      	movs	r0, #40	; 0x28
 8004752:	f7ff f8c1 	bl	80038d8 <__NVIC_EnableIRQ>
		break;
 8004756:	e004      	b.n	8004762 <extInt_Config+0xdfa>
	}

	case 15:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004758:	2028      	movs	r0, #40	; 0x28
 800475a:	f7ff f8bd 	bl	80038d8 <__NVIC_EnableIRQ>
		break;
 800475e:	e000      	b.n	8004762 <extInt_Config+0xdfa>
	}

	default: {
		break;
 8004760:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8004762:	b662      	cpsie	i
}
 8004764:	bf00      	nop
	}
	}
	//4.c Activamos las interrupciones globales
	__enable_irq();
}
 8004766:	bf00      	nop
 8004768:	3708      	adds	r7, #8
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}
 800476e:	bf00      	nop
 8004770:	40020c00 	.word	0x40020c00
 8004774:	40013800 	.word	0x40013800
 8004778:	40021000 	.word	0x40021000
 800477c:	40021c00 	.word	0x40021c00
 8004780:	40013c00 	.word	0x40013c00

08004784 <exti_Config_Int_Priority>:


void exti_Config_Int_Priority(EXTI_Config_t *extiConfig, uint8_t newPriority)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b082      	sub	sp, #8
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
 800478c:	460b      	mov	r3, r1
 800478e:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("cpsid i" : : : "memory");
 8004790:	b672      	cpsid	i
}
 8004792:	bf00      	nop
	//Desabilitamos las interrupciones globales
	__disable_irq();
	//Configuramos la nueva prioridad
	switch(extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	781b      	ldrb	r3, [r3, #0]
 800479a:	2b0f      	cmp	r3, #15
 800479c:	d84c      	bhi.n	8004838 <exti_Config_Int_Priority+0xb4>
 800479e:	a201      	add	r2, pc, #4	; (adr r2, 80047a4 <exti_Config_Int_Priority+0x20>)
 80047a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047a4:	080047e5 	.word	0x080047e5
 80047a8:	080047f1 	.word	0x080047f1
 80047ac:	080047fd 	.word	0x080047fd
 80047b0:	08004809 	.word	0x08004809
 80047b4:	08004815 	.word	0x08004815
 80047b8:	08004821 	.word	0x08004821
 80047bc:	08004821 	.word	0x08004821
 80047c0:	08004821 	.word	0x08004821
 80047c4:	08004821 	.word	0x08004821
 80047c8:	08004821 	.word	0x08004821
 80047cc:	0800482d 	.word	0x0800482d
 80047d0:	0800482d 	.word	0x0800482d
 80047d4:	0800482d 	.word	0x0800482d
 80047d8:	0800482d 	.word	0x0800482d
 80047dc:	0800482d 	.word	0x0800482d
 80047e0:	0800482d 	.word	0x0800482d
	{
	case 0:
	{
		NVIC_SetPriority(EXTI0_IRQn, newPriority);
 80047e4:	78fb      	ldrb	r3, [r7, #3]
 80047e6:	4619      	mov	r1, r3
 80047e8:	2006      	movs	r0, #6
 80047ea:	f7ff f893 	bl	8003914 <__NVIC_SetPriority>
		break;
 80047ee:	e024      	b.n	800483a <exti_Config_Int_Priority+0xb6>
	}
	case 1:
	{
		NVIC_SetPriority(EXTI1_IRQn, newPriority);
 80047f0:	78fb      	ldrb	r3, [r7, #3]
 80047f2:	4619      	mov	r1, r3
 80047f4:	2007      	movs	r0, #7
 80047f6:	f7ff f88d 	bl	8003914 <__NVIC_SetPriority>
		break;
 80047fa:	e01e      	b.n	800483a <exti_Config_Int_Priority+0xb6>
	}
	case 2:
	{
		NVIC_SetPriority(EXTI2_IRQn, newPriority);
 80047fc:	78fb      	ldrb	r3, [r7, #3]
 80047fe:	4619      	mov	r1, r3
 8004800:	2008      	movs	r0, #8
 8004802:	f7ff f887 	bl	8003914 <__NVIC_SetPriority>
		break;
 8004806:	e018      	b.n	800483a <exti_Config_Int_Priority+0xb6>
	}
	case 3:
	{
		NVIC_SetPriority(EXTI3_IRQn, newPriority);
 8004808:	78fb      	ldrb	r3, [r7, #3]
 800480a:	4619      	mov	r1, r3
 800480c:	2009      	movs	r0, #9
 800480e:	f7ff f881 	bl	8003914 <__NVIC_SetPriority>
		break;
 8004812:	e012      	b.n	800483a <exti_Config_Int_Priority+0xb6>
	}
	case 4:
	{
		NVIC_SetPriority(EXTI4_IRQn, newPriority);
 8004814:	78fb      	ldrb	r3, [r7, #3]
 8004816:	4619      	mov	r1, r3
 8004818:	200a      	movs	r0, #10
 800481a:	f7ff f87b 	bl	8003914 <__NVIC_SetPriority>
		break;
 800481e:	e00c      	b.n	800483a <exti_Config_Int_Priority+0xb6>
	case 6:
	case 7:
	case 8:
	case 9:
	{
		NVIC_SetPriority(EXTI9_5_IRQn, newPriority);
 8004820:	78fb      	ldrb	r3, [r7, #3]
 8004822:	4619      	mov	r1, r3
 8004824:	2017      	movs	r0, #23
 8004826:	f7ff f875 	bl	8003914 <__NVIC_SetPriority>
		break;
 800482a:	e006      	b.n	800483a <exti_Config_Int_Priority+0xb6>
	case 12:
	case 13:
	case 14:
	case 15:
	{
		NVIC_SetPriority(EXTI15_10_IRQn, newPriority);
 800482c:	78fb      	ldrb	r3, [r7, #3]
 800482e:	4619      	mov	r1, r3
 8004830:	2028      	movs	r0, #40	; 0x28
 8004832:	f7ff f86f 	bl	8003914 <__NVIC_SetPriority>
		break;
 8004836:	e000      	b.n	800483a <exti_Config_Int_Priority+0xb6>
	}
	default:{  break;  }
 8004838:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 800483a:	b662      	cpsie	i
}
 800483c:	bf00      	nop
	}
	//Activamos las interrupciones globales
	__enable_irq();
}
 800483e:	bf00      	nop
 8004840:	3708      	adds	r7, #8
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}
 8004846:	bf00      	nop

08004848 <callback_extInt0>:


//Definimos las funciones para cuando se genera una interrupcion del EXTIx, 0-15
__attribute__ ((weak)) void callback_extInt0(void){
 8004848:	b480      	push	{r7}
 800484a:	af00      	add	r7, sp, #0
	__NOP();
 800484c:	bf00      	nop
}
 800484e:	bf00      	nop
 8004850:	46bd      	mov	sp, r7
 8004852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004856:	4770      	bx	lr

08004858 <callback_extInt1>:

__attribute__ ((weak)) void callback_extInt1(void){
 8004858:	b480      	push	{r7}
 800485a:	af00      	add	r7, sp, #0
	__NOP();
 800485c:	bf00      	nop
}
 800485e:	bf00      	nop
 8004860:	46bd      	mov	sp, r7
 8004862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004866:	4770      	bx	lr

08004868 <callback_extInt2>:

__attribute__ ((weak)) void callback_extInt2(void){
 8004868:	b480      	push	{r7}
 800486a:	af00      	add	r7, sp, #0
	__NOP();
 800486c:	bf00      	nop
}
 800486e:	bf00      	nop
 8004870:	46bd      	mov	sp, r7
 8004872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004876:	4770      	bx	lr

08004878 <callback_extInt3>:

__attribute__ ((weak)) void callback_extInt3(void){
 8004878:	b480      	push	{r7}
 800487a:	af00      	add	r7, sp, #0
	__NOP();
 800487c:	bf00      	nop
}
 800487e:	bf00      	nop
 8004880:	46bd      	mov	sp, r7
 8004882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004886:	4770      	bx	lr

08004888 <callback_extInt4>:

__attribute__ ((weak)) void callback_extInt4(void){
 8004888:	b480      	push	{r7}
 800488a:	af00      	add	r7, sp, #0
	__NOP();
 800488c:	bf00      	nop
}
 800488e:	bf00      	nop
 8004890:	46bd      	mov	sp, r7
 8004892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004896:	4770      	bx	lr

08004898 <callback_extInt5>:

__attribute__ ((weak)) void callback_extInt5(void){
 8004898:	b480      	push	{r7}
 800489a:	af00      	add	r7, sp, #0
	__NOP();
 800489c:	bf00      	nop
}
 800489e:	bf00      	nop
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr

080048a8 <callback_extInt6>:

__attribute__ ((weak)) void callback_extInt6(void){
 80048a8:	b480      	push	{r7}
 80048aa:	af00      	add	r7, sp, #0
	__NOP();
 80048ac:	bf00      	nop
}
 80048ae:	bf00      	nop
 80048b0:	46bd      	mov	sp, r7
 80048b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b6:	4770      	bx	lr

080048b8 <callback_extInt7>:

__attribute__ ((weak)) void callback_extInt7(void){
 80048b8:	b480      	push	{r7}
 80048ba:	af00      	add	r7, sp, #0
	__NOP();
 80048bc:	bf00      	nop
}
 80048be:	bf00      	nop
 80048c0:	46bd      	mov	sp, r7
 80048c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c6:	4770      	bx	lr

080048c8 <callback_extInt8>:

__attribute__ ((weak)) void callback_extInt8(void){
 80048c8:	b480      	push	{r7}
 80048ca:	af00      	add	r7, sp, #0
	__NOP();
 80048cc:	bf00      	nop
}
 80048ce:	bf00      	nop
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr

080048d8 <callback_extInt9>:

__attribute__ ((weak)) void callback_extInt9(void){
 80048d8:	b480      	push	{r7}
 80048da:	af00      	add	r7, sp, #0
	__NOP();
 80048dc:	bf00      	nop
}
 80048de:	bf00      	nop
 80048e0:	46bd      	mov	sp, r7
 80048e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e6:	4770      	bx	lr

080048e8 <callback_extInt10>:

__attribute__ ((weak)) void callback_extInt10(void){
 80048e8:	b480      	push	{r7}
 80048ea:	af00      	add	r7, sp, #0
	__NOP();
 80048ec:	bf00      	nop
}
 80048ee:	bf00      	nop
 80048f0:	46bd      	mov	sp, r7
 80048f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f6:	4770      	bx	lr

080048f8 <callback_extInt11>:

__attribute__ ((weak)) void callback_extInt11(void){
 80048f8:	b480      	push	{r7}
 80048fa:	af00      	add	r7, sp, #0
	__NOP();
 80048fc:	bf00      	nop
}
 80048fe:	bf00      	nop
 8004900:	46bd      	mov	sp, r7
 8004902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004906:	4770      	bx	lr

08004908 <callback_extInt12>:

__attribute__ ((weak)) void callback_extInt12(void){
 8004908:	b480      	push	{r7}
 800490a:	af00      	add	r7, sp, #0
	__NOP();
 800490c:	bf00      	nop
}
 800490e:	bf00      	nop
 8004910:	46bd      	mov	sp, r7
 8004912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004916:	4770      	bx	lr

08004918 <callback_extInt14>:

__attribute__ ((weak)) void callback_extInt13(void){
	__NOP();
}

__attribute__ ((weak)) void callback_extInt14(void){
 8004918:	b480      	push	{r7}
 800491a:	af00      	add	r7, sp, #0
	__NOP();
 800491c:	bf00      	nop
}
 800491e:	bf00      	nop
 8004920:	46bd      	mov	sp, r7
 8004922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004926:	4770      	bx	lr

08004928 <callback_extInt15>:

__attribute__ ((weak)) void callback_extInt15(void){
 8004928:	b480      	push	{r7}
 800492a:	af00      	add	r7, sp, #0
	__NOP();
 800492c:	bf00      	nop
}
 800492e:	bf00      	nop
 8004930:	46bd      	mov	sp, r7
 8004932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004936:	4770      	bx	lr

08004938 <EXTI0_IRQHandler>:
 */
//Registro: PR    Registro donde los primeros 16 bit corresponden a los 16 EXTIx

//--------------a) EXTI0, EXTI1, EXTI2, EXTI3, EXTI4 --------------
void EXTI0_IRQHandler(void)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI0
	if (EXTI->PR & EXTI_PR_PR0)
 800493c:	4b08      	ldr	r3, [pc, #32]	; (8004960 <EXTI0_IRQHandler+0x28>)
 800493e:	695b      	ldr	r3, [r3, #20]
 8004940:	f003 0301 	and.w	r3, r3, #1
 8004944:	2b00      	cmp	r3, #0
 8004946:	d008      	beq.n	800495a <EXTI0_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR0); //Limpiamos la bandera
 8004948:	4b05      	ldr	r3, [pc, #20]	; (8004960 <EXTI0_IRQHandler+0x28>)
 800494a:	695b      	ldr	r3, [r3, #20]
 800494c:	4a04      	ldr	r2, [pc, #16]	; (8004960 <EXTI0_IRQHandler+0x28>)
 800494e:	f043 0301 	orr.w	r3, r3, #1
 8004952:	6153      	str	r3, [r2, #20]
		callback_extInt0();			//Ejecutamos la ISR
 8004954:	f7ff ff78 	bl	8004848 <callback_extInt0>
	}
	else
	{
		__NOP();
	}
}
 8004958:	e000      	b.n	800495c <EXTI0_IRQHandler+0x24>
		__NOP();
 800495a:	bf00      	nop
}
 800495c:	bf00      	nop
 800495e:	bd80      	pop	{r7, pc}
 8004960:	40013c00 	.word	0x40013c00

08004964 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI1
	if (EXTI->PR & EXTI_PR_PR1)
 8004968:	4b08      	ldr	r3, [pc, #32]	; (800498c <EXTI1_IRQHandler+0x28>)
 800496a:	695b      	ldr	r3, [r3, #20]
 800496c:	f003 0302 	and.w	r3, r3, #2
 8004970:	2b00      	cmp	r3, #0
 8004972:	d008      	beq.n	8004986 <EXTI1_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR1); //Limpiamos la bandera
 8004974:	4b05      	ldr	r3, [pc, #20]	; (800498c <EXTI1_IRQHandler+0x28>)
 8004976:	695b      	ldr	r3, [r3, #20]
 8004978:	4a04      	ldr	r2, [pc, #16]	; (800498c <EXTI1_IRQHandler+0x28>)
 800497a:	f043 0302 	orr.w	r3, r3, #2
 800497e:	6153      	str	r3, [r2, #20]
		callback_extInt1();			//Ejecutamos la ISR
 8004980:	f7ff ff6a 	bl	8004858 <callback_extInt1>
	}
	else
	{
		__NOP();
	}
}
 8004984:	e000      	b.n	8004988 <EXTI1_IRQHandler+0x24>
		__NOP();
 8004986:	bf00      	nop
}
 8004988:	bf00      	nop
 800498a:	bd80      	pop	{r7, pc}
 800498c:	40013c00 	.word	0x40013c00

08004990 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI2
	if (EXTI->PR & EXTI_PR_PR2)
 8004994:	4b08      	ldr	r3, [pc, #32]	; (80049b8 <EXTI2_IRQHandler+0x28>)
 8004996:	695b      	ldr	r3, [r3, #20]
 8004998:	f003 0304 	and.w	r3, r3, #4
 800499c:	2b00      	cmp	r3, #0
 800499e:	d008      	beq.n	80049b2 <EXTI2_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR2); //Limpiamos la bandera
 80049a0:	4b05      	ldr	r3, [pc, #20]	; (80049b8 <EXTI2_IRQHandler+0x28>)
 80049a2:	695b      	ldr	r3, [r3, #20]
 80049a4:	4a04      	ldr	r2, [pc, #16]	; (80049b8 <EXTI2_IRQHandler+0x28>)
 80049a6:	f043 0304 	orr.w	r3, r3, #4
 80049aa:	6153      	str	r3, [r2, #20]
		callback_extInt2();			//Ejecutamos la ISR
 80049ac:	f7ff ff5c 	bl	8004868 <callback_extInt2>
	}
	else
	{
		__NOP();
	}
}
 80049b0:	e000      	b.n	80049b4 <EXTI2_IRQHandler+0x24>
		__NOP();
 80049b2:	bf00      	nop
}
 80049b4:	bf00      	nop
 80049b6:	bd80      	pop	{r7, pc}
 80049b8:	40013c00 	.word	0x40013c00

080049bc <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI3
	if (EXTI->PR & EXTI_PR_PR3)
 80049c0:	4b08      	ldr	r3, [pc, #32]	; (80049e4 <EXTI3_IRQHandler+0x28>)
 80049c2:	695b      	ldr	r3, [r3, #20]
 80049c4:	f003 0308 	and.w	r3, r3, #8
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d008      	beq.n	80049de <EXTI3_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR3); //Limpiamos la bandera
 80049cc:	4b05      	ldr	r3, [pc, #20]	; (80049e4 <EXTI3_IRQHandler+0x28>)
 80049ce:	695b      	ldr	r3, [r3, #20]
 80049d0:	4a04      	ldr	r2, [pc, #16]	; (80049e4 <EXTI3_IRQHandler+0x28>)
 80049d2:	f043 0308 	orr.w	r3, r3, #8
 80049d6:	6153      	str	r3, [r2, #20]
		callback_extInt3();			//Ejecutamos la ISR
 80049d8:	f7ff ff4e 	bl	8004878 <callback_extInt3>
	}
	else
	{
		__NOP();
	}
}
 80049dc:	e000      	b.n	80049e0 <EXTI3_IRQHandler+0x24>
		__NOP();
 80049de:	bf00      	nop
}
 80049e0:	bf00      	nop
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	40013c00 	.word	0x40013c00

080049e8 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI4
	if (EXTI->PR & EXTI_PR_PR4)
 80049ec:	4b08      	ldr	r3, [pc, #32]	; (8004a10 <EXTI4_IRQHandler+0x28>)
 80049ee:	695b      	ldr	r3, [r3, #20]
 80049f0:	f003 0310 	and.w	r3, r3, #16
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d008      	beq.n	8004a0a <EXTI4_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR4); //Limpiamos la bandera
 80049f8:	4b05      	ldr	r3, [pc, #20]	; (8004a10 <EXTI4_IRQHandler+0x28>)
 80049fa:	695b      	ldr	r3, [r3, #20]
 80049fc:	4a04      	ldr	r2, [pc, #16]	; (8004a10 <EXTI4_IRQHandler+0x28>)
 80049fe:	f043 0310 	orr.w	r3, r3, #16
 8004a02:	6153      	str	r3, [r2, #20]
		callback_extInt4();			//Ejecutamos la ISR
 8004a04:	f7ff ff40 	bl	8004888 <callback_extInt4>
	}
	else
	{
		__NOP();
	}
}
 8004a08:	e000      	b.n	8004a0c <EXTI4_IRQHandler+0x24>
		__NOP();
 8004a0a:	bf00      	nop
}
 8004a0c:	bf00      	nop
 8004a0e:	bd80      	pop	{r7, pc}
 8004a10:	40013c00 	.word	0x40013c00

08004a14 <EXTI9_5_IRQHandler>:

//--------------b) EXTI9-5--------------
void EXTI9_5_IRQHandler(void)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI5
	if (EXTI->PR & EXTI_PR_PR5)
 8004a18:	4b26      	ldr	r3, [pc, #152]	; (8004ab4 <EXTI9_5_IRQHandler+0xa0>)
 8004a1a:	695b      	ldr	r3, [r3, #20]
 8004a1c:	f003 0320 	and.w	r3, r3, #32
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d008      	beq.n	8004a36 <EXTI9_5_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR5); //Limpiamos la bandera
 8004a24:	4b23      	ldr	r3, [pc, #140]	; (8004ab4 <EXTI9_5_IRQHandler+0xa0>)
 8004a26:	695b      	ldr	r3, [r3, #20]
 8004a28:	4a22      	ldr	r2, [pc, #136]	; (8004ab4 <EXTI9_5_IRQHandler+0xa0>)
 8004a2a:	f043 0320 	orr.w	r3, r3, #32
 8004a2e:	6153      	str	r3, [r2, #20]
		callback_extInt5();			//Ejecutamos la ISR
 8004a30:	f7ff ff32 	bl	8004898 <callback_extInt5>
	}
	else
	{
		__NOP();
	}
}
 8004a34:	e03c      	b.n	8004ab0 <EXTI9_5_IRQHandler+0x9c>
	else if(EXTI->PR & EXTI_PR_PR6)
 8004a36:	4b1f      	ldr	r3, [pc, #124]	; (8004ab4 <EXTI9_5_IRQHandler+0xa0>)
 8004a38:	695b      	ldr	r3, [r3, #20]
 8004a3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d008      	beq.n	8004a54 <EXTI9_5_IRQHandler+0x40>
		EXTI->PR |= (EXTI_PR_PR6); //Limpiamos la bandera
 8004a42:	4b1c      	ldr	r3, [pc, #112]	; (8004ab4 <EXTI9_5_IRQHandler+0xa0>)
 8004a44:	695b      	ldr	r3, [r3, #20]
 8004a46:	4a1b      	ldr	r2, [pc, #108]	; (8004ab4 <EXTI9_5_IRQHandler+0xa0>)
 8004a48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a4c:	6153      	str	r3, [r2, #20]
		callback_extInt6();			//Ejecutamos la ISR
 8004a4e:	f7ff ff2b 	bl	80048a8 <callback_extInt6>
}
 8004a52:	e02d      	b.n	8004ab0 <EXTI9_5_IRQHandler+0x9c>
	else if(EXTI->PR & EXTI_PR_PR7)
 8004a54:	4b17      	ldr	r3, [pc, #92]	; (8004ab4 <EXTI9_5_IRQHandler+0xa0>)
 8004a56:	695b      	ldr	r3, [r3, #20]
 8004a58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d008      	beq.n	8004a72 <EXTI9_5_IRQHandler+0x5e>
		EXTI->PR |= (EXTI_PR_PR7); //Limpiamos la bandera
 8004a60:	4b14      	ldr	r3, [pc, #80]	; (8004ab4 <EXTI9_5_IRQHandler+0xa0>)
 8004a62:	695b      	ldr	r3, [r3, #20]
 8004a64:	4a13      	ldr	r2, [pc, #76]	; (8004ab4 <EXTI9_5_IRQHandler+0xa0>)
 8004a66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a6a:	6153      	str	r3, [r2, #20]
		callback_extInt7();			//Ejecutamos la ISR
 8004a6c:	f7ff ff24 	bl	80048b8 <callback_extInt7>
}
 8004a70:	e01e      	b.n	8004ab0 <EXTI9_5_IRQHandler+0x9c>
	else if(EXTI->PR & EXTI_PR_PR8)
 8004a72:	4b10      	ldr	r3, [pc, #64]	; (8004ab4 <EXTI9_5_IRQHandler+0xa0>)
 8004a74:	695b      	ldr	r3, [r3, #20]
 8004a76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d008      	beq.n	8004a90 <EXTI9_5_IRQHandler+0x7c>
		EXTI->PR |= (EXTI_PR_PR8); //Limpiamos la bandera
 8004a7e:	4b0d      	ldr	r3, [pc, #52]	; (8004ab4 <EXTI9_5_IRQHandler+0xa0>)
 8004a80:	695b      	ldr	r3, [r3, #20]
 8004a82:	4a0c      	ldr	r2, [pc, #48]	; (8004ab4 <EXTI9_5_IRQHandler+0xa0>)
 8004a84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a88:	6153      	str	r3, [r2, #20]
		callback_extInt8();			//Ejecutamos la ISR
 8004a8a:	f7ff ff1d 	bl	80048c8 <callback_extInt8>
}
 8004a8e:	e00f      	b.n	8004ab0 <EXTI9_5_IRQHandler+0x9c>
	else if(EXTI->PR & EXTI_PR_PR9)
 8004a90:	4b08      	ldr	r3, [pc, #32]	; (8004ab4 <EXTI9_5_IRQHandler+0xa0>)
 8004a92:	695b      	ldr	r3, [r3, #20]
 8004a94:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d008      	beq.n	8004aae <EXTI9_5_IRQHandler+0x9a>
		EXTI->PR |= (EXTI_PR_PR9); //Limpiamos la bandera
 8004a9c:	4b05      	ldr	r3, [pc, #20]	; (8004ab4 <EXTI9_5_IRQHandler+0xa0>)
 8004a9e:	695b      	ldr	r3, [r3, #20]
 8004aa0:	4a04      	ldr	r2, [pc, #16]	; (8004ab4 <EXTI9_5_IRQHandler+0xa0>)
 8004aa2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004aa6:	6153      	str	r3, [r2, #20]
		callback_extInt9();			//Ejecutamos la ISR
 8004aa8:	f7ff ff16 	bl	80048d8 <callback_extInt9>
}
 8004aac:	e000      	b.n	8004ab0 <EXTI9_5_IRQHandler+0x9c>
		__NOP();
 8004aae:	bf00      	nop
}
 8004ab0:	bf00      	nop
 8004ab2:	bd80      	pop	{r7, pc}
 8004ab4:	40013c00 	.word	0x40013c00

08004ab8 <EXTI15_10_IRQHandler>:

//--------------b) EXTI15-10--------------
void EXTI15_10_IRQHandler(void)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI10
	if (EXTI->PR & EXTI_PR_PR10)
 8004abc:	4b2e      	ldr	r3, [pc, #184]	; (8004b78 <EXTI15_10_IRQHandler+0xc0>)
 8004abe:	695b      	ldr	r3, [r3, #20]
 8004ac0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d008      	beq.n	8004ada <EXTI15_10_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR10); //Limpiamos la bandera
 8004ac8:	4b2b      	ldr	r3, [pc, #172]	; (8004b78 <EXTI15_10_IRQHandler+0xc0>)
 8004aca:	695b      	ldr	r3, [r3, #20]
 8004acc:	4a2a      	ldr	r2, [pc, #168]	; (8004b78 <EXTI15_10_IRQHandler+0xc0>)
 8004ace:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004ad2:	6153      	str	r3, [r2, #20]
		callback_extInt10();			//Ejecutamos la ISR
 8004ad4:	f7ff ff08 	bl	80048e8 <callback_extInt10>
	}
	else
	{
		__NOP();
	}
}
 8004ad8:	e04b      	b.n	8004b72 <EXTI15_10_IRQHandler+0xba>
	else if(EXTI->PR & EXTI_PR_PR11)
 8004ada:	4b27      	ldr	r3, [pc, #156]	; (8004b78 <EXTI15_10_IRQHandler+0xc0>)
 8004adc:	695b      	ldr	r3, [r3, #20]
 8004ade:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d008      	beq.n	8004af8 <EXTI15_10_IRQHandler+0x40>
		EXTI->PR |= (EXTI_PR_PR11); //Limpiamos la bandera
 8004ae6:	4b24      	ldr	r3, [pc, #144]	; (8004b78 <EXTI15_10_IRQHandler+0xc0>)
 8004ae8:	695b      	ldr	r3, [r3, #20]
 8004aea:	4a23      	ldr	r2, [pc, #140]	; (8004b78 <EXTI15_10_IRQHandler+0xc0>)
 8004aec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004af0:	6153      	str	r3, [r2, #20]
		callback_extInt11();			//Ejecutamos la ISR
 8004af2:	f7ff ff01 	bl	80048f8 <callback_extInt11>
}
 8004af6:	e03c      	b.n	8004b72 <EXTI15_10_IRQHandler+0xba>
	else if(EXTI->PR & EXTI_PR_PR12)
 8004af8:	4b1f      	ldr	r3, [pc, #124]	; (8004b78 <EXTI15_10_IRQHandler+0xc0>)
 8004afa:	695b      	ldr	r3, [r3, #20]
 8004afc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d008      	beq.n	8004b16 <EXTI15_10_IRQHandler+0x5e>
		EXTI->PR |= (EXTI_PR_PR12); //Limpiamos la bandera
 8004b04:	4b1c      	ldr	r3, [pc, #112]	; (8004b78 <EXTI15_10_IRQHandler+0xc0>)
 8004b06:	695b      	ldr	r3, [r3, #20]
 8004b08:	4a1b      	ldr	r2, [pc, #108]	; (8004b78 <EXTI15_10_IRQHandler+0xc0>)
 8004b0a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004b0e:	6153      	str	r3, [r2, #20]
		callback_extInt12();			//Ejecutamos la ISR
 8004b10:	f7ff fefa 	bl	8004908 <callback_extInt12>
}
 8004b14:	e02d      	b.n	8004b72 <EXTI15_10_IRQHandler+0xba>
	else if(EXTI->PR & EXTI_PR_PR13)
 8004b16:	4b18      	ldr	r3, [pc, #96]	; (8004b78 <EXTI15_10_IRQHandler+0xc0>)
 8004b18:	695b      	ldr	r3, [r3, #20]
 8004b1a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d008      	beq.n	8004b34 <EXTI15_10_IRQHandler+0x7c>
		EXTI->PR |= (EXTI_PR_PR13); //Limpiamos la bandera
 8004b22:	4b15      	ldr	r3, [pc, #84]	; (8004b78 <EXTI15_10_IRQHandler+0xc0>)
 8004b24:	695b      	ldr	r3, [r3, #20]
 8004b26:	4a14      	ldr	r2, [pc, #80]	; (8004b78 <EXTI15_10_IRQHandler+0xc0>)
 8004b28:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004b2c:	6153      	str	r3, [r2, #20]
		callback_extInt13();			//Ejecutamos la ISR
 8004b2e:	f7fb fe85 	bl	800083c <callback_extInt13>
}
 8004b32:	e01e      	b.n	8004b72 <EXTI15_10_IRQHandler+0xba>
	else if(EXTI->PR & EXTI_PR_PR14)
 8004b34:	4b10      	ldr	r3, [pc, #64]	; (8004b78 <EXTI15_10_IRQHandler+0xc0>)
 8004b36:	695b      	ldr	r3, [r3, #20]
 8004b38:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d008      	beq.n	8004b52 <EXTI15_10_IRQHandler+0x9a>
		EXTI->PR |= (EXTI_PR_PR14); //Limpiamos la bandera
 8004b40:	4b0d      	ldr	r3, [pc, #52]	; (8004b78 <EXTI15_10_IRQHandler+0xc0>)
 8004b42:	695b      	ldr	r3, [r3, #20]
 8004b44:	4a0c      	ldr	r2, [pc, #48]	; (8004b78 <EXTI15_10_IRQHandler+0xc0>)
 8004b46:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004b4a:	6153      	str	r3, [r2, #20]
		callback_extInt14();			//Ejecutamos la ISR
 8004b4c:	f7ff fee4 	bl	8004918 <callback_extInt14>
}
 8004b50:	e00f      	b.n	8004b72 <EXTI15_10_IRQHandler+0xba>
	else if(EXTI->PR & EXTI_PR_PR15)
 8004b52:	4b09      	ldr	r3, [pc, #36]	; (8004b78 <EXTI15_10_IRQHandler+0xc0>)
 8004b54:	695b      	ldr	r3, [r3, #20]
 8004b56:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d008      	beq.n	8004b70 <EXTI15_10_IRQHandler+0xb8>
		EXTI->PR |= (EXTI_PR_PR15); //Limpiamos la bandera
 8004b5e:	4b06      	ldr	r3, [pc, #24]	; (8004b78 <EXTI15_10_IRQHandler+0xc0>)
 8004b60:	695b      	ldr	r3, [r3, #20]
 8004b62:	4a05      	ldr	r2, [pc, #20]	; (8004b78 <EXTI15_10_IRQHandler+0xc0>)
 8004b64:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004b68:	6153      	str	r3, [r2, #20]
		callback_extInt15();			//Ejecutamos la ISR
 8004b6a:	f7ff fedd 	bl	8004928 <callback_extInt15>
}
 8004b6e:	e000      	b.n	8004b72 <EXTI15_10_IRQHandler+0xba>
		__NOP();
 8004b70:	bf00      	nop
}
 8004b72:	bf00      	nop
 8004b74:	bd80      	pop	{r7, pc}
 8004b76:	bf00      	nop
 8004b78:	40013c00 	.word	0x40013c00

08004b7c <GPIO_PIN_Config>:

#include <GPIOxDriver.h>

//Configuracion de los registros para un pin
void GPIO_PIN_Config(GPIO_Handler_t *configuracion, uint8_t mode, uint8_t otyper, uint8_t ospeedr,uint8_t pupdr,uint8_t af)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b083      	sub	sp, #12
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
 8004b84:	4608      	mov	r0, r1
 8004b86:	4611      	mov	r1, r2
 8004b88:	461a      	mov	r2, r3
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	70fb      	strb	r3, [r7, #3]
 8004b8e:	460b      	mov	r3, r1
 8004b90:	70bb      	strb	r3, [r7, #2]
 8004b92:	4613      	mov	r3, r2
 8004b94:	707b      	strb	r3, [r7, #1]
	configuracion->GPIO_PinConfig.GPIO_PinModer       = mode; 		// = GPIO_MODE_x->IN-0, OUT-2, ALTFN-3, ANALOG-4
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	78fa      	ldrb	r2, [r7, #3]
 8004b9a:	705a      	strb	r2, [r3, #1]
	configuracion->GPIO_PinConfig.GPIO_PinOTPype	  = otyper;		// = GPIO_OTYPER_x-> PUSHPULL-0, OPENDRAIN-1
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	78ba      	ldrb	r2, [r7, #2]
 8004ba0:	709a      	strb	r2, [r3, #2]
	configuracion->GPIO_PinConfig.GPIO_PinSpeed	      = ospeedr;	// = GPIO_OSPEEDR_x-> LOW-0, MEDIUM-1, FAST-2, HIGH-3
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	787a      	ldrb	r2, [r7, #1]
 8004ba6:	70da      	strb	r2, [r3, #3]
	configuracion->GPIO_PinConfig.GPIO_PinPUPdControl = pupdr; 		// = GPIO_PUPDR_x -> NOTHING-0, PULLUP-1, PULLDOWN-2, RESERVED-3
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	7c3a      	ldrb	r2, [r7, #16]
 8004bac:	711a      	strb	r2, [r3, #4]
	configuracion->GPIO_PinConfig.GPIO_PinAltFunMode  = af;			// = AFx, 0-15
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	7d3a      	ldrb	r2, [r7, #20]
 8004bb2:	715a      	strb	r2, [r3, #5]
}
 8004bb4:	bf00      	nop
 8004bb6:	370c      	adds	r7, #12
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbe:	4770      	bx	lr

08004bc0 <GPIO_Config>:

//Activacion de la señal de reloj de un elemento en especifico

void GPIO_Config (GPIO_Handler_t *pGPIOHandler)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b085      	sub	sp, #20
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
	//variables para hacer todo paso a paso
	uint32_t auxConfig = 0;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	60fb      	str	r3, [r7, #12]
	uint32_t auxPosition = 0;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	60bb      	str	r3, [r7, #8]

	//----------------------1) Activamos el periferico-----------------------------

	//Verificamos para GIOPA
	if (pGPIOHandler->pGPIOx == GPIOA)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	689b      	ldr	r3, [r3, #8]
 8004bd4:	4a88      	ldr	r2, [pc, #544]	; (8004df8 <GPIO_Config+0x238>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d106      	bne.n	8004be8 <GPIO_Config+0x28>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOA
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOAEN);  //(SET << RCC_AHB1ENR_GPIOA_EN);
 8004bda:	4b88      	ldr	r3, [pc, #544]	; (8004dfc <GPIO_Config+0x23c>)
 8004bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bde:	4a87      	ldr	r2, [pc, #540]	; (8004dfc <GPIO_Config+0x23c>)
 8004be0:	f043 0301 	orr.w	r3, r3, #1
 8004be4:	6313      	str	r3, [r2, #48]	; 0x30
 8004be6:	e03a      	b.n	8004c5e <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPB
	else if (pGPIOHandler->pGPIOx == GPIOB)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	689b      	ldr	r3, [r3, #8]
 8004bec:	4a84      	ldr	r2, [pc, #528]	; (8004e00 <GPIO_Config+0x240>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d106      	bne.n	8004c00 <GPIO_Config+0x40>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOBEN);  //(SET << RCC_AHB1ENR_GPIOB_EN);
 8004bf2:	4b82      	ldr	r3, [pc, #520]	; (8004dfc <GPIO_Config+0x23c>)
 8004bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bf6:	4a81      	ldr	r2, [pc, #516]	; (8004dfc <GPIO_Config+0x23c>)
 8004bf8:	f043 0302 	orr.w	r3, r3, #2
 8004bfc:	6313      	str	r3, [r2, #48]	; 0x30
 8004bfe:	e02e      	b.n	8004c5e <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPC
	else if (pGPIOHandler->pGPIOx == GPIOC)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	4a7f      	ldr	r2, [pc, #508]	; (8004e04 <GPIO_Config+0x244>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d106      	bne.n	8004c18 <GPIO_Config+0x58>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOC
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOCEN);  //(SET << RCC_AHB1ENR_GPIOC_EN);
 8004c0a:	4b7c      	ldr	r3, [pc, #496]	; (8004dfc <GPIO_Config+0x23c>)
 8004c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c0e:	4a7b      	ldr	r2, [pc, #492]	; (8004dfc <GPIO_Config+0x23c>)
 8004c10:	f043 0304 	orr.w	r3, r3, #4
 8004c14:	6313      	str	r3, [r2, #48]	; 0x30
 8004c16:	e022      	b.n	8004c5e <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPD
	else if (pGPIOHandler->pGPIOx == GPIOD)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	689b      	ldr	r3, [r3, #8]
 8004c1c:	4a7a      	ldr	r2, [pc, #488]	; (8004e08 <GPIO_Config+0x248>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d106      	bne.n	8004c30 <GPIO_Config+0x70>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOD
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIODEN);  //(SET << RCC_AHB1ENR_GPIOD_EN);
 8004c22:	4b76      	ldr	r3, [pc, #472]	; (8004dfc <GPIO_Config+0x23c>)
 8004c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c26:	4a75      	ldr	r2, [pc, #468]	; (8004dfc <GPIO_Config+0x23c>)
 8004c28:	f043 0308 	orr.w	r3, r3, #8
 8004c2c:	6313      	str	r3, [r2, #48]	; 0x30
 8004c2e:	e016      	b.n	8004c5e <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPE
	else if (pGPIOHandler->pGPIOx == GPIOE)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	4a75      	ldr	r2, [pc, #468]	; (8004e0c <GPIO_Config+0x24c>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d106      	bne.n	8004c48 <GPIO_Config+0x88>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOE
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOEEN);  //(SET << RCC_AHB1ENR_GPIOE_EN);
 8004c3a:	4b70      	ldr	r3, [pc, #448]	; (8004dfc <GPIO_Config+0x23c>)
 8004c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c3e:	4a6f      	ldr	r2, [pc, #444]	; (8004dfc <GPIO_Config+0x23c>)
 8004c40:	f043 0310 	orr.w	r3, r3, #16
 8004c44:	6313      	str	r3, [r2, #48]	; 0x30
 8004c46:	e00a      	b.n	8004c5e <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPH
	else if (pGPIOHandler->pGPIOx == GPIOH)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	4a70      	ldr	r2, [pc, #448]	; (8004e10 <GPIO_Config+0x250>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d105      	bne.n	8004c5e <GPIO_Config+0x9e>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOH
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOHEN);  //(SET << RCC_AHB1ENR_GPIOH_EN);
 8004c52:	4b6a      	ldr	r3, [pc, #424]	; (8004dfc <GPIO_Config+0x23c>)
 8004c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c56:	4a69      	ldr	r2, [pc, #420]	; (8004dfc <GPIO_Config+0x23c>)
 8004c58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c5c:	6313      	str	r3, [r2, #48]	; 0x30

	//----------------2) Configurando el registro GPIOx_MODER----------------------
	//SE ENTIENDE

	//Leemos el PinNumber para mover una cantidad de veces  el pinModer
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinModer << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	785b      	ldrb	r3, [r3, #1]
 8004c62:	461a      	mov	r2, r3
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	781b      	ldrb	r3, [r3, #0]
 8004c68:	005b      	lsls	r3, r3, #1
 8004c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c6e:	60fb      	str	r3, [r7, #12]

	//Cargamos auxConfig en el registro MODER
	pGPIOHandler->pGPIOx->MODER &= ~(0b11 << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	781b      	ldrb	r3, [r3, #0]
 8004c7a:	005b      	lsls	r3, r3, #1
 8004c7c:	2103      	movs	r1, #3
 8004c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8004c82:	43db      	mvns	r3, r3
 8004c84:	4619      	mov	r1, r3
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	400a      	ands	r2, r1
 8004c8c:	601a      	str	r2, [r3, #0]
	pGPIOHandler->pGPIOx->MODER |= auxConfig;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	689b      	ldr	r3, [r3, #8]
 8004c92:	6819      	ldr	r1, [r3, #0]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	689b      	ldr	r3, [r3, #8]
 8004c98:	68fa      	ldr	r2, [r7, #12]
 8004c9a:	430a      	orrs	r2, r1
 8004c9c:	601a      	str	r2, [r3, #0]

	//----------------3) Configurando el registro GPIOx_OTYPER----------------------
	//SE ENTIENDE

	//Leemos el PinNumber para mover una cantidad de veces el pinOTPype
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinOTPype << pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	789b      	ldrb	r3, [r3, #2]
 8004ca2:	461a      	mov	r2, r3
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	781b      	ldrb	r3, [r3, #0]
 8004ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cac:	60fb      	str	r3, [r7, #12]

	//Cargamos  auxConfig en el registro OTYPER
	pGPIOHandler->pGPIOx->OTYPER &= ~(SET << pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	689b      	ldr	r3, [r3, #8]
 8004cb2:	685a      	ldr	r2, [r3, #4]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	781b      	ldrb	r3, [r3, #0]
 8004cb8:	4619      	mov	r1, r3
 8004cba:	2301      	movs	r3, #1
 8004cbc:	408b      	lsls	r3, r1
 8004cbe:	43db      	mvns	r3, r3
 8004cc0:	4619      	mov	r1, r3
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	400a      	ands	r2, r1
 8004cc8:	605a      	str	r2, [r3, #4]
	pGPIOHandler->pGPIOx->OTYPER |= auxConfig;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	6859      	ldr	r1, [r3, #4]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	68fa      	ldr	r2, [r7, #12]
 8004cd6:	430a      	orrs	r2, r1
 8004cd8:	605a      	str	r2, [r3, #4]

	//----------------4) Configurando el registro GPIOx_OSPEEDR----------------------
	//SE ENTIENDE

	//Leemos el PinNumber para mover una cantidad de veces el pinSpeed
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinSpeed << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	78db      	ldrb	r3, [r3, #3]
 8004cde:	461a      	mov	r2, r3
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	781b      	ldrb	r3, [r3, #0]
 8004ce4:	005b      	lsls	r3, r3, #1
 8004ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cea:	60fb      	str	r3, [r7, #12]

	//Cargamos  auxConfig en el registro OSPEEDR
	pGPIOHandler->pGPIOx->OSPEEDR &= ~(0b11 << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	689a      	ldr	r2, [r3, #8]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	781b      	ldrb	r3, [r3, #0]
 8004cf6:	005b      	lsls	r3, r3, #1
 8004cf8:	2103      	movs	r1, #3
 8004cfa:	fa01 f303 	lsl.w	r3, r1, r3
 8004cfe:	43db      	mvns	r3, r3
 8004d00:	4619      	mov	r1, r3
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	400a      	ands	r2, r1
 8004d08:	609a      	str	r2, [r3, #8]
	pGPIOHandler->pGPIOx->OSPEEDR |= auxConfig;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	689b      	ldr	r3, [r3, #8]
 8004d0e:	6899      	ldr	r1, [r3, #8]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	689b      	ldr	r3, [r3, #8]
 8004d14:	68fa      	ldr	r2, [r7, #12]
 8004d16:	430a      	orrs	r2, r1
 8004d18:	609a      	str	r2, [r3, #8]

	//----------------5) Configurando el registro GPIOx_PUPDR----------------------
	//SE ENTIENDE

	//Leemos el PinNumber para mover una cantidad de veces el pinSpeed
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinPUPdControl << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	791b      	ldrb	r3, [r3, #4]
 8004d1e:	461a      	mov	r2, r3
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	781b      	ldrb	r3, [r3, #0]
 8004d24:	005b      	lsls	r3, r3, #1
 8004d26:	fa02 f303 	lsl.w	r3, r2, r3
 8004d2a:	60fb      	str	r3, [r7, #12]

	//Cargamos  auxConfig en el registro PUPDR
	pGPIOHandler->pGPIOx->PUPDR &= ~(0b11 << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	68da      	ldr	r2, [r3, #12]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	781b      	ldrb	r3, [r3, #0]
 8004d36:	005b      	lsls	r3, r3, #1
 8004d38:	2103      	movs	r1, #3
 8004d3a:	fa01 f303 	lsl.w	r3, r1, r3
 8004d3e:	43db      	mvns	r3, r3
 8004d40:	4619      	mov	r1, r3
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	689b      	ldr	r3, [r3, #8]
 8004d46:	400a      	ands	r2, r1
 8004d48:	60da      	str	r2, [r3, #12]
	pGPIOHandler->pGPIOx->PUPDR|= auxConfig;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	68d9      	ldr	r1, [r3, #12]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	68fa      	ldr	r2, [r7, #12]
 8004d56:	430a      	orrs	r2, r1
 8004d58:	60da      	str	r2, [r3, #12]

	//---------------- MODER: Configurando funciones alternativas----------------------

	//si el Modo de configuracion escogido es GPIO_MODE_ALTFN, entonces activamos el AF
	if(pGPIOHandler->GPIO_PinConfig.GPIO_PinModer == GPIO_MODE_ALTFN)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	785b      	ldrb	r3, [r3, #1]
 8004d5e:	2b02      	cmp	r3, #2
 8004d60:	d143      	bne.n	8004dea <GPIO_Config+0x22a>
	{
		//Para los pines 0 a 8 escogemos el AFRL
		if (pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber < 8)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	781b      	ldrb	r3, [r3, #0]
 8004d66:	2b07      	cmp	r3, #7
 8004d68:	d81f      	bhi.n	8004daa <GPIO_Config+0x1ea>
		{
			auxPosition = 4*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	781b      	ldrb	r3, [r3, #0]
 8004d6e:	009b      	lsls	r3, r3, #2
 8004d70:	60bb      	str	r3, [r7, #8]

			//Cargamos auxPosition en el registro AFRL
			pGPIOHandler->pGPIOx->AFR[0] &= ~(0b1111 << auxPosition);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	689b      	ldr	r3, [r3, #8]
 8004d76:	6a1a      	ldr	r2, [r3, #32]
 8004d78:	210f      	movs	r1, #15
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	fa01 f303 	lsl.w	r3, r1, r3
 8004d80:	43db      	mvns	r3, r3
 8004d82:	4619      	mov	r1, r3
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	400a      	ands	r2, r1
 8004d8a:	621a      	str	r2, [r3, #32]
			pGPIOHandler->pGPIOx->AFR[0] |= (pGPIOHandler->GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	689b      	ldr	r3, [r3, #8]
 8004d90:	6a1a      	ldr	r2, [r3, #32]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	795b      	ldrb	r3, [r3, #5]
 8004d96:	4619      	mov	r1, r3
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	fa01 f303 	lsl.w	r3, r1, r3
 8004d9e:	4619      	mov	r1, r3
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	430a      	orrs	r2, r1
 8004da6:	621a      	str	r2, [r3, #32]
			//Cargamos auxPosition en el registro AFRL
			pGPIOHandler->pGPIOx->AFR[1] &= ~(0b1111 << auxPosition);
			pGPIOHandler->pGPIOx->AFR[1] |= (pGPIOHandler->GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
		}
	}
}
 8004da8:	e01f      	b.n	8004dea <GPIO_Config+0x22a>
			auxPosition = 4*(pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber-8);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	781b      	ldrb	r3, [r3, #0]
 8004dae:	3b08      	subs	r3, #8
 8004db0:	009b      	lsls	r3, r3, #2
 8004db2:	60bb      	str	r3, [r7, #8]
			pGPIOHandler->pGPIOx->AFR[1] &= ~(0b1111 << auxPosition);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	689b      	ldr	r3, [r3, #8]
 8004db8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004dba:	210f      	movs	r1, #15
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	fa01 f303 	lsl.w	r3, r1, r3
 8004dc2:	43db      	mvns	r3, r3
 8004dc4:	4619      	mov	r1, r3
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	400a      	ands	r2, r1
 8004dcc:	625a      	str	r2, [r3, #36]	; 0x24
			pGPIOHandler->pGPIOx->AFR[1] |= (pGPIOHandler->GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	689b      	ldr	r3, [r3, #8]
 8004dd2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	795b      	ldrb	r3, [r3, #5]
 8004dd8:	4619      	mov	r1, r3
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	fa01 f303 	lsl.w	r3, r1, r3
 8004de0:	4619      	mov	r1, r3
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	430a      	orrs	r2, r1
 8004de8:	625a      	str	r2, [r3, #36]	; 0x24
}
 8004dea:	bf00      	nop
 8004dec:	3714      	adds	r7, #20
 8004dee:	46bd      	mov	sp, r7
 8004df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df4:	4770      	bx	lr
 8004df6:	bf00      	nop
 8004df8:	40020000 	.word	0x40020000
 8004dfc:	40023800 	.word	0x40023800
 8004e00:	40020400 	.word	0x40020400
 8004e04:	40020800 	.word	0x40020800
 8004e08:	40020c00 	.word	0x40020c00
 8004e0c:	40021000 	.word	0x40021000
 8004e10:	40021c00 	.word	0x40021c00

08004e14 <GPIOxTooglePin>:
}


//---------------- Toogle ---------------------
void GPIOxTooglePin(GPIO_Handler_t *pPinHandler)
{
 8004e14:	b480      	push	{r7}
 8004e16:	b083      	sub	sp, #12
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
	pPinHandler->pGPIOx->ODR  ^= (SET << pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	695a      	ldr	r2, [r3, #20]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	781b      	ldrb	r3, [r3, #0]
 8004e26:	4619      	mov	r1, r3
 8004e28:	2301      	movs	r3, #1
 8004e2a:	408b      	lsls	r3, r1
 8004e2c:	4619      	mov	r1, r3
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	689b      	ldr	r3, [r3, #8]
 8004e32:	404a      	eors	r2, r1
 8004e34:	615a      	str	r2, [r3, #20]
}
 8004e36:	bf00      	nop
 8004e38:	370c      	adds	r7, #12
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e40:	4770      	bx	lr
	...

08004e44 <configPLL>:
#include <PLLDriver.h>

uint8_t auxValue = 0;

void configPLL(uint8_t clockSpeed)
{
 8004e44:	b480      	push	{r7}
 8004e46:	b083      	sub	sp, #12
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	71fb      	strb	r3, [r7, #7]
	//Guardamos en una variable auxiliar la velocidad del reloj
	auxValue = clockSpeed;
 8004e4e:	4a39      	ldr	r2, [pc, #228]	; (8004f34 <configPLL+0xf0>)
 8004e50:	79fb      	ldrb	r3, [r7, #7]
 8004e52:	7013      	strb	r3, [r2, #0]
	//Registro: CFGR

	/*El limite de la fuente de reloj para el bus APB1 es 50 Mhz, por tanto si la velocidad de reloj
	 * especificada es mayor a dicho se activa un preescaler de 4 para dicho bus
	*/
	if(clockSpeed<50)
 8004e54:	79fb      	ldrb	r3, [r7, #7]
 8004e56:	2b31      	cmp	r3, #49	; 0x31
 8004e58:	d804      	bhi.n	8004e64 <configPLL+0x20>
	{
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV1;
 8004e5a:	4b37      	ldr	r3, [pc, #220]	; (8004f38 <configPLL+0xf4>)
 8004e5c:	4a36      	ldr	r2, [pc, #216]	; (8004f38 <configPLL+0xf4>)
 8004e5e:	689b      	ldr	r3, [r3, #8]
 8004e60:	6093      	str	r3, [r2, #8]
 8004e62:	e005      	b.n	8004e70 <configPLL+0x2c>
	}
	else
	{
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8004e64:	4b34      	ldr	r3, [pc, #208]	; (8004f38 <configPLL+0xf4>)
 8004e66:	689b      	ldr	r3, [r3, #8]
 8004e68:	4a33      	ldr	r2, [pc, #204]	; (8004f38 <configPLL+0xf4>)
 8004e6a:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8004e6e:	6093      	str	r3, [r2, #8]

	//adjustHSI();

	//-------------2) Seleccion del HSI como la fuente de reloj para el PLL---------------
	//Registro: PLLCFGR
	RCC->PLLCFGR &= ~(0b1<<RCC_PLLCFGR_PLLSRC_Pos);
 8004e70:	4b31      	ldr	r3, [pc, #196]	; (8004f38 <configPLL+0xf4>)
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	4a30      	ldr	r2, [pc, #192]	; (8004f38 <configPLL+0xf4>)
 8004e76:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8004e7a:	6053      	str	r3, [r2, #4]

	//----a) Modificacion del factor divisor M---------
	     //Señal de entrada al VCO entre 1 MHz y 2 MHz
	//De acuerdo al Manual de usuario se especifica un valor de 8 para que la señal de entrada al VCO sea de 2 Mhz; pero funciona bien con 1Mhz
	//Para el caso de 100Mhz, eston valores cambian para tener la presicion que se requiere
	RCC->PLLCFGR |= (18<<RCC_PLLCFGR_PLLM_Pos);  //16
 8004e7c:	4b2e      	ldr	r3, [pc, #184]	; (8004f38 <configPLL+0xf4>)
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	4a2d      	ldr	r2, [pc, #180]	; (8004f38 <configPLL+0xf4>)
 8004e82:	f043 0312 	orr.w	r3, r3, #18
 8004e86:	6053      	str	r3, [r2, #4]
         //Señal de salida al VCO entre 100 MHz y 438 MHz
		 //El valor de N sera entre de 50 y 100   ------> M=8
		 //El valor de N sera entre de 100 y 400  ------> M=16
	//De acuerdo al Manual de usuario y los calculos realizados el valor de N sera entre 100 y 400, para un valor de P de 4.
	//Para el caso de 100Mhz, eston valores cambian para tener la presicion que se requiere
	RCC->PLLCFGR |= ((clockSpeed*4-14)<<RCC_PLLCFGR_PLLN_Pos); //-14
 8004e88:	4b2b      	ldr	r3, [pc, #172]	; (8004f38 <configPLL+0xf4>)
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	79fa      	ldrb	r2, [r7, #7]
 8004e8e:	0092      	lsls	r2, r2, #2
 8004e90:	3a0e      	subs	r2, #14
 8004e92:	0192      	lsls	r2, r2, #6
 8004e94:	4611      	mov	r1, r2
 8004e96:	4a28      	ldr	r2, [pc, #160]	; (8004f38 <configPLL+0xf4>)
 8004e98:	430b      	orrs	r3, r1
 8004e9a:	6053      	str	r3, [r2, #4]

	//----c) Modificacion del factor divisor P-----
	     //Señal de salida del PLL entre 25 MHz y 100 MHz
	RCC->PLLCFGR |= (0b01<<RCC_PLLCFGR_PLLP_Pos);   //El valor establecido es 4
 8004e9c:	4b26      	ldr	r3, [pc, #152]	; (8004f38 <configPLL+0xf4>)
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	4a25      	ldr	r2, [pc, #148]	; (8004f38 <configPLL+0xf4>)
 8004ea2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ea6:	6053      	str	r3, [r2, #4]

	//---------------------------3) Activacion PLL----------------------------------
	//Registro: CR

	RCC->CR |= RCC_CR_PLLON;  //Escribimos un valor alto en el bit PLLON para su habilitacion
 8004ea8:	4b23      	ldr	r3, [pc, #140]	; (8004f38 <configPLL+0xf4>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a22      	ldr	r2, [pc, #136]	; (8004f38 <configPLL+0xf4>)
 8004eae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004eb2:	6013      	str	r3, [r2, #0]

	//Espera de la activacion del PLL
	while(!(RCC->CR & RCC_CR_PLLRDY))
 8004eb4:	e000      	b.n	8004eb8 <configPLL+0x74>
	{
		__NOP();
 8004eb6:	bf00      	nop
	while(!(RCC->CR & RCC_CR_PLLRDY))
 8004eb8:	4b1f      	ldr	r3, [pc, #124]	; (8004f38 <configPLL+0xf4>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d0f8      	beq.n	8004eb6 <configPLL+0x72>

	//---------------------------4) Valor de Latencia----------------------------------
	//Registro: ACR

	//Se define el valor de la latencia de acuerdo a la velocidad de reloj establecida
	if (90<clockSpeed && clockSpeed<=100)
 8004ec4:	79fb      	ldrb	r3, [r7, #7]
 8004ec6:	2b5a      	cmp	r3, #90	; 0x5a
 8004ec8:	d909      	bls.n	8004ede <configPLL+0x9a>
 8004eca:	79fb      	ldrb	r3, [r7, #7]
 8004ecc:	2b64      	cmp	r3, #100	; 0x64
 8004ece:	d806      	bhi.n	8004ede <configPLL+0x9a>
	{
		FLASH->ACR |= FLASH_ACR_LATENCY_3WS;
 8004ed0:	4b1a      	ldr	r3, [pc, #104]	; (8004f3c <configPLL+0xf8>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a19      	ldr	r2, [pc, #100]	; (8004f3c <configPLL+0xf8>)
 8004ed6:	f043 0303 	orr.w	r3, r3, #3
 8004eda:	6013      	str	r3, [r2, #0]
 8004edc:	e01d      	b.n	8004f1a <configPLL+0xd6>
	}
	else if (64<clockSpeed && clockSpeed<=90)
 8004ede:	79fb      	ldrb	r3, [r7, #7]
 8004ee0:	2b40      	cmp	r3, #64	; 0x40
 8004ee2:	d909      	bls.n	8004ef8 <configPLL+0xb4>
 8004ee4:	79fb      	ldrb	r3, [r7, #7]
 8004ee6:	2b5a      	cmp	r3, #90	; 0x5a
 8004ee8:	d806      	bhi.n	8004ef8 <configPLL+0xb4>
	{
		FLASH->ACR |= FLASH_ACR_LATENCY_2WS;
 8004eea:	4b14      	ldr	r3, [pc, #80]	; (8004f3c <configPLL+0xf8>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a13      	ldr	r2, [pc, #76]	; (8004f3c <configPLL+0xf8>)
 8004ef0:	f043 0302 	orr.w	r3, r3, #2
 8004ef4:	6013      	str	r3, [r2, #0]
 8004ef6:	e010      	b.n	8004f1a <configPLL+0xd6>
	}
	else if (30<clockSpeed && clockSpeed<=64)
 8004ef8:	79fb      	ldrb	r3, [r7, #7]
 8004efa:	2b1e      	cmp	r3, #30
 8004efc:	d909      	bls.n	8004f12 <configPLL+0xce>
 8004efe:	79fb      	ldrb	r3, [r7, #7]
 8004f00:	2b40      	cmp	r3, #64	; 0x40
 8004f02:	d806      	bhi.n	8004f12 <configPLL+0xce>
	{
		FLASH->ACR |= FLASH_ACR_LATENCY_1WS;
 8004f04:	4b0d      	ldr	r3, [pc, #52]	; (8004f3c <configPLL+0xf8>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a0c      	ldr	r2, [pc, #48]	; (8004f3c <configPLL+0xf8>)
 8004f0a:	f043 0301 	orr.w	r3, r3, #1
 8004f0e:	6013      	str	r3, [r2, #0]
 8004f10:	e003      	b.n	8004f1a <configPLL+0xd6>
	}
	else
	{
		FLASH->ACR |= FLASH_ACR_LATENCY_0WS;
 8004f12:	4b0a      	ldr	r3, [pc, #40]	; (8004f3c <configPLL+0xf8>)
 8004f14:	4a09      	ldr	r2, [pc, #36]	; (8004f3c <configPLL+0xf8>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	6013      	str	r3, [r2, #0]
	}

	//------------------5) Seleccion del PLL como la fuente de reloj del sistema----------------------------
	//Registro: CFGR

	RCC->CFGR |= (0b10<<RCC_CFGR_SW_Pos);
 8004f1a:	4b07      	ldr	r3, [pc, #28]	; (8004f38 <configPLL+0xf4>)
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	4a06      	ldr	r2, [pc, #24]	; (8004f38 <configPLL+0xf4>)
 8004f20:	f043 0302 	orr.w	r3, r3, #2
 8004f24:	6093      	str	r3, [r2, #8]

}
 8004f26:	bf00      	nop
 8004f28:	370c      	adds	r7, #12
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f30:	4770      	bx	lr
 8004f32:	bf00      	nop
 8004f34:	20012ed8 	.word	0x20012ed8
 8004f38:	40023800 	.word	0x40023800
 8004f3c:	40023c00 	.word	0x40023c00

08004f40 <getConfigPLL>:
	RCC->CR |= hsiTrimValue<<RCC_CR_HSITRIM_Pos;            //Cargamos la calibracion
}

//Funcion que retorna la velocidad de reloj entregado por el PLL o por el HSI en MHz
uint8_t getConfigPLL(void)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b083      	sub	sp, #12
 8004f44:	af00      	add	r7, sp, #0
	uint8_t clockSpeed = 0;
 8004f46:	2300      	movs	r3, #0
 8004f48:	71fb      	strb	r3, [r7, #7]
	//Verifica si el PLL esta activo
	if((RCC->CFGR & 0b11) == 0b10)
 8004f4a:	4b09      	ldr	r3, [pc, #36]	; (8004f70 <getConfigPLL+0x30>)
 8004f4c:	689b      	ldr	r3, [r3, #8]
 8004f4e:	f003 0303 	and.w	r3, r3, #3
 8004f52:	2b02      	cmp	r3, #2
 8004f54:	d103      	bne.n	8004f5e <getConfigPLL+0x1e>
	{
		clockSpeed = auxValue;
 8004f56:	4b07      	ldr	r3, [pc, #28]	; (8004f74 <getConfigPLL+0x34>)
 8004f58:	781b      	ldrb	r3, [r3, #0]
 8004f5a:	71fb      	strb	r3, [r7, #7]
 8004f5c:	e001      	b.n	8004f62 <getConfigPLL+0x22>
	}
	else
	{
		clockSpeed = CLOCK_SPEED_16MHZ;
 8004f5e:	2310      	movs	r3, #16
 8004f60:	71fb      	strb	r3, [r7, #7]
	}
	return clockSpeed;
 8004f62:	79fb      	ldrb	r3, [r7, #7]
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	370c      	adds	r7, #12
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6e:	4770      	bx	lr
 8004f70:	40023800 	.word	0x40023800
 8004f74:	20012ed8 	.word	0x20012ed8

08004f78 <getClockAPB1>:

//Funcion que retorna la velocidad de reloj entregada al bus APB1
uint8_t getClockAPB1(void)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b082      	sub	sp, #8
 8004f7c:	af00      	add	r7, sp, #0
	uint8_t clock = getConfigPLL();  	     //Obtenemos la velocidad de reloj del sistema
 8004f7e:	f7ff ffdf 	bl	8004f40 <getConfigPLL>
 8004f82:	4603      	mov	r3, r0
 8004f84:	71bb      	strb	r3, [r7, #6]
	uint8_t clockAPB1 = 0;                   //Variable que guarda la velocidad de reloj entrante al bus APB1
 8004f86:	2300      	movs	r3, #0
 8004f88:	71fb      	strb	r3, [r7, #7]

	//verificamos si el preescaler de 4 estara activado deacuerdo a la frecuencia max del bus
	if(clock<50)
 8004f8a:	79bb      	ldrb	r3, [r7, #6]
 8004f8c:	2b31      	cmp	r3, #49	; 0x31
 8004f8e:	d802      	bhi.n	8004f96 <getClockAPB1+0x1e>
	{
		clockAPB1 = clock;
 8004f90:	79bb      	ldrb	r3, [r7, #6]
 8004f92:	71fb      	strb	r3, [r7, #7]
 8004f94:	e002      	b.n	8004f9c <getClockAPB1+0x24>
	}
	else
	{
		clockAPB1 = clock/4;
 8004f96:	79bb      	ldrb	r3, [r7, #6]
 8004f98:	089b      	lsrs	r3, r3, #2
 8004f9a:	71fb      	strb	r3, [r7, #7]
	}
	return clockAPB1;
 8004f9c:	79fb      	ldrb	r3, [r7, #7]
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	3708      	adds	r7, #8
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}
	...

08004fa8 <__NVIC_EnableIRQ>:
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b083      	sub	sp, #12
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	4603      	mov	r3, r0
 8004fb0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	db0b      	blt.n	8004fd2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004fba:	79fb      	ldrb	r3, [r7, #7]
 8004fbc:	f003 021f 	and.w	r2, r3, #31
 8004fc0:	4907      	ldr	r1, [pc, #28]	; (8004fe0 <__NVIC_EnableIRQ+0x38>)
 8004fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fc6:	095b      	lsrs	r3, r3, #5
 8004fc8:	2001      	movs	r0, #1
 8004fca:	fa00 f202 	lsl.w	r2, r0, r2
 8004fce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004fd2:	bf00      	nop
 8004fd4:	370c      	adds	r7, #12
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fdc:	4770      	bx	lr
 8004fde:	bf00      	nop
 8004fe0:	e000e100 	.word	0xe000e100

08004fe4 <USART_Config>:
uint8_t posChar = 0;                                 //Variable para recorrer el String
uint8_t typeWriteTXE = 0;                            //Variable que selecciona el tipo entre string y caracter

//Funcion para cargar la configuracion del periferico USART
void USART_Config(USART_Handler_t *ptrUsartHandler)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b084      	sub	sp, #16
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
	//---------------------------------1) Activamos el periferico------------------------------------------
	//Registro: APB1ENR
	//Registro: APB2ENR

	if(ptrUsartHandler->ptrUSARTx == USART1)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	4a8f      	ldr	r2, [pc, #572]	; (8005230 <USART_Config+0x24c>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d107      	bne.n	8005006 <USART_Config+0x22>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB2ENR = RCC_APB2ENR_USART1EN;
 8004ff6:	4b8f      	ldr	r3, [pc, #572]	; (8005234 <USART_Config+0x250>)
 8004ff8:	2210      	movs	r2, #16
 8004ffa:	645a      	str	r2, [r3, #68]	; 0x44
		//Guardamos una referencia al periferico que estamos utilizando
		ptrUSART1Used = ptrUsartHandler->ptrUSARTx;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	4a8d      	ldr	r2, [pc, #564]	; (8005238 <USART_Config+0x254>)
 8005002:	6013      	str	r3, [r2, #0]
 8005004:	e019      	b.n	800503a <USART_Config+0x56>
	}

	else if(ptrUsartHandler->ptrUSARTx == USART2)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	689b      	ldr	r3, [r3, #8]
 800500a:	4a8c      	ldr	r2, [pc, #560]	; (800523c <USART_Config+0x258>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d108      	bne.n	8005022 <USART_Config+0x3e>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR = RCC_APB1ENR_USART2EN;
 8005010:	4b88      	ldr	r3, [pc, #544]	; (8005234 <USART_Config+0x250>)
 8005012:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005016:	641a      	str	r2, [r3, #64]	; 0x40
		//Guardamos una referencia al periferico que estamos utilizando
		ptrUSART2Used = ptrUsartHandler->ptrUSARTx;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	689b      	ldr	r3, [r3, #8]
 800501c:	4a88      	ldr	r2, [pc, #544]	; (8005240 <USART_Config+0x25c>)
 800501e:	6013      	str	r3, [r2, #0]
 8005020:	e00b      	b.n	800503a <USART_Config+0x56>
	}

	else if(ptrUsartHandler->ptrUSARTx == USART6)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	4a87      	ldr	r2, [pc, #540]	; (8005244 <USART_Config+0x260>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d106      	bne.n	800503a <USART_Config+0x56>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB2ENR = RCC_APB2ENR_USART6EN;
 800502c:	4b81      	ldr	r3, [pc, #516]	; (8005234 <USART_Config+0x250>)
 800502e:	2220      	movs	r2, #32
 8005030:	645a      	str	r2, [r3, #68]	; 0x44
		//Guardamos una referencia al periferico que estamos utilizando
		ptrUSART6Used = ptrUsartHandler->ptrUSARTx;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	4a84      	ldr	r2, [pc, #528]	; (8005248 <USART_Config+0x264>)
 8005038:	6013      	str	r3, [r2, #0]

	//-------------------------------2) Limpieza de registros ------------------------------------------
	//Registro: CR1
	//Registro: CR2

	ptrUsartHandler->ptrUSARTx->CR1 = 0;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	689b      	ldr	r3, [r3, #8]
 800503e:	2200      	movs	r2, #0
 8005040:	60da      	str	r2, [r3, #12]
	ptrUsartHandler->ptrUSARTx->CR2 = 0;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	689b      	ldr	r3, [r3, #8]
 8005046:	2200      	movs	r2, #0
 8005048:	611a      	str	r2, [r3, #16]

	//-------------------------3) Configuracion del parity y tamaño de dato ------------------------------
	//Registro: CR1

	//Verificamos si la paridad esta activada
	if(ptrUsartHandler->USART_Config.USART_parity != USART_PARITY_NONE)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	789b      	ldrb	r3, [r3, #2]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d03d      	beq.n	80050ce <USART_Config+0xea>
	{
		//Activamos Parity control Enable PCE
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PCE;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	689b      	ldr	r3, [r3, #8]
 8005056:	68da      	ldr	r2, [r3, #12]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005060:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PCE;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	689b      	ldr	r3, [r3, #8]
 8005066:	68da      	ldr	r2, [r3, #12]
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005070:	60da      	str	r2, [r3, #12]

		//Definimos un tamaño de datos de 9 bits M = 1
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_M;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	689b      	ldr	r3, [r3, #8]
 8005076:	68da      	ldr	r2, [r3, #12]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	689b      	ldr	r3, [r3, #8]
 800507c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005080:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_M;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	689b      	ldr	r3, [r3, #8]
 8005086:	68da      	ldr	r2, [r3, #12]
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005090:	60da      	str	r2, [r3, #12]

		//Verificamos si se selecciona ODD o EVEN
		if(ptrUsartHandler->USART_Config.USART_parity == USART_PARITY_ODD)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	789b      	ldrb	r3, [r3, #2]
 8005096:	2b01      	cmp	r3, #1
 8005098:	d110      	bne.n	80050bc <USART_Config+0xd8>
		{
			ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PS;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	689b      	ldr	r3, [r3, #8]
 800509e:	68da      	ldr	r2, [r3, #12]
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80050a8:	60da      	str	r2, [r3, #12]
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PS;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	68da      	ldr	r2, [r3, #12]
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	689b      	ldr	r3, [r3, #8]
 80050b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050b8:	60da      	str	r2, [r3, #12]
 80050ba:	e018      	b.n	80050ee <USART_Config+0x10a>
		}
		else
		{
			ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PS;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	689b      	ldr	r3, [r3, #8]
 80050c0:	68da      	ldr	r2, [r3, #12]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80050ca:	60da      	str	r2, [r3, #12]
 80050cc:	e00f      	b.n	80050ee <USART_Config+0x10a>

	}
	else
	{
		//Desactivamos la Parity control Enable PCE
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PCE;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	68da      	ldr	r2, [r3, #12]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	689b      	ldr	r3, [r3, #8]
 80050d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050dc:	60da      	str	r2, [r3, #12]
		//Definimos un tamaño de datos de 8 bits M = 0
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_M;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	689b      	ldr	r3, [r3, #8]
 80050e2:	68da      	ldr	r2, [r3, #12]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80050ec:	60da      	str	r2, [r3, #12]

	//--------------------------------4) Configuracion del Stop bits--------------------------------------
	//Registro: CR2

	//Se verifica que stop bits se selecciono
	switch(ptrUsartHandler->USART_Config.USART_stopbits)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	78db      	ldrb	r3, [r3, #3]
 80050f2:	2b03      	cmp	r3, #3
 80050f4:	d84c      	bhi.n	8005190 <USART_Config+0x1ac>
 80050f6:	a201      	add	r2, pc, #4	; (adr r2, 80050fc <USART_Config+0x118>)
 80050f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050fc:	0800510d 	.word	0x0800510d
 8005100:	0800512b 	.word	0x0800512b
 8005104:	0800514d 	.word	0x0800514d
 8005108:	0800516f 	.word	0x0800516f
	{
	//Para el 1 Stop bit se escribe 00
	case USART_STOPBIT_1:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	691a      	ldr	r2, [r3, #16]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	689b      	ldr	r3, [r3, #8]
 8005116:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800511a:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b00<<USART_CR2_STOP_Pos);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	689a      	ldr	r2, [r3, #8]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	689b      	ldr	r3, [r3, #8]
 8005124:	6912      	ldr	r2, [r2, #16]
 8005126:	611a      	str	r2, [r3, #16]
		break;
 8005128:	e041      	b.n	80051ae <USART_Config+0x1ca>
	}
	//Para el 0.5 Stop bit se escribe 01
	case USART_STOPBIT_0_5:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	689b      	ldr	r3, [r3, #8]
 800512e:	691a      	ldr	r2, [r3, #16]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	689b      	ldr	r3, [r3, #8]
 8005134:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005138:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b01<<USART_CR2_STOP_Pos);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	691a      	ldr	r2, [r3, #16]
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	689b      	ldr	r3, [r3, #8]
 8005144:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005148:	611a      	str	r2, [r3, #16]
		break;
 800514a:	e030      	b.n	80051ae <USART_Config+0x1ca>
	}
	//Para el 2 Stop bit se escribe 10
	case USART_STOPBIT_2:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	689b      	ldr	r3, [r3, #8]
 8005150:	691a      	ldr	r2, [r3, #16]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800515a:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b10<<USART_CR2_STOP_Pos);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	689b      	ldr	r3, [r3, #8]
 8005160:	691a      	ldr	r2, [r3, #16]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	689b      	ldr	r3, [r3, #8]
 8005166:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800516a:	611a      	str	r2, [r3, #16]
		break;
 800516c:	e01f      	b.n	80051ae <USART_Config+0x1ca>
	}
	//Para el 1.5 Stop bit se escribe 11
	case USART_STOPBIT_1_5:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	689b      	ldr	r3, [r3, #8]
 8005172:	691a      	ldr	r2, [r3, #16]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800517c:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b11<<USART_CR2_STOP_Pos);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	691a      	ldr	r2, [r3, #16]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	689b      	ldr	r3, [r3, #8]
 8005188:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 800518c:	611a      	str	r2, [r3, #16]
		break;
 800518e:	e00e      	b.n	80051ae <USART_Config+0x1ca>
	}
	//En caso por defecto selsccionamos un bit de paraba
	default:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	689b      	ldr	r3, [r3, #8]
 8005194:	691a      	ldr	r2, [r3, #16]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800519e:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b00<<USART_CR2_STOP_Pos);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	689a      	ldr	r2, [r3, #8]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	689b      	ldr	r3, [r3, #8]
 80051a8:	6912      	ldr	r2, [r2, #16]
 80051aa:	611a      	str	r2, [r3, #16]
		break;
 80051ac:	bf00      	nop
	}

	//-------------------5) Configuracion del Baudrate(Velocidad de Trans o Rec)-------------------------
	//Registro: BRR       //Numero de 32 bits

	uint8_t clock = 0;
 80051ae:	2300      	movs	r3, #0
 80051b0:	73fb      	strb	r3, [r7, #15]

	if(ptrUsartHandler->ptrUSARTx == USART2)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	689b      	ldr	r3, [r3, #8]
 80051b6:	4a21      	ldr	r2, [pc, #132]	; (800523c <USART_Config+0x258>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d104      	bne.n	80051c6 <USART_Config+0x1e2>
	{
		clock = getClockAPB1();          //Guardamos la velocidad de reloj entregada al bus APB1
 80051bc:	f7ff fedc 	bl	8004f78 <getClockAPB1>
 80051c0:	4603      	mov	r3, r0
 80051c2:	73fb      	strb	r3, [r7, #15]
 80051c4:	e003      	b.n	80051ce <USART_Config+0x1ea>
	}
	else
	{
		clock = getConfigPLL();	         //Guardamos la velocidad de reloj del sistema
 80051c6:	f7ff febb 	bl	8004f40 <getConfigPLL>
 80051ca:	4603      	mov	r3, r0
 80051cc:	73fb      	strb	r3, [r7, #15]
	}

	//Verificamos el Baud Rate selecionado
	if(ptrUsartHandler->USART_Config.USART_baudrate == USART_BAUDRATE_9600)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	785b      	ldrb	r3, [r3, #1]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d10b      	bne.n	80051ee <USART_Config+0x20a>
	{
		//Se carga el valor de la velocidad en el registro
		ptrUsartHandler->ptrUSARTx->BRR = getValueBaudRate(clock, 9600);
 80051d6:	7bfb      	ldrb	r3, [r7, #15]
 80051d8:	f44f 5116 	mov.w	r1, #9600	; 0x2580
 80051dc:	4618      	mov	r0, r3
 80051de:	f000 f91f 	bl	8005420 <getValueBaudRate>
 80051e2:	4603      	mov	r3, r0
 80051e4:	461a      	mov	r2, r3
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	689b      	ldr	r3, [r3, #8]
 80051ea:	609a      	str	r2, [r3, #8]
 80051ec:	e02f      	b.n	800524e <USART_Config+0x26a>
	}
	else if(ptrUsartHandler->USART_Config.USART_baudrate == USART_BAUDRATE_19200)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	785b      	ldrb	r3, [r3, #1]
 80051f2:	2b01      	cmp	r3, #1
 80051f4:	d10b      	bne.n	800520e <USART_Config+0x22a>
	{
		//Se carga el valor de la velocidad en el registro
		ptrUsartHandler->ptrUSARTx->BRR = getValueBaudRate(clock, 19200);
 80051f6:	7bfb      	ldrb	r3, [r7, #15]
 80051f8:	f44f 4196 	mov.w	r1, #19200	; 0x4b00
 80051fc:	4618      	mov	r0, r3
 80051fe:	f000 f90f 	bl	8005420 <getValueBaudRate>
 8005202:	4603      	mov	r3, r0
 8005204:	461a      	mov	r2, r3
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	689b      	ldr	r3, [r3, #8]
 800520a:	609a      	str	r2, [r3, #8]
 800520c:	e01f      	b.n	800524e <USART_Config+0x26a>
	}
	else if(ptrUsartHandler->USART_Config.USART_baudrate == USART_BAUDRATE_115200)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	785b      	ldrb	r3, [r3, #1]
 8005212:	2b02      	cmp	r3, #2
 8005214:	d11a      	bne.n	800524c <USART_Config+0x268>
		{
		//Se carga el valor de la velocidad en el registro
		ptrUsartHandler->ptrUSARTx->BRR = getValueBaudRate(clock, 115200);
 8005216:	7bfb      	ldrb	r3, [r7, #15]
 8005218:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800521c:	4618      	mov	r0, r3
 800521e:	f000 f8ff 	bl	8005420 <getValueBaudRate>
 8005222:	4603      	mov	r3, r0
 8005224:	461a      	mov	r2, r3
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	609a      	str	r2, [r3, #8]
 800522c:	e00f      	b.n	800524e <USART_Config+0x26a>
 800522e:	bf00      	nop
 8005230:	40011000 	.word	0x40011000
 8005234:	40023800 	.word	0x40023800
 8005238:	20012edc 	.word	0x20012edc
 800523c:	40004400 	.word	0x40004400
 8005240:	20012ee0 	.word	0x20012ee0
 8005244:	40011400 	.word	0x40011400
 8005248:	20012ee4 	.word	0x20012ee4
	}
	else
	{
		__NOP();
 800524c:	bf00      	nop
	//-------------------6) Configuramos el MODO-------------------------
	//Registro: CR1

	//MODOS: TX only, RX only, RXTX, disable

	switch(ptrUsartHandler->USART_Config.USART_mode)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	781b      	ldrb	r3, [r3, #0]
 8005252:	2b03      	cmp	r3, #3
 8005254:	d866      	bhi.n	8005324 <USART_Config+0x340>
 8005256:	a201      	add	r2, pc, #4	; (adr r2, 800525c <USART_Config+0x278>)
 8005258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800525c:	0800526d 	.word	0x0800526d
 8005260:	0800528f 	.word	0x0800528f
 8005264:	080052b1 	.word	0x080052b1
 8005268:	080052f3 	.word	0x080052f3
	{
	//Activamos la parte del sistema encargada de enviar
	case USART_MODE_TX :
	{
		//Activamos el Baud rate clock para la transmision
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TE;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	689b      	ldr	r3, [r3, #8]
 8005270:	68da      	ldr	r2, [r3, #12]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	689b      	ldr	r3, [r3, #8]
 8005276:	f022 0208 	bic.w	r2, r2, #8
 800527a:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_TE;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	68da      	ldr	r2, [r3, #12]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	f042 0208 	orr.w	r2, r2, #8
 800528a:	60da      	str	r2, [r3, #12]

		break;
 800528c:	e063      	b.n	8005356 <USART_Config+0x372>
	}
	//Activamos la parte del sistema encargada de recibir
	case USART_MODE_RX:
	{
		//Activamos el Baud rate clock para la recepcion
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RE;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	68da      	ldr	r2, [r3, #12]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	f022 0204 	bic.w	r2, r2, #4
 800529c:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RE;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	689b      	ldr	r3, [r3, #8]
 80052a2:	68da      	ldr	r2, [r3, #12]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	f042 0204 	orr.w	r2, r2, #4
 80052ac:	60da      	str	r2, [r3, #12]

		break;
 80052ae:	e052      	b.n	8005356 <USART_Config+0x372>
	}
	//Activamos ambas  parte del sistema encargadas de enviar y recibir
	case USART_MODE_RXTX:
	{
		//Activamos el Baud rate clock para la transmision
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TE;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	689b      	ldr	r3, [r3, #8]
 80052b4:	68da      	ldr	r2, [r3, #12]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	689b      	ldr	r3, [r3, #8]
 80052ba:	f022 0208 	bic.w	r2, r2, #8
 80052be:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_TE;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	689b      	ldr	r3, [r3, #8]
 80052c4:	68da      	ldr	r2, [r3, #12]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	f042 0208 	orr.w	r2, r2, #8
 80052ce:	60da      	str	r2, [r3, #12]
		//Activamos el Baud rate clock para la recepcion
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RE;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	689b      	ldr	r3, [r3, #8]
 80052d4:	68da      	ldr	r2, [r3, #12]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	689b      	ldr	r3, [r3, #8]
 80052da:	f022 0204 	bic.w	r2, r2, #4
 80052de:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RE;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	68da      	ldr	r2, [r3, #12]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	f042 0204 	orr.w	r2, r2, #4
 80052ee:	60da      	str	r2, [r3, #12]


		break;
 80052f0:	e031      	b.n	8005356 <USART_Config+0x372>
	}
	//Desativamos ambos canales
	case USART_MODE_DISABLE:
	{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_UE;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	689b      	ldr	r3, [r3, #8]
 80052f6:	68da      	ldr	r2, [r3, #12]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005300:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TE;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	68da      	ldr	r2, [r3, #12]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	689b      	ldr	r3, [r3, #8]
 800530c:	f022 0208 	bic.w	r2, r2, #8
 8005310:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RE;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	68da      	ldr	r2, [r3, #12]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	f022 0204 	bic.w	r2, r2, #4
 8005320:	60da      	str	r2, [r3, #12]
		break;
 8005322:	e018      	b.n	8005356 <USART_Config+0x372>
	}
	default:
	{
		//Actuando por defecto, desactivamos ambos canales
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_UE;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	689b      	ldr	r3, [r3, #8]
 8005328:	68da      	ldr	r2, [r3, #12]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005332:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TE;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	68da      	ldr	r2, [r3, #12]
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	689b      	ldr	r3, [r3, #8]
 800533e:	f022 0208 	bic.w	r2, r2, #8
 8005342:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RE;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	68da      	ldr	r2, [r3, #12]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	f022 0204 	bic.w	r2, r2, #4
 8005352:	60da      	str	r2, [r3, #12]
		break;
 8005354:	bf00      	nop
  __ASM volatile ("cpsid i" : : : "memory");
 8005356:	b672      	cpsid	i
}
 8005358:	bf00      	nop

	//Desactivamos las interupciones globales
	__disable_irq();

	//Se selecciono la interrupcion para RX
	if(ptrUsartHandler->USART_Config.USART_enableIntRX ==  USART_RX_INTERRUP_ENABLE)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	791b      	ldrb	r3, [r3, #4]
 800535e:	2b01      	cmp	r3, #1
 8005360:	d110      	bne.n	8005384 <USART_Config+0x3a0>
	{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RXNEIE;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	68da      	ldr	r2, [r3, #12]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	f022 0220 	bic.w	r2, r2, #32
 8005370:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RXNEIE;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	68da      	ldr	r2, [r3, #12]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	f042 0220 	orr.w	r2, r2, #32
 8005380:	60da      	str	r2, [r3, #12]
 8005382:	e007      	b.n	8005394 <USART_Config+0x3b0>
	}
	else
	{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RXNEIE;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	689b      	ldr	r3, [r3, #8]
 8005388:	68da      	ldr	r2, [r3, #12]
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	f022 0220 	bic.w	r2, r2, #32
 8005392:	60da      	str	r2, [r3, #12]
	}

	//Verificamos si se selecciono alguna interrupcion
	if(ptrUsartHandler->USART_Config.USART_enableIntRX ==  USART_RX_INTERRUP_ENABLE || ptrUsartHandler->USART_Config.USART_enableIntTX ==  USART_TX_INTERRUP_ENABLE)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	791b      	ldrb	r3, [r3, #4]
 8005398:	2b01      	cmp	r3, #1
 800539a:	d003      	beq.n	80053a4 <USART_Config+0x3c0>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	795b      	ldrb	r3, [r3, #5]
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	d11a      	bne.n	80053da <USART_Config+0x3f6>
	{
		//Matriculamos la interrupcion en el NVIC
		if(ptrUsartHandler->ptrUSARTx == USART1)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	689b      	ldr	r3, [r3, #8]
 80053a8:	4a1a      	ldr	r2, [pc, #104]	; (8005414 <USART_Config+0x430>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d103      	bne.n	80053b6 <USART_Config+0x3d2>
		{
			NVIC_EnableIRQ(USART1_IRQn);
 80053ae:	2025      	movs	r0, #37	; 0x25
 80053b0:	f7ff fdfa 	bl	8004fa8 <__NVIC_EnableIRQ>
		if(ptrUsartHandler->ptrUSARTx == USART1)
 80053b4:	e013      	b.n	80053de <USART_Config+0x3fa>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART2)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	4a17      	ldr	r2, [pc, #92]	; (8005418 <USART_Config+0x434>)
 80053bc:	4293      	cmp	r3, r2
 80053be:	d103      	bne.n	80053c8 <USART_Config+0x3e4>
		{
			NVIC_EnableIRQ(USART2_IRQn);
 80053c0:	2026      	movs	r0, #38	; 0x26
 80053c2:	f7ff fdf1 	bl	8004fa8 <__NVIC_EnableIRQ>
		if(ptrUsartHandler->ptrUSARTx == USART1)
 80053c6:	e00a      	b.n	80053de <USART_Config+0x3fa>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART6)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	4a13      	ldr	r2, [pc, #76]	; (800541c <USART_Config+0x438>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d105      	bne.n	80053de <USART_Config+0x3fa>
		{
			NVIC_EnableIRQ(USART6_IRQn);
 80053d2:	2047      	movs	r0, #71	; 0x47
 80053d4:	f7ff fde8 	bl	8004fa8 <__NVIC_EnableIRQ>
		if(ptrUsartHandler->ptrUSARTx == USART1)
 80053d8:	e001      	b.n	80053de <USART_Config+0x3fa>
		}
	}
	else
	{
		__NOP();
 80053da:	bf00      	nop
 80053dc:	e000      	b.n	80053e0 <USART_Config+0x3fc>
		if(ptrUsartHandler->ptrUSARTx == USART1)
 80053de:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 80053e0:	b662      	cpsie	i
}
 80053e2:	bf00      	nop
	__enable_irq();

	//-------------------7) Activacion del modulo Serial------------------------
	//Registro: CR1

	if(ptrUsartHandler->USART_Config.USART_mode != USART_MODE_DISABLE)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	781b      	ldrb	r3, [r3, #0]
 80053e8:	2b03      	cmp	r3, #3
 80053ea:	d00f      	beq.n	800540c <USART_Config+0x428>
	{
		//Activamos el modulo Serial
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_UE;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	68da      	ldr	r2, [r3, #12]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80053fa:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_UE;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	68da      	ldr	r2, [r3, #12]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800540a:	60da      	str	r2, [r3, #12]
	}
}
 800540c:	bf00      	nop
 800540e:	3710      	adds	r7, #16
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}
 8005414:	40011000 	.word	0x40011000
 8005418:	40004400 	.word	0x40004400
 800541c:	40011400 	.word	0x40011400

08005420 <getValueBaudRate>:
		__enable_irq();
}

//---------------Funcion para calcular el valor correspondiente a ingresar en el BRR----------
uint16_t getValueBaudRate(uint8_t fck, uint32_t baudRate)
{
 8005420:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005424:	b086      	sub	sp, #24
 8005426:	af00      	add	r7, sp, #0
 8005428:	6039      	str	r1, [r7, #0]
 800542a:	4601      	mov	r1, r0
 800542c:	71f9      	strb	r1, [r7, #7]
    uint32_t usartDiv = (fck*10000000000)/(16*baudRate);
 800542e:	79f9      	ldrb	r1, [r7, #7]
 8005430:	2000      	movs	r0, #0
 8005432:	460a      	mov	r2, r1
 8005434:	4603      	mov	r3, r0
 8005436:	491f      	ldr	r1, [pc, #124]	; (80054b4 <getValueBaudRate+0x94>)
 8005438:	fb01 f003 	mul.w	r0, r1, r3
 800543c:	2102      	movs	r1, #2
 800543e:	fb02 f101 	mul.w	r1, r2, r1
 8005442:	4401      	add	r1, r0
 8005444:	481b      	ldr	r0, [pc, #108]	; (80054b4 <getValueBaudRate+0x94>)
 8005446:	fba2 4500 	umull	r4, r5, r2, r0
 800544a:	194b      	adds	r3, r1, r5
 800544c:	461d      	mov	r5, r3
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	011b      	lsls	r3, r3, #4
 8005452:	2200      	movs	r2, #0
 8005454:	4698      	mov	r8, r3
 8005456:	4691      	mov	r9, r2
 8005458:	4642      	mov	r2, r8
 800545a:	464b      	mov	r3, r9
 800545c:	4620      	mov	r0, r4
 800545e:	4629      	mov	r1, r5
 8005460:	f7fa ff0e 	bl	8000280 <__aeabi_ldivmod>
 8005464:	4602      	mov	r2, r0
 8005466:	460b      	mov	r3, r1
 8005468:	4613      	mov	r3, r2
 800546a:	617b      	str	r3, [r7, #20]
    uint32_t mantiza = usartDiv/10000;
 800546c:	697b      	ldr	r3, [r7, #20]
 800546e:	4a12      	ldr	r2, [pc, #72]	; (80054b8 <getValueBaudRate+0x98>)
 8005470:	fba2 2303 	umull	r2, r3, r2, r3
 8005474:	0b5b      	lsrs	r3, r3, #13
 8005476:	613b      	str	r3, [r7, #16]
    uint32_t decimal = usartDiv-mantiza*10000;
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	f242 7210 	movw	r2, #10000	; 0x2710
 800547e:	fb02 f303 	mul.w	r3, r2, r3
 8005482:	697a      	ldr	r2, [r7, #20]
 8005484:	1ad3      	subs	r3, r2, r3
 8005486:	60fb      	str	r3, [r7, #12]
    uint8_t div_Fraction = (decimal-1000)/625;  //1000
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 800548e:	4a0a      	ldr	r2, [pc, #40]	; (80054b8 <getValueBaudRate+0x98>)
 8005490:	fba2 2303 	umull	r2, r3, r2, r3
 8005494:	0a5b      	lsrs	r3, r3, #9
 8005496:	72fb      	strb	r3, [r7, #11]
    uint16_t value  = mantiza<<USART_BRR_DIV_Mantissa_Pos | div_Fraction;
 8005498:	693b      	ldr	r3, [r7, #16]
 800549a:	b29b      	uxth	r3, r3
 800549c:	011b      	lsls	r3, r3, #4
 800549e:	b29a      	uxth	r2, r3
 80054a0:	7afb      	ldrb	r3, [r7, #11]
 80054a2:	b29b      	uxth	r3, r3
 80054a4:	4313      	orrs	r3, r2
 80054a6:	813b      	strh	r3, [r7, #8]

    return value;
 80054a8:	893b      	ldrh	r3, [r7, #8]
}
 80054aa:	4618      	mov	r0, r3
 80054ac:	3718      	adds	r7, #24
 80054ae:	46bd      	mov	sp, r7
 80054b0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80054b4:	540be400 	.word	0x540be400
 80054b8:	d1b71759 	.word	0xd1b71759

080054bc <writeChar>:

//---------------Funciones para la transmision de datos------------------------------
//Funcion para escribir un solo char
void writeChar(USART_Handler_t *ptrUsartHandler, uint8_t datatoSend)
{
 80054bc:	b480      	push	{r7}
 80054be:	b083      	sub	sp, #12
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
 80054c4:	460b      	mov	r3, r1
 80054c6:	70fb      	strb	r3, [r7, #3]
	//Verificamos que no se este enviando un mensaje
	while(!(ptrUsartHandler->ptrUSARTx->SR & USART_SR_TXE))
 80054c8:	e000      	b.n	80054cc <writeChar+0x10>
	{
		__NOP();
 80054ca:	bf00      	nop
	while(!(ptrUsartHandler->ptrUSARTx->SR & USART_SR_TXE))
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d0f7      	beq.n	80054ca <writeChar+0xe>
	}
	//Almacenamos un elemento char en el registro USART_DR
	ptrUsartHandler->ptrUSARTx->DR = datatoSend;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	689b      	ldr	r3, [r3, #8]
 80054de:	78fa      	ldrb	r2, [r7, #3]
 80054e0:	605a      	str	r2, [r3, #4]

}
 80054e2:	bf00      	nop
 80054e4:	370c      	adds	r7, #12
 80054e6:	46bd      	mov	sp, r7
 80054e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ec:	4770      	bx	lr

080054ee <writeMsg>:

//Funcion para escribir un string
void writeMsg(USART_Handler_t *ptrUsartHandlerString, char *MsgtoSend)
{
 80054ee:	b580      	push	{r7, lr}
 80054f0:	b084      	sub	sp, #16
 80054f2:	af00      	add	r7, sp, #0
 80054f4:	6078      	str	r0, [r7, #4]
 80054f6:	6039      	str	r1, [r7, #0]
	uint8_t i = 0;
 80054f8:	2300      	movs	r3, #0
 80054fa:	73fb      	strb	r3, [r7, #15]

	while(MsgtoSend[i] != '\0')
 80054fc:	e00a      	b.n	8005514 <writeMsg+0x26>
	{
		writeChar(ptrUsartHandlerString, MsgtoSend[i]);
 80054fe:	7bfb      	ldrb	r3, [r7, #15]
 8005500:	683a      	ldr	r2, [r7, #0]
 8005502:	4413      	add	r3, r2
 8005504:	781b      	ldrb	r3, [r3, #0]
 8005506:	4619      	mov	r1, r3
 8005508:	6878      	ldr	r0, [r7, #4]
 800550a:	f7ff ffd7 	bl	80054bc <writeChar>
		i++;
 800550e:	7bfb      	ldrb	r3, [r7, #15]
 8005510:	3301      	adds	r3, #1
 8005512:	73fb      	strb	r3, [r7, #15]
	while(MsgtoSend[i] != '\0')
 8005514:	7bfb      	ldrb	r3, [r7, #15]
 8005516:	683a      	ldr	r2, [r7, #0]
 8005518:	4413      	add	r3, r2
 800551a:	781b      	ldrb	r3, [r3, #0]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d1ee      	bne.n	80054fe <writeMsg+0x10>
	}
}
 8005520:	bf00      	nop
 8005522:	bf00      	nop
 8005524:	3710      	adds	r7, #16
 8005526:	46bd      	mov	sp, r7
 8005528:	bd80      	pop	{r7, pc}

0800552a <interruptionTX>:
	return auxRxData;
}

//Funcion para desactivar o activar las interrupciones por  TX
void interruptionTX(USART_TypeDef *ptrUSARTxUsed, uint8_t interrupEnable)
{
 800552a:	b480      	push	{r7}
 800552c:	b083      	sub	sp, #12
 800552e:	af00      	add	r7, sp, #0
 8005530:	6078      	str	r0, [r7, #4]
 8005532:	460b      	mov	r3, r1
 8005534:	70fb      	strb	r3, [r7, #3]
	//Se selecciono la interrupcion para TX
	if(interrupEnable ==  USART_TX_INTERRUP_ENABLE)
 8005536:	78fb      	ldrb	r3, [r7, #3]
 8005538:	2b01      	cmp	r3, #1
 800553a:	d10c      	bne.n	8005556 <interruptionTX+0x2c>
	{
		ptrUSARTxUsed->CR1 &= ~USART_CR1_TXEIE;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	68db      	ldr	r3, [r3, #12]
 8005540:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	60da      	str	r2, [r3, #12]
		ptrUSARTxUsed->CR1 |= USART_CR1_TXEIE;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	68db      	ldr	r3, [r3, #12]
 800554c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	60da      	str	r2, [r3, #12]
	}
	else
	{
		ptrUSARTxUsed->CR1  &= ~USART_CR1_TXEIE;
	}
}
 8005554:	e005      	b.n	8005562 <interruptionTX+0x38>
		ptrUSARTxUsed->CR1  &= ~USART_CR1_TXEIE;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	68db      	ldr	r3, [r3, #12]
 800555a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	60da      	str	r2, [r3, #12]
}
 8005562:	bf00      	nop
 8005564:	370c      	adds	r7, #12
 8005566:	46bd      	mov	sp, r7
 8005568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556c:	4770      	bx	lr

0800556e <BasicUSART1_Callback>:


//Definimos las funciones para cuando se genera una interrupcion del USART1-2 y 6
__attribute__((weak)) void BasicUSART1_Callback()
{
 800556e:	b480      	push	{r7}
 8005570:	af00      	add	r7, sp, #0
	__NOP();
 8005572:	bf00      	nop
}
 8005574:	bf00      	nop
 8005576:	46bd      	mov	sp, r7
 8005578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557c:	4770      	bx	lr

0800557e <BasicUSART2_Callback>:


__attribute__((weak)) void BasicUSART2_Callback()
{
 800557e:	b480      	push	{r7}
 8005580:	af00      	add	r7, sp, #0
	__NOP();
 8005582:	bf00      	nop
}
 8005584:	bf00      	nop
 8005586:	46bd      	mov	sp, r7
 8005588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558c:	4770      	bx	lr

0800558e <BasicUSART6_Callback>:


__attribute__((weak)) void BasicUSART6_Callback()
{
 800558e:	b480      	push	{r7}
 8005590:	af00      	add	r7, sp, #0
	__NOP();
 8005592:	bf00      	nop
}
 8005594:	bf00      	nop
 8005596:	46bd      	mov	sp, r7
 8005598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559c:	4770      	bx	lr
	...

080055a0 <USART1_IRQHandler>:
 * estas funciones en el vector de interrupciones respectivamente.
 * Con ello Guardamos el elemento char recibido
 */

void USART1_IRQHandler(void)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	af00      	add	r7, sp, #0
	//Confirmamos que el registro RXNE esta activo
	if(ptrUSART1Used->SR & USART_SR_RXNE)
 80055a4:	4b37      	ldr	r3, [pc, #220]	; (8005684 <USART1_IRQHandler+0xe4>)
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f003 0320 	and.w	r3, r3, #32
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d008      	beq.n	80055c4 <USART1_IRQHandler+0x24>
	{
		//Leemos el registro DR del respectivo USART
		auxRxData = (uint8_t) ptrUSART1Used->DR;
 80055b2:	4b34      	ldr	r3, [pc, #208]	; (8005684 <USART1_IRQHandler+0xe4>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	b2da      	uxtb	r2, r3
 80055ba:	4b33      	ldr	r3, [pc, #204]	; (8005688 <USART1_IRQHandler+0xe8>)
 80055bc:	701a      	strb	r2, [r3, #0]
		//Llamanos a la funcion de interrupcion
		BasicUSART1_Callback();
 80055be:	f7ff ffd6 	bl	800556e <BasicUSART1_Callback>
	}
	else
	{
		__NOP();
	}
}
 80055c2:	e05d      	b.n	8005680 <USART1_IRQHandler+0xe0>
	else if (ptrUSART1Used->SR & USART_SR_TXE)
 80055c4:	4b2f      	ldr	r3, [pc, #188]	; (8005684 <USART1_IRQHandler+0xe4>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d055      	beq.n	800567e <USART1_IRQHandler+0xde>
		if(typeWriteTXE == 0)
 80055d2:	4b2e      	ldr	r3, [pc, #184]	; (800568c <USART1_IRQHandler+0xec>)
 80055d4:	781b      	ldrb	r3, [r3, #0]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d10b      	bne.n	80055f2 <USART1_IRQHandler+0x52>
			ptrUSART1Used->DR = datatoSendForTXE;
 80055da:	4b2d      	ldr	r3, [pc, #180]	; (8005690 <USART1_IRQHandler+0xf0>)
 80055dc:	781a      	ldrb	r2, [r3, #0]
 80055de:	4b29      	ldr	r3, [pc, #164]	; (8005684 <USART1_IRQHandler+0xe4>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	605a      	str	r2, [r3, #4]
			interruptionTX(ptrUSART1Used, USART_TX_INTERRUP_DISABLE);
 80055e4:	4b27      	ldr	r3, [pc, #156]	; (8005684 <USART1_IRQHandler+0xe4>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	2100      	movs	r1, #0
 80055ea:	4618      	mov	r0, r3
 80055ec:	f7ff ff9d 	bl	800552a <interruptionTX>
}
 80055f0:	e046      	b.n	8005680 <USART1_IRQHandler+0xe0>
		else if(typeWriteTXE == 1)
 80055f2:	4b26      	ldr	r3, [pc, #152]	; (800568c <USART1_IRQHandler+0xec>)
 80055f4:	781b      	ldrb	r3, [r3, #0]
 80055f6:	2b01      	cmp	r3, #1
 80055f8:	d142      	bne.n	8005680 <USART1_IRQHandler+0xe0>
			if (bufferMsgForTXE[posChar] != '\0')
 80055fa:	4b26      	ldr	r3, [pc, #152]	; (8005694 <USART1_IRQHandler+0xf4>)
 80055fc:	781b      	ldrb	r3, [r3, #0]
 80055fe:	461a      	mov	r2, r3
 8005600:	4b25      	ldr	r3, [pc, #148]	; (8005698 <USART1_IRQHandler+0xf8>)
 8005602:	5c9b      	ldrb	r3, [r3, r2]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d00e      	beq.n	8005626 <USART1_IRQHandler+0x86>
				ptrUSART1Used->DR = bufferMsgForTXE[posChar];
 8005608:	4b22      	ldr	r3, [pc, #136]	; (8005694 <USART1_IRQHandler+0xf4>)
 800560a:	781b      	ldrb	r3, [r3, #0]
 800560c:	461a      	mov	r2, r3
 800560e:	4b22      	ldr	r3, [pc, #136]	; (8005698 <USART1_IRQHandler+0xf8>)
 8005610:	5c9a      	ldrb	r2, [r3, r2]
 8005612:	4b1c      	ldr	r3, [pc, #112]	; (8005684 <USART1_IRQHandler+0xe4>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	605a      	str	r2, [r3, #4]
				posChar++;
 8005618:	4b1e      	ldr	r3, [pc, #120]	; (8005694 <USART1_IRQHandler+0xf4>)
 800561a:	781b      	ldrb	r3, [r3, #0]
 800561c:	3301      	adds	r3, #1
 800561e:	b2da      	uxtb	r2, r3
 8005620:	4b1c      	ldr	r3, [pc, #112]	; (8005694 <USART1_IRQHandler+0xf4>)
 8005622:	701a      	strb	r2, [r3, #0]
}
 8005624:	e02c      	b.n	8005680 <USART1_IRQHandler+0xe0>
				if (inLineTxe<inLine)
 8005626:	4b1d      	ldr	r3, [pc, #116]	; (800569c <USART1_IRQHandler+0xfc>)
 8005628:	781a      	ldrb	r2, [r3, #0]
 800562a:	4b1d      	ldr	r3, [pc, #116]	; (80056a0 <USART1_IRQHandler+0x100>)
 800562c:	781b      	ldrb	r3, [r3, #0]
 800562e:	429a      	cmp	r2, r3
 8005630:	d215      	bcs.n	800565e <USART1_IRQHandler+0xbe>
					sprintf(bufferMsgForTXE, bufferMsgForTXE_inLine[inLineTxe]);
 8005632:	4b1a      	ldr	r3, [pc, #104]	; (800569c <USART1_IRQHandler+0xfc>)
 8005634:	781b      	ldrb	r3, [r3, #0]
 8005636:	461a      	mov	r2, r3
 8005638:	2364      	movs	r3, #100	; 0x64
 800563a:	fb02 f303 	mul.w	r3, r2, r3
 800563e:	4a19      	ldr	r2, [pc, #100]	; (80056a4 <USART1_IRQHandler+0x104>)
 8005640:	4413      	add	r3, r2
 8005642:	4619      	mov	r1, r3
 8005644:	4814      	ldr	r0, [pc, #80]	; (8005698 <USART1_IRQHandler+0xf8>)
 8005646:	f000 f9e3 	bl	8005a10 <siprintf>
					posChar = 0;
 800564a:	4b12      	ldr	r3, [pc, #72]	; (8005694 <USART1_IRQHandler+0xf4>)
 800564c:	2200      	movs	r2, #0
 800564e:	701a      	strb	r2, [r3, #0]
					inLineTxe++;
 8005650:	4b12      	ldr	r3, [pc, #72]	; (800569c <USART1_IRQHandler+0xfc>)
 8005652:	781b      	ldrb	r3, [r3, #0]
 8005654:	3301      	adds	r3, #1
 8005656:	b2da      	uxtb	r2, r3
 8005658:	4b10      	ldr	r3, [pc, #64]	; (800569c <USART1_IRQHandler+0xfc>)
 800565a:	701a      	strb	r2, [r3, #0]
}
 800565c:	e010      	b.n	8005680 <USART1_IRQHandler+0xe0>
					interruptionTX(ptrUSART1Used, USART_TX_INTERRUP_DISABLE);
 800565e:	4b09      	ldr	r3, [pc, #36]	; (8005684 <USART1_IRQHandler+0xe4>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	2100      	movs	r1, #0
 8005664:	4618      	mov	r0, r3
 8005666:	f7ff ff60 	bl	800552a <interruptionTX>
					posChar = 0;
 800566a:	4b0a      	ldr	r3, [pc, #40]	; (8005694 <USART1_IRQHandler+0xf4>)
 800566c:	2200      	movs	r2, #0
 800566e:	701a      	strb	r2, [r3, #0]
					inLineTxe = 0;
 8005670:	4b0a      	ldr	r3, [pc, #40]	; (800569c <USART1_IRQHandler+0xfc>)
 8005672:	2200      	movs	r2, #0
 8005674:	701a      	strb	r2, [r3, #0]
					inLine = 0;
 8005676:	4b0a      	ldr	r3, [pc, #40]	; (80056a0 <USART1_IRQHandler+0x100>)
 8005678:	2200      	movs	r2, #0
 800567a:	701a      	strb	r2, [r3, #0]
}
 800567c:	e000      	b.n	8005680 <USART1_IRQHandler+0xe0>
		__NOP();
 800567e:	bf00      	nop
}
 8005680:	bf00      	nop
 8005682:	bd80      	pop	{r7, pc}
 8005684:	20012edc 	.word	0x20012edc
 8005688:	20012ee8 	.word	0x20012ee8
 800568c:	20013723 	.word	0x20013723
 8005690:	20012ee9 	.word	0x20012ee9
 8005694:	20013722 	.word	0x20013722
 8005698:	20012eec 	.word	0x20012eec
 800569c:	20013721 	.word	0x20013721
 80056a0:	20013720 	.word	0x20013720
 80056a4:	20012f50 	.word	0x20012f50

080056a8 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	af00      	add	r7, sp, #0
	//Confirmamos que el registro RXNE esta activo
	if(ptrUSART2Used->SR & USART_SR_RXNE)
 80056ac:	4b37      	ldr	r3, [pc, #220]	; (800578c <USART2_IRQHandler+0xe4>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f003 0320 	and.w	r3, r3, #32
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d008      	beq.n	80056cc <USART2_IRQHandler+0x24>
	{
		//Leemos el registro DR del respectivo USART
		auxRxData = (uint8_t) ptrUSART2Used->DR;
 80056ba:	4b34      	ldr	r3, [pc, #208]	; (800578c <USART2_IRQHandler+0xe4>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	b2da      	uxtb	r2, r3
 80056c2:	4b33      	ldr	r3, [pc, #204]	; (8005790 <USART2_IRQHandler+0xe8>)
 80056c4:	701a      	strb	r2, [r3, #0]
		//Llamanos a la funcion de interrupcion
		BasicUSART2_Callback();
 80056c6:	f7ff ff5a 	bl	800557e <BasicUSART2_Callback>
	}
	else
	{
		__NOP();
	}
}
 80056ca:	e05d      	b.n	8005788 <USART2_IRQHandler+0xe0>
	else if (ptrUSART2Used->SR & USART_SR_TXE)
 80056cc:	4b2f      	ldr	r3, [pc, #188]	; (800578c <USART2_IRQHandler+0xe4>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d055      	beq.n	8005786 <USART2_IRQHandler+0xde>
		if(typeWriteTXE == 0)
 80056da:	4b2e      	ldr	r3, [pc, #184]	; (8005794 <USART2_IRQHandler+0xec>)
 80056dc:	781b      	ldrb	r3, [r3, #0]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d10b      	bne.n	80056fa <USART2_IRQHandler+0x52>
			ptrUSART2Used->DR = datatoSendForTXE;
 80056e2:	4b2d      	ldr	r3, [pc, #180]	; (8005798 <USART2_IRQHandler+0xf0>)
 80056e4:	781a      	ldrb	r2, [r3, #0]
 80056e6:	4b29      	ldr	r3, [pc, #164]	; (800578c <USART2_IRQHandler+0xe4>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	605a      	str	r2, [r3, #4]
			interruptionTX(ptrUSART2Used, USART_TX_INTERRUP_DISABLE);
 80056ec:	4b27      	ldr	r3, [pc, #156]	; (800578c <USART2_IRQHandler+0xe4>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	2100      	movs	r1, #0
 80056f2:	4618      	mov	r0, r3
 80056f4:	f7ff ff19 	bl	800552a <interruptionTX>
}
 80056f8:	e046      	b.n	8005788 <USART2_IRQHandler+0xe0>
		else if(typeWriteTXE == 1)
 80056fa:	4b26      	ldr	r3, [pc, #152]	; (8005794 <USART2_IRQHandler+0xec>)
 80056fc:	781b      	ldrb	r3, [r3, #0]
 80056fe:	2b01      	cmp	r3, #1
 8005700:	d142      	bne.n	8005788 <USART2_IRQHandler+0xe0>
			if (bufferMsgForTXE[posChar] != '\0')
 8005702:	4b26      	ldr	r3, [pc, #152]	; (800579c <USART2_IRQHandler+0xf4>)
 8005704:	781b      	ldrb	r3, [r3, #0]
 8005706:	461a      	mov	r2, r3
 8005708:	4b25      	ldr	r3, [pc, #148]	; (80057a0 <USART2_IRQHandler+0xf8>)
 800570a:	5c9b      	ldrb	r3, [r3, r2]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d00e      	beq.n	800572e <USART2_IRQHandler+0x86>
				ptrUSART2Used->DR = bufferMsgForTXE[posChar];
 8005710:	4b22      	ldr	r3, [pc, #136]	; (800579c <USART2_IRQHandler+0xf4>)
 8005712:	781b      	ldrb	r3, [r3, #0]
 8005714:	461a      	mov	r2, r3
 8005716:	4b22      	ldr	r3, [pc, #136]	; (80057a0 <USART2_IRQHandler+0xf8>)
 8005718:	5c9a      	ldrb	r2, [r3, r2]
 800571a:	4b1c      	ldr	r3, [pc, #112]	; (800578c <USART2_IRQHandler+0xe4>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	605a      	str	r2, [r3, #4]
				posChar++;
 8005720:	4b1e      	ldr	r3, [pc, #120]	; (800579c <USART2_IRQHandler+0xf4>)
 8005722:	781b      	ldrb	r3, [r3, #0]
 8005724:	3301      	adds	r3, #1
 8005726:	b2da      	uxtb	r2, r3
 8005728:	4b1c      	ldr	r3, [pc, #112]	; (800579c <USART2_IRQHandler+0xf4>)
 800572a:	701a      	strb	r2, [r3, #0]
}
 800572c:	e02c      	b.n	8005788 <USART2_IRQHandler+0xe0>
				if (inLineTxe<inLine)
 800572e:	4b1d      	ldr	r3, [pc, #116]	; (80057a4 <USART2_IRQHandler+0xfc>)
 8005730:	781a      	ldrb	r2, [r3, #0]
 8005732:	4b1d      	ldr	r3, [pc, #116]	; (80057a8 <USART2_IRQHandler+0x100>)
 8005734:	781b      	ldrb	r3, [r3, #0]
 8005736:	429a      	cmp	r2, r3
 8005738:	d215      	bcs.n	8005766 <USART2_IRQHandler+0xbe>
					sprintf(bufferMsgForTXE, bufferMsgForTXE_inLine[inLineTxe]);
 800573a:	4b1a      	ldr	r3, [pc, #104]	; (80057a4 <USART2_IRQHandler+0xfc>)
 800573c:	781b      	ldrb	r3, [r3, #0]
 800573e:	461a      	mov	r2, r3
 8005740:	2364      	movs	r3, #100	; 0x64
 8005742:	fb02 f303 	mul.w	r3, r2, r3
 8005746:	4a19      	ldr	r2, [pc, #100]	; (80057ac <USART2_IRQHandler+0x104>)
 8005748:	4413      	add	r3, r2
 800574a:	4619      	mov	r1, r3
 800574c:	4814      	ldr	r0, [pc, #80]	; (80057a0 <USART2_IRQHandler+0xf8>)
 800574e:	f000 f95f 	bl	8005a10 <siprintf>
					posChar = 0;
 8005752:	4b12      	ldr	r3, [pc, #72]	; (800579c <USART2_IRQHandler+0xf4>)
 8005754:	2200      	movs	r2, #0
 8005756:	701a      	strb	r2, [r3, #0]
					inLineTxe++;
 8005758:	4b12      	ldr	r3, [pc, #72]	; (80057a4 <USART2_IRQHandler+0xfc>)
 800575a:	781b      	ldrb	r3, [r3, #0]
 800575c:	3301      	adds	r3, #1
 800575e:	b2da      	uxtb	r2, r3
 8005760:	4b10      	ldr	r3, [pc, #64]	; (80057a4 <USART2_IRQHandler+0xfc>)
 8005762:	701a      	strb	r2, [r3, #0]
}
 8005764:	e010      	b.n	8005788 <USART2_IRQHandler+0xe0>
					interruptionTX(ptrUSART2Used, USART_TX_INTERRUP_DISABLE);
 8005766:	4b09      	ldr	r3, [pc, #36]	; (800578c <USART2_IRQHandler+0xe4>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	2100      	movs	r1, #0
 800576c:	4618      	mov	r0, r3
 800576e:	f7ff fedc 	bl	800552a <interruptionTX>
					posChar = 0;
 8005772:	4b0a      	ldr	r3, [pc, #40]	; (800579c <USART2_IRQHandler+0xf4>)
 8005774:	2200      	movs	r2, #0
 8005776:	701a      	strb	r2, [r3, #0]
					inLineTxe = 0;
 8005778:	4b0a      	ldr	r3, [pc, #40]	; (80057a4 <USART2_IRQHandler+0xfc>)
 800577a:	2200      	movs	r2, #0
 800577c:	701a      	strb	r2, [r3, #0]
					inLine = 0;
 800577e:	4b0a      	ldr	r3, [pc, #40]	; (80057a8 <USART2_IRQHandler+0x100>)
 8005780:	2200      	movs	r2, #0
 8005782:	701a      	strb	r2, [r3, #0]
}
 8005784:	e000      	b.n	8005788 <USART2_IRQHandler+0xe0>
		__NOP();
 8005786:	bf00      	nop
}
 8005788:	bf00      	nop
 800578a:	bd80      	pop	{r7, pc}
 800578c:	20012ee0 	.word	0x20012ee0
 8005790:	20012ee8 	.word	0x20012ee8
 8005794:	20013723 	.word	0x20013723
 8005798:	20012ee9 	.word	0x20012ee9
 800579c:	20013722 	.word	0x20013722
 80057a0:	20012eec 	.word	0x20012eec
 80057a4:	20013721 	.word	0x20013721
 80057a8:	20013720 	.word	0x20013720
 80057ac:	20012f50 	.word	0x20012f50

080057b0 <USART6_IRQHandler>:

void USART6_IRQHandler(void)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	af00      	add	r7, sp, #0
	//Confirmamos que el registro RXNE esta activo
	if(ptrUSART6Used->SR & USART_SR_RXNE)
 80057b4:	4b37      	ldr	r3, [pc, #220]	; (8005894 <USART6_IRQHandler+0xe4>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f003 0320 	and.w	r3, r3, #32
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d008      	beq.n	80057d4 <USART6_IRQHandler+0x24>
	{
		//Leemos el registro DR del respectivo USART
		auxRxData = (uint8_t) ptrUSART6Used->DR;
 80057c2:	4b34      	ldr	r3, [pc, #208]	; (8005894 <USART6_IRQHandler+0xe4>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	b2da      	uxtb	r2, r3
 80057ca:	4b33      	ldr	r3, [pc, #204]	; (8005898 <USART6_IRQHandler+0xe8>)
 80057cc:	701a      	strb	r2, [r3, #0]
		//Llamanos a la funcion de interrupcion
		BasicUSART6_Callback();
 80057ce:	f7ff fede 	bl	800558e <BasicUSART6_Callback>
	}
	else
	{
		__NOP();
	}
}
 80057d2:	e05d      	b.n	8005890 <USART6_IRQHandler+0xe0>
	else if (ptrUSART6Used->SR & USART_SR_TXE)
 80057d4:	4b2f      	ldr	r3, [pc, #188]	; (8005894 <USART6_IRQHandler+0xe4>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d055      	beq.n	800588e <USART6_IRQHandler+0xde>
		if(typeWriteTXE == 0)
 80057e2:	4b2e      	ldr	r3, [pc, #184]	; (800589c <USART6_IRQHandler+0xec>)
 80057e4:	781b      	ldrb	r3, [r3, #0]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d10b      	bne.n	8005802 <USART6_IRQHandler+0x52>
			ptrUSART6Used->DR = datatoSendForTXE;
 80057ea:	4b2d      	ldr	r3, [pc, #180]	; (80058a0 <USART6_IRQHandler+0xf0>)
 80057ec:	781a      	ldrb	r2, [r3, #0]
 80057ee:	4b29      	ldr	r3, [pc, #164]	; (8005894 <USART6_IRQHandler+0xe4>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	605a      	str	r2, [r3, #4]
			interruptionTX(ptrUSART6Used, USART_TX_INTERRUP_DISABLE);
 80057f4:	4b27      	ldr	r3, [pc, #156]	; (8005894 <USART6_IRQHandler+0xe4>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	2100      	movs	r1, #0
 80057fa:	4618      	mov	r0, r3
 80057fc:	f7ff fe95 	bl	800552a <interruptionTX>
}
 8005800:	e046      	b.n	8005890 <USART6_IRQHandler+0xe0>
		else if(typeWriteTXE == 1)
 8005802:	4b26      	ldr	r3, [pc, #152]	; (800589c <USART6_IRQHandler+0xec>)
 8005804:	781b      	ldrb	r3, [r3, #0]
 8005806:	2b01      	cmp	r3, #1
 8005808:	d142      	bne.n	8005890 <USART6_IRQHandler+0xe0>
			if (bufferMsgForTXE[posChar] != '\0')
 800580a:	4b26      	ldr	r3, [pc, #152]	; (80058a4 <USART6_IRQHandler+0xf4>)
 800580c:	781b      	ldrb	r3, [r3, #0]
 800580e:	461a      	mov	r2, r3
 8005810:	4b25      	ldr	r3, [pc, #148]	; (80058a8 <USART6_IRQHandler+0xf8>)
 8005812:	5c9b      	ldrb	r3, [r3, r2]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d00e      	beq.n	8005836 <USART6_IRQHandler+0x86>
				ptrUSART6Used->DR = bufferMsgForTXE[posChar];
 8005818:	4b22      	ldr	r3, [pc, #136]	; (80058a4 <USART6_IRQHandler+0xf4>)
 800581a:	781b      	ldrb	r3, [r3, #0]
 800581c:	461a      	mov	r2, r3
 800581e:	4b22      	ldr	r3, [pc, #136]	; (80058a8 <USART6_IRQHandler+0xf8>)
 8005820:	5c9a      	ldrb	r2, [r3, r2]
 8005822:	4b1c      	ldr	r3, [pc, #112]	; (8005894 <USART6_IRQHandler+0xe4>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	605a      	str	r2, [r3, #4]
				posChar++;
 8005828:	4b1e      	ldr	r3, [pc, #120]	; (80058a4 <USART6_IRQHandler+0xf4>)
 800582a:	781b      	ldrb	r3, [r3, #0]
 800582c:	3301      	adds	r3, #1
 800582e:	b2da      	uxtb	r2, r3
 8005830:	4b1c      	ldr	r3, [pc, #112]	; (80058a4 <USART6_IRQHandler+0xf4>)
 8005832:	701a      	strb	r2, [r3, #0]
}
 8005834:	e02c      	b.n	8005890 <USART6_IRQHandler+0xe0>
				if (inLineTxe<inLine)
 8005836:	4b1d      	ldr	r3, [pc, #116]	; (80058ac <USART6_IRQHandler+0xfc>)
 8005838:	781a      	ldrb	r2, [r3, #0]
 800583a:	4b1d      	ldr	r3, [pc, #116]	; (80058b0 <USART6_IRQHandler+0x100>)
 800583c:	781b      	ldrb	r3, [r3, #0]
 800583e:	429a      	cmp	r2, r3
 8005840:	d215      	bcs.n	800586e <USART6_IRQHandler+0xbe>
					sprintf(bufferMsgForTXE, bufferMsgForTXE_inLine[inLineTxe]);
 8005842:	4b1a      	ldr	r3, [pc, #104]	; (80058ac <USART6_IRQHandler+0xfc>)
 8005844:	781b      	ldrb	r3, [r3, #0]
 8005846:	461a      	mov	r2, r3
 8005848:	2364      	movs	r3, #100	; 0x64
 800584a:	fb02 f303 	mul.w	r3, r2, r3
 800584e:	4a19      	ldr	r2, [pc, #100]	; (80058b4 <USART6_IRQHandler+0x104>)
 8005850:	4413      	add	r3, r2
 8005852:	4619      	mov	r1, r3
 8005854:	4814      	ldr	r0, [pc, #80]	; (80058a8 <USART6_IRQHandler+0xf8>)
 8005856:	f000 f8db 	bl	8005a10 <siprintf>
					posChar = 0;
 800585a:	4b12      	ldr	r3, [pc, #72]	; (80058a4 <USART6_IRQHandler+0xf4>)
 800585c:	2200      	movs	r2, #0
 800585e:	701a      	strb	r2, [r3, #0]
					inLineTxe++;
 8005860:	4b12      	ldr	r3, [pc, #72]	; (80058ac <USART6_IRQHandler+0xfc>)
 8005862:	781b      	ldrb	r3, [r3, #0]
 8005864:	3301      	adds	r3, #1
 8005866:	b2da      	uxtb	r2, r3
 8005868:	4b10      	ldr	r3, [pc, #64]	; (80058ac <USART6_IRQHandler+0xfc>)
 800586a:	701a      	strb	r2, [r3, #0]
}
 800586c:	e010      	b.n	8005890 <USART6_IRQHandler+0xe0>
					interruptionTX(ptrUSART6Used, USART_TX_INTERRUP_DISABLE);
 800586e:	4b09      	ldr	r3, [pc, #36]	; (8005894 <USART6_IRQHandler+0xe4>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	2100      	movs	r1, #0
 8005874:	4618      	mov	r0, r3
 8005876:	f7ff fe58 	bl	800552a <interruptionTX>
					posChar = 0;
 800587a:	4b0a      	ldr	r3, [pc, #40]	; (80058a4 <USART6_IRQHandler+0xf4>)
 800587c:	2200      	movs	r2, #0
 800587e:	701a      	strb	r2, [r3, #0]
					inLineTxe = 0;
 8005880:	4b0a      	ldr	r3, [pc, #40]	; (80058ac <USART6_IRQHandler+0xfc>)
 8005882:	2200      	movs	r2, #0
 8005884:	701a      	strb	r2, [r3, #0]
					inLine = 0;
 8005886:	4b0a      	ldr	r3, [pc, #40]	; (80058b0 <USART6_IRQHandler+0x100>)
 8005888:	2200      	movs	r2, #0
 800588a:	701a      	strb	r2, [r3, #0]
}
 800588c:	e000      	b.n	8005890 <USART6_IRQHandler+0xe0>
		__NOP();
 800588e:	bf00      	nop
}
 8005890:	bf00      	nop
 8005892:	bd80      	pop	{r7, pc}
 8005894:	20012ee4 	.word	0x20012ee4
 8005898:	20012ee8 	.word	0x20012ee8
 800589c:	20013723 	.word	0x20013723
 80058a0:	20012ee9 	.word	0x20012ee9
 80058a4:	20013722 	.word	0x20013722
 80058a8:	20012eec 	.word	0x20012eec
 80058ac:	20013721 	.word	0x20013721
 80058b0:	20013720 	.word	0x20013720
 80058b4:	20012f50 	.word	0x20012f50

080058b8 <__errno>:
 80058b8:	4b01      	ldr	r3, [pc, #4]	; (80058c0 <__errno+0x8>)
 80058ba:	6818      	ldr	r0, [r3, #0]
 80058bc:	4770      	bx	lr
 80058be:	bf00      	nop
 80058c0:	20000010 	.word	0x20000010

080058c4 <__libc_init_array>:
 80058c4:	b570      	push	{r4, r5, r6, lr}
 80058c6:	4d0d      	ldr	r5, [pc, #52]	; (80058fc <__libc_init_array+0x38>)
 80058c8:	4c0d      	ldr	r4, [pc, #52]	; (8005900 <__libc_init_array+0x3c>)
 80058ca:	1b64      	subs	r4, r4, r5
 80058cc:	10a4      	asrs	r4, r4, #2
 80058ce:	2600      	movs	r6, #0
 80058d0:	42a6      	cmp	r6, r4
 80058d2:	d109      	bne.n	80058e8 <__libc_init_array+0x24>
 80058d4:	4d0b      	ldr	r5, [pc, #44]	; (8005904 <__libc_init_array+0x40>)
 80058d6:	4c0c      	ldr	r4, [pc, #48]	; (8005908 <__libc_init_array+0x44>)
 80058d8:	f001 fa70 	bl	8006dbc <_init>
 80058dc:	1b64      	subs	r4, r4, r5
 80058de:	10a4      	asrs	r4, r4, #2
 80058e0:	2600      	movs	r6, #0
 80058e2:	42a6      	cmp	r6, r4
 80058e4:	d105      	bne.n	80058f2 <__libc_init_array+0x2e>
 80058e6:	bd70      	pop	{r4, r5, r6, pc}
 80058e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80058ec:	4798      	blx	r3
 80058ee:	3601      	adds	r6, #1
 80058f0:	e7ee      	b.n	80058d0 <__libc_init_array+0xc>
 80058f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80058f6:	4798      	blx	r3
 80058f8:	3601      	adds	r6, #1
 80058fa:	e7f2      	b.n	80058e2 <__libc_init_array+0x1e>
 80058fc:	08006f88 	.word	0x08006f88
 8005900:	08006f88 	.word	0x08006f88
 8005904:	08006f88 	.word	0x08006f88
 8005908:	08006f8c 	.word	0x08006f8c

0800590c <memcpy>:
 800590c:	440a      	add	r2, r1
 800590e:	4291      	cmp	r1, r2
 8005910:	f100 33ff 	add.w	r3, r0, #4294967295
 8005914:	d100      	bne.n	8005918 <memcpy+0xc>
 8005916:	4770      	bx	lr
 8005918:	b510      	push	{r4, lr}
 800591a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800591e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005922:	4291      	cmp	r1, r2
 8005924:	d1f9      	bne.n	800591a <memcpy+0xe>
 8005926:	bd10      	pop	{r4, pc}

08005928 <memset>:
 8005928:	4402      	add	r2, r0
 800592a:	4603      	mov	r3, r0
 800592c:	4293      	cmp	r3, r2
 800592e:	d100      	bne.n	8005932 <memset+0xa>
 8005930:	4770      	bx	lr
 8005932:	f803 1b01 	strb.w	r1, [r3], #1
 8005936:	e7f9      	b.n	800592c <memset+0x4>

08005938 <srand>:
 8005938:	b538      	push	{r3, r4, r5, lr}
 800593a:	4b10      	ldr	r3, [pc, #64]	; (800597c <srand+0x44>)
 800593c:	681d      	ldr	r5, [r3, #0]
 800593e:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8005940:	4604      	mov	r4, r0
 8005942:	b9b3      	cbnz	r3, 8005972 <srand+0x3a>
 8005944:	2018      	movs	r0, #24
 8005946:	f000 f8b3 	bl	8005ab0 <malloc>
 800594a:	4602      	mov	r2, r0
 800594c:	63a8      	str	r0, [r5, #56]	; 0x38
 800594e:	b920      	cbnz	r0, 800595a <srand+0x22>
 8005950:	4b0b      	ldr	r3, [pc, #44]	; (8005980 <srand+0x48>)
 8005952:	480c      	ldr	r0, [pc, #48]	; (8005984 <srand+0x4c>)
 8005954:	2142      	movs	r1, #66	; 0x42
 8005956:	f000 f87b 	bl	8005a50 <__assert_func>
 800595a:	490b      	ldr	r1, [pc, #44]	; (8005988 <srand+0x50>)
 800595c:	4b0b      	ldr	r3, [pc, #44]	; (800598c <srand+0x54>)
 800595e:	e9c0 1300 	strd	r1, r3, [r0]
 8005962:	4b0b      	ldr	r3, [pc, #44]	; (8005990 <srand+0x58>)
 8005964:	6083      	str	r3, [r0, #8]
 8005966:	230b      	movs	r3, #11
 8005968:	8183      	strh	r3, [r0, #12]
 800596a:	2100      	movs	r1, #0
 800596c:	2001      	movs	r0, #1
 800596e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005972:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8005974:	2200      	movs	r2, #0
 8005976:	611c      	str	r4, [r3, #16]
 8005978:	615a      	str	r2, [r3, #20]
 800597a:	bd38      	pop	{r3, r4, r5, pc}
 800597c:	20000010 	.word	0x20000010
 8005980:	08006e3c 	.word	0x08006e3c
 8005984:	08006e53 	.word	0x08006e53
 8005988:	abcd330e 	.word	0xabcd330e
 800598c:	e66d1234 	.word	0xe66d1234
 8005990:	0005deec 	.word	0x0005deec

08005994 <rand>:
 8005994:	4b16      	ldr	r3, [pc, #88]	; (80059f0 <rand+0x5c>)
 8005996:	b510      	push	{r4, lr}
 8005998:	681c      	ldr	r4, [r3, #0]
 800599a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800599c:	b9b3      	cbnz	r3, 80059cc <rand+0x38>
 800599e:	2018      	movs	r0, #24
 80059a0:	f000 f886 	bl	8005ab0 <malloc>
 80059a4:	63a0      	str	r0, [r4, #56]	; 0x38
 80059a6:	b928      	cbnz	r0, 80059b4 <rand+0x20>
 80059a8:	4602      	mov	r2, r0
 80059aa:	4b12      	ldr	r3, [pc, #72]	; (80059f4 <rand+0x60>)
 80059ac:	4812      	ldr	r0, [pc, #72]	; (80059f8 <rand+0x64>)
 80059ae:	214e      	movs	r1, #78	; 0x4e
 80059b0:	f000 f84e 	bl	8005a50 <__assert_func>
 80059b4:	4a11      	ldr	r2, [pc, #68]	; (80059fc <rand+0x68>)
 80059b6:	4b12      	ldr	r3, [pc, #72]	; (8005a00 <rand+0x6c>)
 80059b8:	e9c0 2300 	strd	r2, r3, [r0]
 80059bc:	4b11      	ldr	r3, [pc, #68]	; (8005a04 <rand+0x70>)
 80059be:	6083      	str	r3, [r0, #8]
 80059c0:	230b      	movs	r3, #11
 80059c2:	8183      	strh	r3, [r0, #12]
 80059c4:	2201      	movs	r2, #1
 80059c6:	2300      	movs	r3, #0
 80059c8:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80059cc:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 80059ce:	4a0e      	ldr	r2, [pc, #56]	; (8005a08 <rand+0x74>)
 80059d0:	6920      	ldr	r0, [r4, #16]
 80059d2:	6963      	ldr	r3, [r4, #20]
 80059d4:	490d      	ldr	r1, [pc, #52]	; (8005a0c <rand+0x78>)
 80059d6:	4342      	muls	r2, r0
 80059d8:	fb01 2203 	mla	r2, r1, r3, r2
 80059dc:	fba0 0101 	umull	r0, r1, r0, r1
 80059e0:	1c43      	adds	r3, r0, #1
 80059e2:	eb42 0001 	adc.w	r0, r2, r1
 80059e6:	e9c4 3004 	strd	r3, r0, [r4, #16]
 80059ea:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80059ee:	bd10      	pop	{r4, pc}
 80059f0:	20000010 	.word	0x20000010
 80059f4:	08006e3c 	.word	0x08006e3c
 80059f8:	08006e53 	.word	0x08006e53
 80059fc:	abcd330e 	.word	0xabcd330e
 8005a00:	e66d1234 	.word	0xe66d1234
 8005a04:	0005deec 	.word	0x0005deec
 8005a08:	5851f42d 	.word	0x5851f42d
 8005a0c:	4c957f2d 	.word	0x4c957f2d

08005a10 <siprintf>:
 8005a10:	b40e      	push	{r1, r2, r3}
 8005a12:	b500      	push	{lr}
 8005a14:	b09c      	sub	sp, #112	; 0x70
 8005a16:	ab1d      	add	r3, sp, #116	; 0x74
 8005a18:	9002      	str	r0, [sp, #8]
 8005a1a:	9006      	str	r0, [sp, #24]
 8005a1c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005a20:	4809      	ldr	r0, [pc, #36]	; (8005a48 <siprintf+0x38>)
 8005a22:	9107      	str	r1, [sp, #28]
 8005a24:	9104      	str	r1, [sp, #16]
 8005a26:	4909      	ldr	r1, [pc, #36]	; (8005a4c <siprintf+0x3c>)
 8005a28:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a2c:	9105      	str	r1, [sp, #20]
 8005a2e:	6800      	ldr	r0, [r0, #0]
 8005a30:	9301      	str	r3, [sp, #4]
 8005a32:	a902      	add	r1, sp, #8
 8005a34:	f000 f980 	bl	8005d38 <_svfiprintf_r>
 8005a38:	9b02      	ldr	r3, [sp, #8]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	701a      	strb	r2, [r3, #0]
 8005a3e:	b01c      	add	sp, #112	; 0x70
 8005a40:	f85d eb04 	ldr.w	lr, [sp], #4
 8005a44:	b003      	add	sp, #12
 8005a46:	4770      	bx	lr
 8005a48:	20000010 	.word	0x20000010
 8005a4c:	ffff0208 	.word	0xffff0208

08005a50 <__assert_func>:
 8005a50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005a52:	4614      	mov	r4, r2
 8005a54:	461a      	mov	r2, r3
 8005a56:	4b09      	ldr	r3, [pc, #36]	; (8005a7c <__assert_func+0x2c>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4605      	mov	r5, r0
 8005a5c:	68d8      	ldr	r0, [r3, #12]
 8005a5e:	b14c      	cbz	r4, 8005a74 <__assert_func+0x24>
 8005a60:	4b07      	ldr	r3, [pc, #28]	; (8005a80 <__assert_func+0x30>)
 8005a62:	9100      	str	r1, [sp, #0]
 8005a64:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005a68:	4906      	ldr	r1, [pc, #24]	; (8005a84 <__assert_func+0x34>)
 8005a6a:	462b      	mov	r3, r5
 8005a6c:	f000 f80e 	bl	8005a8c <fiprintf>
 8005a70:	f000 fe20 	bl	80066b4 <abort>
 8005a74:	4b04      	ldr	r3, [pc, #16]	; (8005a88 <__assert_func+0x38>)
 8005a76:	461c      	mov	r4, r3
 8005a78:	e7f3      	b.n	8005a62 <__assert_func+0x12>
 8005a7a:	bf00      	nop
 8005a7c:	20000010 	.word	0x20000010
 8005a80:	08006eae 	.word	0x08006eae
 8005a84:	08006ebb 	.word	0x08006ebb
 8005a88:	08006ee9 	.word	0x08006ee9

08005a8c <fiprintf>:
 8005a8c:	b40e      	push	{r1, r2, r3}
 8005a8e:	b503      	push	{r0, r1, lr}
 8005a90:	4601      	mov	r1, r0
 8005a92:	ab03      	add	r3, sp, #12
 8005a94:	4805      	ldr	r0, [pc, #20]	; (8005aac <fiprintf+0x20>)
 8005a96:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a9a:	6800      	ldr	r0, [r0, #0]
 8005a9c:	9301      	str	r3, [sp, #4]
 8005a9e:	f000 fa75 	bl	8005f8c <_vfiprintf_r>
 8005aa2:	b002      	add	sp, #8
 8005aa4:	f85d eb04 	ldr.w	lr, [sp], #4
 8005aa8:	b003      	add	sp, #12
 8005aaa:	4770      	bx	lr
 8005aac:	20000010 	.word	0x20000010

08005ab0 <malloc>:
 8005ab0:	4b02      	ldr	r3, [pc, #8]	; (8005abc <malloc+0xc>)
 8005ab2:	4601      	mov	r1, r0
 8005ab4:	6818      	ldr	r0, [r3, #0]
 8005ab6:	f000 b86f 	b.w	8005b98 <_malloc_r>
 8005aba:	bf00      	nop
 8005abc:	20000010 	.word	0x20000010

08005ac0 <_free_r>:
 8005ac0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005ac2:	2900      	cmp	r1, #0
 8005ac4:	d044      	beq.n	8005b50 <_free_r+0x90>
 8005ac6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005aca:	9001      	str	r0, [sp, #4]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	f1a1 0404 	sub.w	r4, r1, #4
 8005ad2:	bfb8      	it	lt
 8005ad4:	18e4      	addlt	r4, r4, r3
 8005ad6:	f001 f82f 	bl	8006b38 <__malloc_lock>
 8005ada:	4a1e      	ldr	r2, [pc, #120]	; (8005b54 <_free_r+0x94>)
 8005adc:	9801      	ldr	r0, [sp, #4]
 8005ade:	6813      	ldr	r3, [r2, #0]
 8005ae0:	b933      	cbnz	r3, 8005af0 <_free_r+0x30>
 8005ae2:	6063      	str	r3, [r4, #4]
 8005ae4:	6014      	str	r4, [r2, #0]
 8005ae6:	b003      	add	sp, #12
 8005ae8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005aec:	f001 b82a 	b.w	8006b44 <__malloc_unlock>
 8005af0:	42a3      	cmp	r3, r4
 8005af2:	d908      	bls.n	8005b06 <_free_r+0x46>
 8005af4:	6825      	ldr	r5, [r4, #0]
 8005af6:	1961      	adds	r1, r4, r5
 8005af8:	428b      	cmp	r3, r1
 8005afa:	bf01      	itttt	eq
 8005afc:	6819      	ldreq	r1, [r3, #0]
 8005afe:	685b      	ldreq	r3, [r3, #4]
 8005b00:	1949      	addeq	r1, r1, r5
 8005b02:	6021      	streq	r1, [r4, #0]
 8005b04:	e7ed      	b.n	8005ae2 <_free_r+0x22>
 8005b06:	461a      	mov	r2, r3
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	b10b      	cbz	r3, 8005b10 <_free_r+0x50>
 8005b0c:	42a3      	cmp	r3, r4
 8005b0e:	d9fa      	bls.n	8005b06 <_free_r+0x46>
 8005b10:	6811      	ldr	r1, [r2, #0]
 8005b12:	1855      	adds	r5, r2, r1
 8005b14:	42a5      	cmp	r5, r4
 8005b16:	d10b      	bne.n	8005b30 <_free_r+0x70>
 8005b18:	6824      	ldr	r4, [r4, #0]
 8005b1a:	4421      	add	r1, r4
 8005b1c:	1854      	adds	r4, r2, r1
 8005b1e:	42a3      	cmp	r3, r4
 8005b20:	6011      	str	r1, [r2, #0]
 8005b22:	d1e0      	bne.n	8005ae6 <_free_r+0x26>
 8005b24:	681c      	ldr	r4, [r3, #0]
 8005b26:	685b      	ldr	r3, [r3, #4]
 8005b28:	6053      	str	r3, [r2, #4]
 8005b2a:	4421      	add	r1, r4
 8005b2c:	6011      	str	r1, [r2, #0]
 8005b2e:	e7da      	b.n	8005ae6 <_free_r+0x26>
 8005b30:	d902      	bls.n	8005b38 <_free_r+0x78>
 8005b32:	230c      	movs	r3, #12
 8005b34:	6003      	str	r3, [r0, #0]
 8005b36:	e7d6      	b.n	8005ae6 <_free_r+0x26>
 8005b38:	6825      	ldr	r5, [r4, #0]
 8005b3a:	1961      	adds	r1, r4, r5
 8005b3c:	428b      	cmp	r3, r1
 8005b3e:	bf04      	itt	eq
 8005b40:	6819      	ldreq	r1, [r3, #0]
 8005b42:	685b      	ldreq	r3, [r3, #4]
 8005b44:	6063      	str	r3, [r4, #4]
 8005b46:	bf04      	itt	eq
 8005b48:	1949      	addeq	r1, r1, r5
 8005b4a:	6021      	streq	r1, [r4, #0]
 8005b4c:	6054      	str	r4, [r2, #4]
 8005b4e:	e7ca      	b.n	8005ae6 <_free_r+0x26>
 8005b50:	b003      	add	sp, #12
 8005b52:	bd30      	pop	{r4, r5, pc}
 8005b54:	20013724 	.word	0x20013724

08005b58 <sbrk_aligned>:
 8005b58:	b570      	push	{r4, r5, r6, lr}
 8005b5a:	4e0e      	ldr	r6, [pc, #56]	; (8005b94 <sbrk_aligned+0x3c>)
 8005b5c:	460c      	mov	r4, r1
 8005b5e:	6831      	ldr	r1, [r6, #0]
 8005b60:	4605      	mov	r5, r0
 8005b62:	b911      	cbnz	r1, 8005b6a <sbrk_aligned+0x12>
 8005b64:	f000 fcd6 	bl	8006514 <_sbrk_r>
 8005b68:	6030      	str	r0, [r6, #0]
 8005b6a:	4621      	mov	r1, r4
 8005b6c:	4628      	mov	r0, r5
 8005b6e:	f000 fcd1 	bl	8006514 <_sbrk_r>
 8005b72:	1c43      	adds	r3, r0, #1
 8005b74:	d00a      	beq.n	8005b8c <sbrk_aligned+0x34>
 8005b76:	1cc4      	adds	r4, r0, #3
 8005b78:	f024 0403 	bic.w	r4, r4, #3
 8005b7c:	42a0      	cmp	r0, r4
 8005b7e:	d007      	beq.n	8005b90 <sbrk_aligned+0x38>
 8005b80:	1a21      	subs	r1, r4, r0
 8005b82:	4628      	mov	r0, r5
 8005b84:	f000 fcc6 	bl	8006514 <_sbrk_r>
 8005b88:	3001      	adds	r0, #1
 8005b8a:	d101      	bne.n	8005b90 <sbrk_aligned+0x38>
 8005b8c:	f04f 34ff 	mov.w	r4, #4294967295
 8005b90:	4620      	mov	r0, r4
 8005b92:	bd70      	pop	{r4, r5, r6, pc}
 8005b94:	20013728 	.word	0x20013728

08005b98 <_malloc_r>:
 8005b98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b9c:	1ccd      	adds	r5, r1, #3
 8005b9e:	f025 0503 	bic.w	r5, r5, #3
 8005ba2:	3508      	adds	r5, #8
 8005ba4:	2d0c      	cmp	r5, #12
 8005ba6:	bf38      	it	cc
 8005ba8:	250c      	movcc	r5, #12
 8005baa:	2d00      	cmp	r5, #0
 8005bac:	4607      	mov	r7, r0
 8005bae:	db01      	blt.n	8005bb4 <_malloc_r+0x1c>
 8005bb0:	42a9      	cmp	r1, r5
 8005bb2:	d905      	bls.n	8005bc0 <_malloc_r+0x28>
 8005bb4:	230c      	movs	r3, #12
 8005bb6:	603b      	str	r3, [r7, #0]
 8005bb8:	2600      	movs	r6, #0
 8005bba:	4630      	mov	r0, r6
 8005bbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bc0:	4e2e      	ldr	r6, [pc, #184]	; (8005c7c <_malloc_r+0xe4>)
 8005bc2:	f000 ffb9 	bl	8006b38 <__malloc_lock>
 8005bc6:	6833      	ldr	r3, [r6, #0]
 8005bc8:	461c      	mov	r4, r3
 8005bca:	bb34      	cbnz	r4, 8005c1a <_malloc_r+0x82>
 8005bcc:	4629      	mov	r1, r5
 8005bce:	4638      	mov	r0, r7
 8005bd0:	f7ff ffc2 	bl	8005b58 <sbrk_aligned>
 8005bd4:	1c43      	adds	r3, r0, #1
 8005bd6:	4604      	mov	r4, r0
 8005bd8:	d14d      	bne.n	8005c76 <_malloc_r+0xde>
 8005bda:	6834      	ldr	r4, [r6, #0]
 8005bdc:	4626      	mov	r6, r4
 8005bde:	2e00      	cmp	r6, #0
 8005be0:	d140      	bne.n	8005c64 <_malloc_r+0xcc>
 8005be2:	6823      	ldr	r3, [r4, #0]
 8005be4:	4631      	mov	r1, r6
 8005be6:	4638      	mov	r0, r7
 8005be8:	eb04 0803 	add.w	r8, r4, r3
 8005bec:	f000 fc92 	bl	8006514 <_sbrk_r>
 8005bf0:	4580      	cmp	r8, r0
 8005bf2:	d13a      	bne.n	8005c6a <_malloc_r+0xd2>
 8005bf4:	6821      	ldr	r1, [r4, #0]
 8005bf6:	3503      	adds	r5, #3
 8005bf8:	1a6d      	subs	r5, r5, r1
 8005bfa:	f025 0503 	bic.w	r5, r5, #3
 8005bfe:	3508      	adds	r5, #8
 8005c00:	2d0c      	cmp	r5, #12
 8005c02:	bf38      	it	cc
 8005c04:	250c      	movcc	r5, #12
 8005c06:	4629      	mov	r1, r5
 8005c08:	4638      	mov	r0, r7
 8005c0a:	f7ff ffa5 	bl	8005b58 <sbrk_aligned>
 8005c0e:	3001      	adds	r0, #1
 8005c10:	d02b      	beq.n	8005c6a <_malloc_r+0xd2>
 8005c12:	6823      	ldr	r3, [r4, #0]
 8005c14:	442b      	add	r3, r5
 8005c16:	6023      	str	r3, [r4, #0]
 8005c18:	e00e      	b.n	8005c38 <_malloc_r+0xa0>
 8005c1a:	6822      	ldr	r2, [r4, #0]
 8005c1c:	1b52      	subs	r2, r2, r5
 8005c1e:	d41e      	bmi.n	8005c5e <_malloc_r+0xc6>
 8005c20:	2a0b      	cmp	r2, #11
 8005c22:	d916      	bls.n	8005c52 <_malloc_r+0xba>
 8005c24:	1961      	adds	r1, r4, r5
 8005c26:	42a3      	cmp	r3, r4
 8005c28:	6025      	str	r5, [r4, #0]
 8005c2a:	bf18      	it	ne
 8005c2c:	6059      	strne	r1, [r3, #4]
 8005c2e:	6863      	ldr	r3, [r4, #4]
 8005c30:	bf08      	it	eq
 8005c32:	6031      	streq	r1, [r6, #0]
 8005c34:	5162      	str	r2, [r4, r5]
 8005c36:	604b      	str	r3, [r1, #4]
 8005c38:	4638      	mov	r0, r7
 8005c3a:	f104 060b 	add.w	r6, r4, #11
 8005c3e:	f000 ff81 	bl	8006b44 <__malloc_unlock>
 8005c42:	f026 0607 	bic.w	r6, r6, #7
 8005c46:	1d23      	adds	r3, r4, #4
 8005c48:	1af2      	subs	r2, r6, r3
 8005c4a:	d0b6      	beq.n	8005bba <_malloc_r+0x22>
 8005c4c:	1b9b      	subs	r3, r3, r6
 8005c4e:	50a3      	str	r3, [r4, r2]
 8005c50:	e7b3      	b.n	8005bba <_malloc_r+0x22>
 8005c52:	6862      	ldr	r2, [r4, #4]
 8005c54:	42a3      	cmp	r3, r4
 8005c56:	bf0c      	ite	eq
 8005c58:	6032      	streq	r2, [r6, #0]
 8005c5a:	605a      	strne	r2, [r3, #4]
 8005c5c:	e7ec      	b.n	8005c38 <_malloc_r+0xa0>
 8005c5e:	4623      	mov	r3, r4
 8005c60:	6864      	ldr	r4, [r4, #4]
 8005c62:	e7b2      	b.n	8005bca <_malloc_r+0x32>
 8005c64:	4634      	mov	r4, r6
 8005c66:	6876      	ldr	r6, [r6, #4]
 8005c68:	e7b9      	b.n	8005bde <_malloc_r+0x46>
 8005c6a:	230c      	movs	r3, #12
 8005c6c:	603b      	str	r3, [r7, #0]
 8005c6e:	4638      	mov	r0, r7
 8005c70:	f000 ff68 	bl	8006b44 <__malloc_unlock>
 8005c74:	e7a1      	b.n	8005bba <_malloc_r+0x22>
 8005c76:	6025      	str	r5, [r4, #0]
 8005c78:	e7de      	b.n	8005c38 <_malloc_r+0xa0>
 8005c7a:	bf00      	nop
 8005c7c:	20013724 	.word	0x20013724

08005c80 <__ssputs_r>:
 8005c80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c84:	688e      	ldr	r6, [r1, #8]
 8005c86:	429e      	cmp	r6, r3
 8005c88:	4682      	mov	sl, r0
 8005c8a:	460c      	mov	r4, r1
 8005c8c:	4690      	mov	r8, r2
 8005c8e:	461f      	mov	r7, r3
 8005c90:	d838      	bhi.n	8005d04 <__ssputs_r+0x84>
 8005c92:	898a      	ldrh	r2, [r1, #12]
 8005c94:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005c98:	d032      	beq.n	8005d00 <__ssputs_r+0x80>
 8005c9a:	6825      	ldr	r5, [r4, #0]
 8005c9c:	6909      	ldr	r1, [r1, #16]
 8005c9e:	eba5 0901 	sub.w	r9, r5, r1
 8005ca2:	6965      	ldr	r5, [r4, #20]
 8005ca4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005ca8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005cac:	3301      	adds	r3, #1
 8005cae:	444b      	add	r3, r9
 8005cb0:	106d      	asrs	r5, r5, #1
 8005cb2:	429d      	cmp	r5, r3
 8005cb4:	bf38      	it	cc
 8005cb6:	461d      	movcc	r5, r3
 8005cb8:	0553      	lsls	r3, r2, #21
 8005cba:	d531      	bpl.n	8005d20 <__ssputs_r+0xa0>
 8005cbc:	4629      	mov	r1, r5
 8005cbe:	f7ff ff6b 	bl	8005b98 <_malloc_r>
 8005cc2:	4606      	mov	r6, r0
 8005cc4:	b950      	cbnz	r0, 8005cdc <__ssputs_r+0x5c>
 8005cc6:	230c      	movs	r3, #12
 8005cc8:	f8ca 3000 	str.w	r3, [sl]
 8005ccc:	89a3      	ldrh	r3, [r4, #12]
 8005cce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005cd2:	81a3      	strh	r3, [r4, #12]
 8005cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8005cd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cdc:	6921      	ldr	r1, [r4, #16]
 8005cde:	464a      	mov	r2, r9
 8005ce0:	f7ff fe14 	bl	800590c <memcpy>
 8005ce4:	89a3      	ldrh	r3, [r4, #12]
 8005ce6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005cea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cee:	81a3      	strh	r3, [r4, #12]
 8005cf0:	6126      	str	r6, [r4, #16]
 8005cf2:	6165      	str	r5, [r4, #20]
 8005cf4:	444e      	add	r6, r9
 8005cf6:	eba5 0509 	sub.w	r5, r5, r9
 8005cfa:	6026      	str	r6, [r4, #0]
 8005cfc:	60a5      	str	r5, [r4, #8]
 8005cfe:	463e      	mov	r6, r7
 8005d00:	42be      	cmp	r6, r7
 8005d02:	d900      	bls.n	8005d06 <__ssputs_r+0x86>
 8005d04:	463e      	mov	r6, r7
 8005d06:	6820      	ldr	r0, [r4, #0]
 8005d08:	4632      	mov	r2, r6
 8005d0a:	4641      	mov	r1, r8
 8005d0c:	f000 fefa 	bl	8006b04 <memmove>
 8005d10:	68a3      	ldr	r3, [r4, #8]
 8005d12:	1b9b      	subs	r3, r3, r6
 8005d14:	60a3      	str	r3, [r4, #8]
 8005d16:	6823      	ldr	r3, [r4, #0]
 8005d18:	4433      	add	r3, r6
 8005d1a:	6023      	str	r3, [r4, #0]
 8005d1c:	2000      	movs	r0, #0
 8005d1e:	e7db      	b.n	8005cd8 <__ssputs_r+0x58>
 8005d20:	462a      	mov	r2, r5
 8005d22:	f000 ff15 	bl	8006b50 <_realloc_r>
 8005d26:	4606      	mov	r6, r0
 8005d28:	2800      	cmp	r0, #0
 8005d2a:	d1e1      	bne.n	8005cf0 <__ssputs_r+0x70>
 8005d2c:	6921      	ldr	r1, [r4, #16]
 8005d2e:	4650      	mov	r0, sl
 8005d30:	f7ff fec6 	bl	8005ac0 <_free_r>
 8005d34:	e7c7      	b.n	8005cc6 <__ssputs_r+0x46>
	...

08005d38 <_svfiprintf_r>:
 8005d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d3c:	4698      	mov	r8, r3
 8005d3e:	898b      	ldrh	r3, [r1, #12]
 8005d40:	061b      	lsls	r3, r3, #24
 8005d42:	b09d      	sub	sp, #116	; 0x74
 8005d44:	4607      	mov	r7, r0
 8005d46:	460d      	mov	r5, r1
 8005d48:	4614      	mov	r4, r2
 8005d4a:	d50e      	bpl.n	8005d6a <_svfiprintf_r+0x32>
 8005d4c:	690b      	ldr	r3, [r1, #16]
 8005d4e:	b963      	cbnz	r3, 8005d6a <_svfiprintf_r+0x32>
 8005d50:	2140      	movs	r1, #64	; 0x40
 8005d52:	f7ff ff21 	bl	8005b98 <_malloc_r>
 8005d56:	6028      	str	r0, [r5, #0]
 8005d58:	6128      	str	r0, [r5, #16]
 8005d5a:	b920      	cbnz	r0, 8005d66 <_svfiprintf_r+0x2e>
 8005d5c:	230c      	movs	r3, #12
 8005d5e:	603b      	str	r3, [r7, #0]
 8005d60:	f04f 30ff 	mov.w	r0, #4294967295
 8005d64:	e0d1      	b.n	8005f0a <_svfiprintf_r+0x1d2>
 8005d66:	2340      	movs	r3, #64	; 0x40
 8005d68:	616b      	str	r3, [r5, #20]
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	9309      	str	r3, [sp, #36]	; 0x24
 8005d6e:	2320      	movs	r3, #32
 8005d70:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005d74:	f8cd 800c 	str.w	r8, [sp, #12]
 8005d78:	2330      	movs	r3, #48	; 0x30
 8005d7a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005f24 <_svfiprintf_r+0x1ec>
 8005d7e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005d82:	f04f 0901 	mov.w	r9, #1
 8005d86:	4623      	mov	r3, r4
 8005d88:	469a      	mov	sl, r3
 8005d8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d8e:	b10a      	cbz	r2, 8005d94 <_svfiprintf_r+0x5c>
 8005d90:	2a25      	cmp	r2, #37	; 0x25
 8005d92:	d1f9      	bne.n	8005d88 <_svfiprintf_r+0x50>
 8005d94:	ebba 0b04 	subs.w	fp, sl, r4
 8005d98:	d00b      	beq.n	8005db2 <_svfiprintf_r+0x7a>
 8005d9a:	465b      	mov	r3, fp
 8005d9c:	4622      	mov	r2, r4
 8005d9e:	4629      	mov	r1, r5
 8005da0:	4638      	mov	r0, r7
 8005da2:	f7ff ff6d 	bl	8005c80 <__ssputs_r>
 8005da6:	3001      	adds	r0, #1
 8005da8:	f000 80aa 	beq.w	8005f00 <_svfiprintf_r+0x1c8>
 8005dac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005dae:	445a      	add	r2, fp
 8005db0:	9209      	str	r2, [sp, #36]	; 0x24
 8005db2:	f89a 3000 	ldrb.w	r3, [sl]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	f000 80a2 	beq.w	8005f00 <_svfiprintf_r+0x1c8>
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	f04f 32ff 	mov.w	r2, #4294967295
 8005dc2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005dc6:	f10a 0a01 	add.w	sl, sl, #1
 8005dca:	9304      	str	r3, [sp, #16]
 8005dcc:	9307      	str	r3, [sp, #28]
 8005dce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005dd2:	931a      	str	r3, [sp, #104]	; 0x68
 8005dd4:	4654      	mov	r4, sl
 8005dd6:	2205      	movs	r2, #5
 8005dd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ddc:	4851      	ldr	r0, [pc, #324]	; (8005f24 <_svfiprintf_r+0x1ec>)
 8005dde:	f7fa f9ff 	bl	80001e0 <memchr>
 8005de2:	9a04      	ldr	r2, [sp, #16]
 8005de4:	b9d8      	cbnz	r0, 8005e1e <_svfiprintf_r+0xe6>
 8005de6:	06d0      	lsls	r0, r2, #27
 8005de8:	bf44      	itt	mi
 8005dea:	2320      	movmi	r3, #32
 8005dec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005df0:	0711      	lsls	r1, r2, #28
 8005df2:	bf44      	itt	mi
 8005df4:	232b      	movmi	r3, #43	; 0x2b
 8005df6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005dfa:	f89a 3000 	ldrb.w	r3, [sl]
 8005dfe:	2b2a      	cmp	r3, #42	; 0x2a
 8005e00:	d015      	beq.n	8005e2e <_svfiprintf_r+0xf6>
 8005e02:	9a07      	ldr	r2, [sp, #28]
 8005e04:	4654      	mov	r4, sl
 8005e06:	2000      	movs	r0, #0
 8005e08:	f04f 0c0a 	mov.w	ip, #10
 8005e0c:	4621      	mov	r1, r4
 8005e0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005e12:	3b30      	subs	r3, #48	; 0x30
 8005e14:	2b09      	cmp	r3, #9
 8005e16:	d94e      	bls.n	8005eb6 <_svfiprintf_r+0x17e>
 8005e18:	b1b0      	cbz	r0, 8005e48 <_svfiprintf_r+0x110>
 8005e1a:	9207      	str	r2, [sp, #28]
 8005e1c:	e014      	b.n	8005e48 <_svfiprintf_r+0x110>
 8005e1e:	eba0 0308 	sub.w	r3, r0, r8
 8005e22:	fa09 f303 	lsl.w	r3, r9, r3
 8005e26:	4313      	orrs	r3, r2
 8005e28:	9304      	str	r3, [sp, #16]
 8005e2a:	46a2      	mov	sl, r4
 8005e2c:	e7d2      	b.n	8005dd4 <_svfiprintf_r+0x9c>
 8005e2e:	9b03      	ldr	r3, [sp, #12]
 8005e30:	1d19      	adds	r1, r3, #4
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	9103      	str	r1, [sp, #12]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	bfbb      	ittet	lt
 8005e3a:	425b      	neglt	r3, r3
 8005e3c:	f042 0202 	orrlt.w	r2, r2, #2
 8005e40:	9307      	strge	r3, [sp, #28]
 8005e42:	9307      	strlt	r3, [sp, #28]
 8005e44:	bfb8      	it	lt
 8005e46:	9204      	strlt	r2, [sp, #16]
 8005e48:	7823      	ldrb	r3, [r4, #0]
 8005e4a:	2b2e      	cmp	r3, #46	; 0x2e
 8005e4c:	d10c      	bne.n	8005e68 <_svfiprintf_r+0x130>
 8005e4e:	7863      	ldrb	r3, [r4, #1]
 8005e50:	2b2a      	cmp	r3, #42	; 0x2a
 8005e52:	d135      	bne.n	8005ec0 <_svfiprintf_r+0x188>
 8005e54:	9b03      	ldr	r3, [sp, #12]
 8005e56:	1d1a      	adds	r2, r3, #4
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	9203      	str	r2, [sp, #12]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	bfb8      	it	lt
 8005e60:	f04f 33ff 	movlt.w	r3, #4294967295
 8005e64:	3402      	adds	r4, #2
 8005e66:	9305      	str	r3, [sp, #20]
 8005e68:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005f34 <_svfiprintf_r+0x1fc>
 8005e6c:	7821      	ldrb	r1, [r4, #0]
 8005e6e:	2203      	movs	r2, #3
 8005e70:	4650      	mov	r0, sl
 8005e72:	f7fa f9b5 	bl	80001e0 <memchr>
 8005e76:	b140      	cbz	r0, 8005e8a <_svfiprintf_r+0x152>
 8005e78:	2340      	movs	r3, #64	; 0x40
 8005e7a:	eba0 000a 	sub.w	r0, r0, sl
 8005e7e:	fa03 f000 	lsl.w	r0, r3, r0
 8005e82:	9b04      	ldr	r3, [sp, #16]
 8005e84:	4303      	orrs	r3, r0
 8005e86:	3401      	adds	r4, #1
 8005e88:	9304      	str	r3, [sp, #16]
 8005e8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e8e:	4826      	ldr	r0, [pc, #152]	; (8005f28 <_svfiprintf_r+0x1f0>)
 8005e90:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005e94:	2206      	movs	r2, #6
 8005e96:	f7fa f9a3 	bl	80001e0 <memchr>
 8005e9a:	2800      	cmp	r0, #0
 8005e9c:	d038      	beq.n	8005f10 <_svfiprintf_r+0x1d8>
 8005e9e:	4b23      	ldr	r3, [pc, #140]	; (8005f2c <_svfiprintf_r+0x1f4>)
 8005ea0:	bb1b      	cbnz	r3, 8005eea <_svfiprintf_r+0x1b2>
 8005ea2:	9b03      	ldr	r3, [sp, #12]
 8005ea4:	3307      	adds	r3, #7
 8005ea6:	f023 0307 	bic.w	r3, r3, #7
 8005eaa:	3308      	adds	r3, #8
 8005eac:	9303      	str	r3, [sp, #12]
 8005eae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005eb0:	4433      	add	r3, r6
 8005eb2:	9309      	str	r3, [sp, #36]	; 0x24
 8005eb4:	e767      	b.n	8005d86 <_svfiprintf_r+0x4e>
 8005eb6:	fb0c 3202 	mla	r2, ip, r2, r3
 8005eba:	460c      	mov	r4, r1
 8005ebc:	2001      	movs	r0, #1
 8005ebe:	e7a5      	b.n	8005e0c <_svfiprintf_r+0xd4>
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	3401      	adds	r4, #1
 8005ec4:	9305      	str	r3, [sp, #20]
 8005ec6:	4619      	mov	r1, r3
 8005ec8:	f04f 0c0a 	mov.w	ip, #10
 8005ecc:	4620      	mov	r0, r4
 8005ece:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ed2:	3a30      	subs	r2, #48	; 0x30
 8005ed4:	2a09      	cmp	r2, #9
 8005ed6:	d903      	bls.n	8005ee0 <_svfiprintf_r+0x1a8>
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d0c5      	beq.n	8005e68 <_svfiprintf_r+0x130>
 8005edc:	9105      	str	r1, [sp, #20]
 8005ede:	e7c3      	b.n	8005e68 <_svfiprintf_r+0x130>
 8005ee0:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ee4:	4604      	mov	r4, r0
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	e7f0      	b.n	8005ecc <_svfiprintf_r+0x194>
 8005eea:	ab03      	add	r3, sp, #12
 8005eec:	9300      	str	r3, [sp, #0]
 8005eee:	462a      	mov	r2, r5
 8005ef0:	4b0f      	ldr	r3, [pc, #60]	; (8005f30 <_svfiprintf_r+0x1f8>)
 8005ef2:	a904      	add	r1, sp, #16
 8005ef4:	4638      	mov	r0, r7
 8005ef6:	f3af 8000 	nop.w
 8005efa:	1c42      	adds	r2, r0, #1
 8005efc:	4606      	mov	r6, r0
 8005efe:	d1d6      	bne.n	8005eae <_svfiprintf_r+0x176>
 8005f00:	89ab      	ldrh	r3, [r5, #12]
 8005f02:	065b      	lsls	r3, r3, #25
 8005f04:	f53f af2c 	bmi.w	8005d60 <_svfiprintf_r+0x28>
 8005f08:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005f0a:	b01d      	add	sp, #116	; 0x74
 8005f0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f10:	ab03      	add	r3, sp, #12
 8005f12:	9300      	str	r3, [sp, #0]
 8005f14:	462a      	mov	r2, r5
 8005f16:	4b06      	ldr	r3, [pc, #24]	; (8005f30 <_svfiprintf_r+0x1f8>)
 8005f18:	a904      	add	r1, sp, #16
 8005f1a:	4638      	mov	r0, r7
 8005f1c:	f000 f9d4 	bl	80062c8 <_printf_i>
 8005f20:	e7eb      	b.n	8005efa <_svfiprintf_r+0x1c2>
 8005f22:	bf00      	nop
 8005f24:	08006eea 	.word	0x08006eea
 8005f28:	08006ef4 	.word	0x08006ef4
 8005f2c:	00000000 	.word	0x00000000
 8005f30:	08005c81 	.word	0x08005c81
 8005f34:	08006ef0 	.word	0x08006ef0

08005f38 <__sfputc_r>:
 8005f38:	6893      	ldr	r3, [r2, #8]
 8005f3a:	3b01      	subs	r3, #1
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	b410      	push	{r4}
 8005f40:	6093      	str	r3, [r2, #8]
 8005f42:	da08      	bge.n	8005f56 <__sfputc_r+0x1e>
 8005f44:	6994      	ldr	r4, [r2, #24]
 8005f46:	42a3      	cmp	r3, r4
 8005f48:	db01      	blt.n	8005f4e <__sfputc_r+0x16>
 8005f4a:	290a      	cmp	r1, #10
 8005f4c:	d103      	bne.n	8005f56 <__sfputc_r+0x1e>
 8005f4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f52:	f000 baef 	b.w	8006534 <__swbuf_r>
 8005f56:	6813      	ldr	r3, [r2, #0]
 8005f58:	1c58      	adds	r0, r3, #1
 8005f5a:	6010      	str	r0, [r2, #0]
 8005f5c:	7019      	strb	r1, [r3, #0]
 8005f5e:	4608      	mov	r0, r1
 8005f60:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f64:	4770      	bx	lr

08005f66 <__sfputs_r>:
 8005f66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f68:	4606      	mov	r6, r0
 8005f6a:	460f      	mov	r7, r1
 8005f6c:	4614      	mov	r4, r2
 8005f6e:	18d5      	adds	r5, r2, r3
 8005f70:	42ac      	cmp	r4, r5
 8005f72:	d101      	bne.n	8005f78 <__sfputs_r+0x12>
 8005f74:	2000      	movs	r0, #0
 8005f76:	e007      	b.n	8005f88 <__sfputs_r+0x22>
 8005f78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f7c:	463a      	mov	r2, r7
 8005f7e:	4630      	mov	r0, r6
 8005f80:	f7ff ffda 	bl	8005f38 <__sfputc_r>
 8005f84:	1c43      	adds	r3, r0, #1
 8005f86:	d1f3      	bne.n	8005f70 <__sfputs_r+0xa>
 8005f88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005f8c <_vfiprintf_r>:
 8005f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f90:	460d      	mov	r5, r1
 8005f92:	b09d      	sub	sp, #116	; 0x74
 8005f94:	4614      	mov	r4, r2
 8005f96:	4698      	mov	r8, r3
 8005f98:	4606      	mov	r6, r0
 8005f9a:	b118      	cbz	r0, 8005fa4 <_vfiprintf_r+0x18>
 8005f9c:	6983      	ldr	r3, [r0, #24]
 8005f9e:	b90b      	cbnz	r3, 8005fa4 <_vfiprintf_r+0x18>
 8005fa0:	f000 fcaa 	bl	80068f8 <__sinit>
 8005fa4:	4b89      	ldr	r3, [pc, #548]	; (80061cc <_vfiprintf_r+0x240>)
 8005fa6:	429d      	cmp	r5, r3
 8005fa8:	d11b      	bne.n	8005fe2 <_vfiprintf_r+0x56>
 8005faa:	6875      	ldr	r5, [r6, #4]
 8005fac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005fae:	07d9      	lsls	r1, r3, #31
 8005fb0:	d405      	bmi.n	8005fbe <_vfiprintf_r+0x32>
 8005fb2:	89ab      	ldrh	r3, [r5, #12]
 8005fb4:	059a      	lsls	r2, r3, #22
 8005fb6:	d402      	bmi.n	8005fbe <_vfiprintf_r+0x32>
 8005fb8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005fba:	f000 fd3b 	bl	8006a34 <__retarget_lock_acquire_recursive>
 8005fbe:	89ab      	ldrh	r3, [r5, #12]
 8005fc0:	071b      	lsls	r3, r3, #28
 8005fc2:	d501      	bpl.n	8005fc8 <_vfiprintf_r+0x3c>
 8005fc4:	692b      	ldr	r3, [r5, #16]
 8005fc6:	b9eb      	cbnz	r3, 8006004 <_vfiprintf_r+0x78>
 8005fc8:	4629      	mov	r1, r5
 8005fca:	4630      	mov	r0, r6
 8005fcc:	f000 fb04 	bl	80065d8 <__swsetup_r>
 8005fd0:	b1c0      	cbz	r0, 8006004 <_vfiprintf_r+0x78>
 8005fd2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005fd4:	07dc      	lsls	r4, r3, #31
 8005fd6:	d50e      	bpl.n	8005ff6 <_vfiprintf_r+0x6a>
 8005fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8005fdc:	b01d      	add	sp, #116	; 0x74
 8005fde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fe2:	4b7b      	ldr	r3, [pc, #492]	; (80061d0 <_vfiprintf_r+0x244>)
 8005fe4:	429d      	cmp	r5, r3
 8005fe6:	d101      	bne.n	8005fec <_vfiprintf_r+0x60>
 8005fe8:	68b5      	ldr	r5, [r6, #8]
 8005fea:	e7df      	b.n	8005fac <_vfiprintf_r+0x20>
 8005fec:	4b79      	ldr	r3, [pc, #484]	; (80061d4 <_vfiprintf_r+0x248>)
 8005fee:	429d      	cmp	r5, r3
 8005ff0:	bf08      	it	eq
 8005ff2:	68f5      	ldreq	r5, [r6, #12]
 8005ff4:	e7da      	b.n	8005fac <_vfiprintf_r+0x20>
 8005ff6:	89ab      	ldrh	r3, [r5, #12]
 8005ff8:	0598      	lsls	r0, r3, #22
 8005ffa:	d4ed      	bmi.n	8005fd8 <_vfiprintf_r+0x4c>
 8005ffc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005ffe:	f000 fd1a 	bl	8006a36 <__retarget_lock_release_recursive>
 8006002:	e7e9      	b.n	8005fd8 <_vfiprintf_r+0x4c>
 8006004:	2300      	movs	r3, #0
 8006006:	9309      	str	r3, [sp, #36]	; 0x24
 8006008:	2320      	movs	r3, #32
 800600a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800600e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006012:	2330      	movs	r3, #48	; 0x30
 8006014:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80061d8 <_vfiprintf_r+0x24c>
 8006018:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800601c:	f04f 0901 	mov.w	r9, #1
 8006020:	4623      	mov	r3, r4
 8006022:	469a      	mov	sl, r3
 8006024:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006028:	b10a      	cbz	r2, 800602e <_vfiprintf_r+0xa2>
 800602a:	2a25      	cmp	r2, #37	; 0x25
 800602c:	d1f9      	bne.n	8006022 <_vfiprintf_r+0x96>
 800602e:	ebba 0b04 	subs.w	fp, sl, r4
 8006032:	d00b      	beq.n	800604c <_vfiprintf_r+0xc0>
 8006034:	465b      	mov	r3, fp
 8006036:	4622      	mov	r2, r4
 8006038:	4629      	mov	r1, r5
 800603a:	4630      	mov	r0, r6
 800603c:	f7ff ff93 	bl	8005f66 <__sfputs_r>
 8006040:	3001      	adds	r0, #1
 8006042:	f000 80aa 	beq.w	800619a <_vfiprintf_r+0x20e>
 8006046:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006048:	445a      	add	r2, fp
 800604a:	9209      	str	r2, [sp, #36]	; 0x24
 800604c:	f89a 3000 	ldrb.w	r3, [sl]
 8006050:	2b00      	cmp	r3, #0
 8006052:	f000 80a2 	beq.w	800619a <_vfiprintf_r+0x20e>
 8006056:	2300      	movs	r3, #0
 8006058:	f04f 32ff 	mov.w	r2, #4294967295
 800605c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006060:	f10a 0a01 	add.w	sl, sl, #1
 8006064:	9304      	str	r3, [sp, #16]
 8006066:	9307      	str	r3, [sp, #28]
 8006068:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800606c:	931a      	str	r3, [sp, #104]	; 0x68
 800606e:	4654      	mov	r4, sl
 8006070:	2205      	movs	r2, #5
 8006072:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006076:	4858      	ldr	r0, [pc, #352]	; (80061d8 <_vfiprintf_r+0x24c>)
 8006078:	f7fa f8b2 	bl	80001e0 <memchr>
 800607c:	9a04      	ldr	r2, [sp, #16]
 800607e:	b9d8      	cbnz	r0, 80060b8 <_vfiprintf_r+0x12c>
 8006080:	06d1      	lsls	r1, r2, #27
 8006082:	bf44      	itt	mi
 8006084:	2320      	movmi	r3, #32
 8006086:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800608a:	0713      	lsls	r3, r2, #28
 800608c:	bf44      	itt	mi
 800608e:	232b      	movmi	r3, #43	; 0x2b
 8006090:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006094:	f89a 3000 	ldrb.w	r3, [sl]
 8006098:	2b2a      	cmp	r3, #42	; 0x2a
 800609a:	d015      	beq.n	80060c8 <_vfiprintf_r+0x13c>
 800609c:	9a07      	ldr	r2, [sp, #28]
 800609e:	4654      	mov	r4, sl
 80060a0:	2000      	movs	r0, #0
 80060a2:	f04f 0c0a 	mov.w	ip, #10
 80060a6:	4621      	mov	r1, r4
 80060a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80060ac:	3b30      	subs	r3, #48	; 0x30
 80060ae:	2b09      	cmp	r3, #9
 80060b0:	d94e      	bls.n	8006150 <_vfiprintf_r+0x1c4>
 80060b2:	b1b0      	cbz	r0, 80060e2 <_vfiprintf_r+0x156>
 80060b4:	9207      	str	r2, [sp, #28]
 80060b6:	e014      	b.n	80060e2 <_vfiprintf_r+0x156>
 80060b8:	eba0 0308 	sub.w	r3, r0, r8
 80060bc:	fa09 f303 	lsl.w	r3, r9, r3
 80060c0:	4313      	orrs	r3, r2
 80060c2:	9304      	str	r3, [sp, #16]
 80060c4:	46a2      	mov	sl, r4
 80060c6:	e7d2      	b.n	800606e <_vfiprintf_r+0xe2>
 80060c8:	9b03      	ldr	r3, [sp, #12]
 80060ca:	1d19      	adds	r1, r3, #4
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	9103      	str	r1, [sp, #12]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	bfbb      	ittet	lt
 80060d4:	425b      	neglt	r3, r3
 80060d6:	f042 0202 	orrlt.w	r2, r2, #2
 80060da:	9307      	strge	r3, [sp, #28]
 80060dc:	9307      	strlt	r3, [sp, #28]
 80060de:	bfb8      	it	lt
 80060e0:	9204      	strlt	r2, [sp, #16]
 80060e2:	7823      	ldrb	r3, [r4, #0]
 80060e4:	2b2e      	cmp	r3, #46	; 0x2e
 80060e6:	d10c      	bne.n	8006102 <_vfiprintf_r+0x176>
 80060e8:	7863      	ldrb	r3, [r4, #1]
 80060ea:	2b2a      	cmp	r3, #42	; 0x2a
 80060ec:	d135      	bne.n	800615a <_vfiprintf_r+0x1ce>
 80060ee:	9b03      	ldr	r3, [sp, #12]
 80060f0:	1d1a      	adds	r2, r3, #4
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	9203      	str	r2, [sp, #12]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	bfb8      	it	lt
 80060fa:	f04f 33ff 	movlt.w	r3, #4294967295
 80060fe:	3402      	adds	r4, #2
 8006100:	9305      	str	r3, [sp, #20]
 8006102:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80061e8 <_vfiprintf_r+0x25c>
 8006106:	7821      	ldrb	r1, [r4, #0]
 8006108:	2203      	movs	r2, #3
 800610a:	4650      	mov	r0, sl
 800610c:	f7fa f868 	bl	80001e0 <memchr>
 8006110:	b140      	cbz	r0, 8006124 <_vfiprintf_r+0x198>
 8006112:	2340      	movs	r3, #64	; 0x40
 8006114:	eba0 000a 	sub.w	r0, r0, sl
 8006118:	fa03 f000 	lsl.w	r0, r3, r0
 800611c:	9b04      	ldr	r3, [sp, #16]
 800611e:	4303      	orrs	r3, r0
 8006120:	3401      	adds	r4, #1
 8006122:	9304      	str	r3, [sp, #16]
 8006124:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006128:	482c      	ldr	r0, [pc, #176]	; (80061dc <_vfiprintf_r+0x250>)
 800612a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800612e:	2206      	movs	r2, #6
 8006130:	f7fa f856 	bl	80001e0 <memchr>
 8006134:	2800      	cmp	r0, #0
 8006136:	d03f      	beq.n	80061b8 <_vfiprintf_r+0x22c>
 8006138:	4b29      	ldr	r3, [pc, #164]	; (80061e0 <_vfiprintf_r+0x254>)
 800613a:	bb1b      	cbnz	r3, 8006184 <_vfiprintf_r+0x1f8>
 800613c:	9b03      	ldr	r3, [sp, #12]
 800613e:	3307      	adds	r3, #7
 8006140:	f023 0307 	bic.w	r3, r3, #7
 8006144:	3308      	adds	r3, #8
 8006146:	9303      	str	r3, [sp, #12]
 8006148:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800614a:	443b      	add	r3, r7
 800614c:	9309      	str	r3, [sp, #36]	; 0x24
 800614e:	e767      	b.n	8006020 <_vfiprintf_r+0x94>
 8006150:	fb0c 3202 	mla	r2, ip, r2, r3
 8006154:	460c      	mov	r4, r1
 8006156:	2001      	movs	r0, #1
 8006158:	e7a5      	b.n	80060a6 <_vfiprintf_r+0x11a>
 800615a:	2300      	movs	r3, #0
 800615c:	3401      	adds	r4, #1
 800615e:	9305      	str	r3, [sp, #20]
 8006160:	4619      	mov	r1, r3
 8006162:	f04f 0c0a 	mov.w	ip, #10
 8006166:	4620      	mov	r0, r4
 8006168:	f810 2b01 	ldrb.w	r2, [r0], #1
 800616c:	3a30      	subs	r2, #48	; 0x30
 800616e:	2a09      	cmp	r2, #9
 8006170:	d903      	bls.n	800617a <_vfiprintf_r+0x1ee>
 8006172:	2b00      	cmp	r3, #0
 8006174:	d0c5      	beq.n	8006102 <_vfiprintf_r+0x176>
 8006176:	9105      	str	r1, [sp, #20]
 8006178:	e7c3      	b.n	8006102 <_vfiprintf_r+0x176>
 800617a:	fb0c 2101 	mla	r1, ip, r1, r2
 800617e:	4604      	mov	r4, r0
 8006180:	2301      	movs	r3, #1
 8006182:	e7f0      	b.n	8006166 <_vfiprintf_r+0x1da>
 8006184:	ab03      	add	r3, sp, #12
 8006186:	9300      	str	r3, [sp, #0]
 8006188:	462a      	mov	r2, r5
 800618a:	4b16      	ldr	r3, [pc, #88]	; (80061e4 <_vfiprintf_r+0x258>)
 800618c:	a904      	add	r1, sp, #16
 800618e:	4630      	mov	r0, r6
 8006190:	f3af 8000 	nop.w
 8006194:	4607      	mov	r7, r0
 8006196:	1c78      	adds	r0, r7, #1
 8006198:	d1d6      	bne.n	8006148 <_vfiprintf_r+0x1bc>
 800619a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800619c:	07d9      	lsls	r1, r3, #31
 800619e:	d405      	bmi.n	80061ac <_vfiprintf_r+0x220>
 80061a0:	89ab      	ldrh	r3, [r5, #12]
 80061a2:	059a      	lsls	r2, r3, #22
 80061a4:	d402      	bmi.n	80061ac <_vfiprintf_r+0x220>
 80061a6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80061a8:	f000 fc45 	bl	8006a36 <__retarget_lock_release_recursive>
 80061ac:	89ab      	ldrh	r3, [r5, #12]
 80061ae:	065b      	lsls	r3, r3, #25
 80061b0:	f53f af12 	bmi.w	8005fd8 <_vfiprintf_r+0x4c>
 80061b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80061b6:	e711      	b.n	8005fdc <_vfiprintf_r+0x50>
 80061b8:	ab03      	add	r3, sp, #12
 80061ba:	9300      	str	r3, [sp, #0]
 80061bc:	462a      	mov	r2, r5
 80061be:	4b09      	ldr	r3, [pc, #36]	; (80061e4 <_vfiprintf_r+0x258>)
 80061c0:	a904      	add	r1, sp, #16
 80061c2:	4630      	mov	r0, r6
 80061c4:	f000 f880 	bl	80062c8 <_printf_i>
 80061c8:	e7e4      	b.n	8006194 <_vfiprintf_r+0x208>
 80061ca:	bf00      	nop
 80061cc:	08006f40 	.word	0x08006f40
 80061d0:	08006f60 	.word	0x08006f60
 80061d4:	08006f20 	.word	0x08006f20
 80061d8:	08006eea 	.word	0x08006eea
 80061dc:	08006ef4 	.word	0x08006ef4
 80061e0:	00000000 	.word	0x00000000
 80061e4:	08005f67 	.word	0x08005f67
 80061e8:	08006ef0 	.word	0x08006ef0

080061ec <_printf_common>:
 80061ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061f0:	4616      	mov	r6, r2
 80061f2:	4699      	mov	r9, r3
 80061f4:	688a      	ldr	r2, [r1, #8]
 80061f6:	690b      	ldr	r3, [r1, #16]
 80061f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80061fc:	4293      	cmp	r3, r2
 80061fe:	bfb8      	it	lt
 8006200:	4613      	movlt	r3, r2
 8006202:	6033      	str	r3, [r6, #0]
 8006204:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006208:	4607      	mov	r7, r0
 800620a:	460c      	mov	r4, r1
 800620c:	b10a      	cbz	r2, 8006212 <_printf_common+0x26>
 800620e:	3301      	adds	r3, #1
 8006210:	6033      	str	r3, [r6, #0]
 8006212:	6823      	ldr	r3, [r4, #0]
 8006214:	0699      	lsls	r1, r3, #26
 8006216:	bf42      	ittt	mi
 8006218:	6833      	ldrmi	r3, [r6, #0]
 800621a:	3302      	addmi	r3, #2
 800621c:	6033      	strmi	r3, [r6, #0]
 800621e:	6825      	ldr	r5, [r4, #0]
 8006220:	f015 0506 	ands.w	r5, r5, #6
 8006224:	d106      	bne.n	8006234 <_printf_common+0x48>
 8006226:	f104 0a19 	add.w	sl, r4, #25
 800622a:	68e3      	ldr	r3, [r4, #12]
 800622c:	6832      	ldr	r2, [r6, #0]
 800622e:	1a9b      	subs	r3, r3, r2
 8006230:	42ab      	cmp	r3, r5
 8006232:	dc26      	bgt.n	8006282 <_printf_common+0x96>
 8006234:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006238:	1e13      	subs	r3, r2, #0
 800623a:	6822      	ldr	r2, [r4, #0]
 800623c:	bf18      	it	ne
 800623e:	2301      	movne	r3, #1
 8006240:	0692      	lsls	r2, r2, #26
 8006242:	d42b      	bmi.n	800629c <_printf_common+0xb0>
 8006244:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006248:	4649      	mov	r1, r9
 800624a:	4638      	mov	r0, r7
 800624c:	47c0      	blx	r8
 800624e:	3001      	adds	r0, #1
 8006250:	d01e      	beq.n	8006290 <_printf_common+0xa4>
 8006252:	6823      	ldr	r3, [r4, #0]
 8006254:	68e5      	ldr	r5, [r4, #12]
 8006256:	6832      	ldr	r2, [r6, #0]
 8006258:	f003 0306 	and.w	r3, r3, #6
 800625c:	2b04      	cmp	r3, #4
 800625e:	bf08      	it	eq
 8006260:	1aad      	subeq	r5, r5, r2
 8006262:	68a3      	ldr	r3, [r4, #8]
 8006264:	6922      	ldr	r2, [r4, #16]
 8006266:	bf0c      	ite	eq
 8006268:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800626c:	2500      	movne	r5, #0
 800626e:	4293      	cmp	r3, r2
 8006270:	bfc4      	itt	gt
 8006272:	1a9b      	subgt	r3, r3, r2
 8006274:	18ed      	addgt	r5, r5, r3
 8006276:	2600      	movs	r6, #0
 8006278:	341a      	adds	r4, #26
 800627a:	42b5      	cmp	r5, r6
 800627c:	d11a      	bne.n	80062b4 <_printf_common+0xc8>
 800627e:	2000      	movs	r0, #0
 8006280:	e008      	b.n	8006294 <_printf_common+0xa8>
 8006282:	2301      	movs	r3, #1
 8006284:	4652      	mov	r2, sl
 8006286:	4649      	mov	r1, r9
 8006288:	4638      	mov	r0, r7
 800628a:	47c0      	blx	r8
 800628c:	3001      	adds	r0, #1
 800628e:	d103      	bne.n	8006298 <_printf_common+0xac>
 8006290:	f04f 30ff 	mov.w	r0, #4294967295
 8006294:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006298:	3501      	adds	r5, #1
 800629a:	e7c6      	b.n	800622a <_printf_common+0x3e>
 800629c:	18e1      	adds	r1, r4, r3
 800629e:	1c5a      	adds	r2, r3, #1
 80062a0:	2030      	movs	r0, #48	; 0x30
 80062a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80062a6:	4422      	add	r2, r4
 80062a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80062ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80062b0:	3302      	adds	r3, #2
 80062b2:	e7c7      	b.n	8006244 <_printf_common+0x58>
 80062b4:	2301      	movs	r3, #1
 80062b6:	4622      	mov	r2, r4
 80062b8:	4649      	mov	r1, r9
 80062ba:	4638      	mov	r0, r7
 80062bc:	47c0      	blx	r8
 80062be:	3001      	adds	r0, #1
 80062c0:	d0e6      	beq.n	8006290 <_printf_common+0xa4>
 80062c2:	3601      	adds	r6, #1
 80062c4:	e7d9      	b.n	800627a <_printf_common+0x8e>
	...

080062c8 <_printf_i>:
 80062c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062cc:	7e0f      	ldrb	r7, [r1, #24]
 80062ce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80062d0:	2f78      	cmp	r7, #120	; 0x78
 80062d2:	4691      	mov	r9, r2
 80062d4:	4680      	mov	r8, r0
 80062d6:	460c      	mov	r4, r1
 80062d8:	469a      	mov	sl, r3
 80062da:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80062de:	d807      	bhi.n	80062f0 <_printf_i+0x28>
 80062e0:	2f62      	cmp	r7, #98	; 0x62
 80062e2:	d80a      	bhi.n	80062fa <_printf_i+0x32>
 80062e4:	2f00      	cmp	r7, #0
 80062e6:	f000 80d8 	beq.w	800649a <_printf_i+0x1d2>
 80062ea:	2f58      	cmp	r7, #88	; 0x58
 80062ec:	f000 80a3 	beq.w	8006436 <_printf_i+0x16e>
 80062f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80062f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80062f8:	e03a      	b.n	8006370 <_printf_i+0xa8>
 80062fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80062fe:	2b15      	cmp	r3, #21
 8006300:	d8f6      	bhi.n	80062f0 <_printf_i+0x28>
 8006302:	a101      	add	r1, pc, #4	; (adr r1, 8006308 <_printf_i+0x40>)
 8006304:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006308:	08006361 	.word	0x08006361
 800630c:	08006375 	.word	0x08006375
 8006310:	080062f1 	.word	0x080062f1
 8006314:	080062f1 	.word	0x080062f1
 8006318:	080062f1 	.word	0x080062f1
 800631c:	080062f1 	.word	0x080062f1
 8006320:	08006375 	.word	0x08006375
 8006324:	080062f1 	.word	0x080062f1
 8006328:	080062f1 	.word	0x080062f1
 800632c:	080062f1 	.word	0x080062f1
 8006330:	080062f1 	.word	0x080062f1
 8006334:	08006481 	.word	0x08006481
 8006338:	080063a5 	.word	0x080063a5
 800633c:	08006463 	.word	0x08006463
 8006340:	080062f1 	.word	0x080062f1
 8006344:	080062f1 	.word	0x080062f1
 8006348:	080064a3 	.word	0x080064a3
 800634c:	080062f1 	.word	0x080062f1
 8006350:	080063a5 	.word	0x080063a5
 8006354:	080062f1 	.word	0x080062f1
 8006358:	080062f1 	.word	0x080062f1
 800635c:	0800646b 	.word	0x0800646b
 8006360:	682b      	ldr	r3, [r5, #0]
 8006362:	1d1a      	adds	r2, r3, #4
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	602a      	str	r2, [r5, #0]
 8006368:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800636c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006370:	2301      	movs	r3, #1
 8006372:	e0a3      	b.n	80064bc <_printf_i+0x1f4>
 8006374:	6820      	ldr	r0, [r4, #0]
 8006376:	6829      	ldr	r1, [r5, #0]
 8006378:	0606      	lsls	r6, r0, #24
 800637a:	f101 0304 	add.w	r3, r1, #4
 800637e:	d50a      	bpl.n	8006396 <_printf_i+0xce>
 8006380:	680e      	ldr	r6, [r1, #0]
 8006382:	602b      	str	r3, [r5, #0]
 8006384:	2e00      	cmp	r6, #0
 8006386:	da03      	bge.n	8006390 <_printf_i+0xc8>
 8006388:	232d      	movs	r3, #45	; 0x2d
 800638a:	4276      	negs	r6, r6
 800638c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006390:	485e      	ldr	r0, [pc, #376]	; (800650c <_printf_i+0x244>)
 8006392:	230a      	movs	r3, #10
 8006394:	e019      	b.n	80063ca <_printf_i+0x102>
 8006396:	680e      	ldr	r6, [r1, #0]
 8006398:	602b      	str	r3, [r5, #0]
 800639a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800639e:	bf18      	it	ne
 80063a0:	b236      	sxthne	r6, r6
 80063a2:	e7ef      	b.n	8006384 <_printf_i+0xbc>
 80063a4:	682b      	ldr	r3, [r5, #0]
 80063a6:	6820      	ldr	r0, [r4, #0]
 80063a8:	1d19      	adds	r1, r3, #4
 80063aa:	6029      	str	r1, [r5, #0]
 80063ac:	0601      	lsls	r1, r0, #24
 80063ae:	d501      	bpl.n	80063b4 <_printf_i+0xec>
 80063b0:	681e      	ldr	r6, [r3, #0]
 80063b2:	e002      	b.n	80063ba <_printf_i+0xf2>
 80063b4:	0646      	lsls	r6, r0, #25
 80063b6:	d5fb      	bpl.n	80063b0 <_printf_i+0xe8>
 80063b8:	881e      	ldrh	r6, [r3, #0]
 80063ba:	4854      	ldr	r0, [pc, #336]	; (800650c <_printf_i+0x244>)
 80063bc:	2f6f      	cmp	r7, #111	; 0x6f
 80063be:	bf0c      	ite	eq
 80063c0:	2308      	moveq	r3, #8
 80063c2:	230a      	movne	r3, #10
 80063c4:	2100      	movs	r1, #0
 80063c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80063ca:	6865      	ldr	r5, [r4, #4]
 80063cc:	60a5      	str	r5, [r4, #8]
 80063ce:	2d00      	cmp	r5, #0
 80063d0:	bfa2      	ittt	ge
 80063d2:	6821      	ldrge	r1, [r4, #0]
 80063d4:	f021 0104 	bicge.w	r1, r1, #4
 80063d8:	6021      	strge	r1, [r4, #0]
 80063da:	b90e      	cbnz	r6, 80063e0 <_printf_i+0x118>
 80063dc:	2d00      	cmp	r5, #0
 80063de:	d04d      	beq.n	800647c <_printf_i+0x1b4>
 80063e0:	4615      	mov	r5, r2
 80063e2:	fbb6 f1f3 	udiv	r1, r6, r3
 80063e6:	fb03 6711 	mls	r7, r3, r1, r6
 80063ea:	5dc7      	ldrb	r7, [r0, r7]
 80063ec:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80063f0:	4637      	mov	r7, r6
 80063f2:	42bb      	cmp	r3, r7
 80063f4:	460e      	mov	r6, r1
 80063f6:	d9f4      	bls.n	80063e2 <_printf_i+0x11a>
 80063f8:	2b08      	cmp	r3, #8
 80063fa:	d10b      	bne.n	8006414 <_printf_i+0x14c>
 80063fc:	6823      	ldr	r3, [r4, #0]
 80063fe:	07de      	lsls	r6, r3, #31
 8006400:	d508      	bpl.n	8006414 <_printf_i+0x14c>
 8006402:	6923      	ldr	r3, [r4, #16]
 8006404:	6861      	ldr	r1, [r4, #4]
 8006406:	4299      	cmp	r1, r3
 8006408:	bfde      	ittt	le
 800640a:	2330      	movle	r3, #48	; 0x30
 800640c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006410:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006414:	1b52      	subs	r2, r2, r5
 8006416:	6122      	str	r2, [r4, #16]
 8006418:	f8cd a000 	str.w	sl, [sp]
 800641c:	464b      	mov	r3, r9
 800641e:	aa03      	add	r2, sp, #12
 8006420:	4621      	mov	r1, r4
 8006422:	4640      	mov	r0, r8
 8006424:	f7ff fee2 	bl	80061ec <_printf_common>
 8006428:	3001      	adds	r0, #1
 800642a:	d14c      	bne.n	80064c6 <_printf_i+0x1fe>
 800642c:	f04f 30ff 	mov.w	r0, #4294967295
 8006430:	b004      	add	sp, #16
 8006432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006436:	4835      	ldr	r0, [pc, #212]	; (800650c <_printf_i+0x244>)
 8006438:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800643c:	6829      	ldr	r1, [r5, #0]
 800643e:	6823      	ldr	r3, [r4, #0]
 8006440:	f851 6b04 	ldr.w	r6, [r1], #4
 8006444:	6029      	str	r1, [r5, #0]
 8006446:	061d      	lsls	r5, r3, #24
 8006448:	d514      	bpl.n	8006474 <_printf_i+0x1ac>
 800644a:	07df      	lsls	r7, r3, #31
 800644c:	bf44      	itt	mi
 800644e:	f043 0320 	orrmi.w	r3, r3, #32
 8006452:	6023      	strmi	r3, [r4, #0]
 8006454:	b91e      	cbnz	r6, 800645e <_printf_i+0x196>
 8006456:	6823      	ldr	r3, [r4, #0]
 8006458:	f023 0320 	bic.w	r3, r3, #32
 800645c:	6023      	str	r3, [r4, #0]
 800645e:	2310      	movs	r3, #16
 8006460:	e7b0      	b.n	80063c4 <_printf_i+0xfc>
 8006462:	6823      	ldr	r3, [r4, #0]
 8006464:	f043 0320 	orr.w	r3, r3, #32
 8006468:	6023      	str	r3, [r4, #0]
 800646a:	2378      	movs	r3, #120	; 0x78
 800646c:	4828      	ldr	r0, [pc, #160]	; (8006510 <_printf_i+0x248>)
 800646e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006472:	e7e3      	b.n	800643c <_printf_i+0x174>
 8006474:	0659      	lsls	r1, r3, #25
 8006476:	bf48      	it	mi
 8006478:	b2b6      	uxthmi	r6, r6
 800647a:	e7e6      	b.n	800644a <_printf_i+0x182>
 800647c:	4615      	mov	r5, r2
 800647e:	e7bb      	b.n	80063f8 <_printf_i+0x130>
 8006480:	682b      	ldr	r3, [r5, #0]
 8006482:	6826      	ldr	r6, [r4, #0]
 8006484:	6961      	ldr	r1, [r4, #20]
 8006486:	1d18      	adds	r0, r3, #4
 8006488:	6028      	str	r0, [r5, #0]
 800648a:	0635      	lsls	r5, r6, #24
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	d501      	bpl.n	8006494 <_printf_i+0x1cc>
 8006490:	6019      	str	r1, [r3, #0]
 8006492:	e002      	b.n	800649a <_printf_i+0x1d2>
 8006494:	0670      	lsls	r0, r6, #25
 8006496:	d5fb      	bpl.n	8006490 <_printf_i+0x1c8>
 8006498:	8019      	strh	r1, [r3, #0]
 800649a:	2300      	movs	r3, #0
 800649c:	6123      	str	r3, [r4, #16]
 800649e:	4615      	mov	r5, r2
 80064a0:	e7ba      	b.n	8006418 <_printf_i+0x150>
 80064a2:	682b      	ldr	r3, [r5, #0]
 80064a4:	1d1a      	adds	r2, r3, #4
 80064a6:	602a      	str	r2, [r5, #0]
 80064a8:	681d      	ldr	r5, [r3, #0]
 80064aa:	6862      	ldr	r2, [r4, #4]
 80064ac:	2100      	movs	r1, #0
 80064ae:	4628      	mov	r0, r5
 80064b0:	f7f9 fe96 	bl	80001e0 <memchr>
 80064b4:	b108      	cbz	r0, 80064ba <_printf_i+0x1f2>
 80064b6:	1b40      	subs	r0, r0, r5
 80064b8:	6060      	str	r0, [r4, #4]
 80064ba:	6863      	ldr	r3, [r4, #4]
 80064bc:	6123      	str	r3, [r4, #16]
 80064be:	2300      	movs	r3, #0
 80064c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064c4:	e7a8      	b.n	8006418 <_printf_i+0x150>
 80064c6:	6923      	ldr	r3, [r4, #16]
 80064c8:	462a      	mov	r2, r5
 80064ca:	4649      	mov	r1, r9
 80064cc:	4640      	mov	r0, r8
 80064ce:	47d0      	blx	sl
 80064d0:	3001      	adds	r0, #1
 80064d2:	d0ab      	beq.n	800642c <_printf_i+0x164>
 80064d4:	6823      	ldr	r3, [r4, #0]
 80064d6:	079b      	lsls	r3, r3, #30
 80064d8:	d413      	bmi.n	8006502 <_printf_i+0x23a>
 80064da:	68e0      	ldr	r0, [r4, #12]
 80064dc:	9b03      	ldr	r3, [sp, #12]
 80064de:	4298      	cmp	r0, r3
 80064e0:	bfb8      	it	lt
 80064e2:	4618      	movlt	r0, r3
 80064e4:	e7a4      	b.n	8006430 <_printf_i+0x168>
 80064e6:	2301      	movs	r3, #1
 80064e8:	4632      	mov	r2, r6
 80064ea:	4649      	mov	r1, r9
 80064ec:	4640      	mov	r0, r8
 80064ee:	47d0      	blx	sl
 80064f0:	3001      	adds	r0, #1
 80064f2:	d09b      	beq.n	800642c <_printf_i+0x164>
 80064f4:	3501      	adds	r5, #1
 80064f6:	68e3      	ldr	r3, [r4, #12]
 80064f8:	9903      	ldr	r1, [sp, #12]
 80064fa:	1a5b      	subs	r3, r3, r1
 80064fc:	42ab      	cmp	r3, r5
 80064fe:	dcf2      	bgt.n	80064e6 <_printf_i+0x21e>
 8006500:	e7eb      	b.n	80064da <_printf_i+0x212>
 8006502:	2500      	movs	r5, #0
 8006504:	f104 0619 	add.w	r6, r4, #25
 8006508:	e7f5      	b.n	80064f6 <_printf_i+0x22e>
 800650a:	bf00      	nop
 800650c:	08006efb 	.word	0x08006efb
 8006510:	08006f0c 	.word	0x08006f0c

08006514 <_sbrk_r>:
 8006514:	b538      	push	{r3, r4, r5, lr}
 8006516:	4d06      	ldr	r5, [pc, #24]	; (8006530 <_sbrk_r+0x1c>)
 8006518:	2300      	movs	r3, #0
 800651a:	4604      	mov	r4, r0
 800651c:	4608      	mov	r0, r1
 800651e:	602b      	str	r3, [r5, #0]
 8006520:	f000 fc3e 	bl	8006da0 <_sbrk>
 8006524:	1c43      	adds	r3, r0, #1
 8006526:	d102      	bne.n	800652e <_sbrk_r+0x1a>
 8006528:	682b      	ldr	r3, [r5, #0]
 800652a:	b103      	cbz	r3, 800652e <_sbrk_r+0x1a>
 800652c:	6023      	str	r3, [r4, #0]
 800652e:	bd38      	pop	{r3, r4, r5, pc}
 8006530:	20013730 	.word	0x20013730

08006534 <__swbuf_r>:
 8006534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006536:	460e      	mov	r6, r1
 8006538:	4614      	mov	r4, r2
 800653a:	4605      	mov	r5, r0
 800653c:	b118      	cbz	r0, 8006546 <__swbuf_r+0x12>
 800653e:	6983      	ldr	r3, [r0, #24]
 8006540:	b90b      	cbnz	r3, 8006546 <__swbuf_r+0x12>
 8006542:	f000 f9d9 	bl	80068f8 <__sinit>
 8006546:	4b21      	ldr	r3, [pc, #132]	; (80065cc <__swbuf_r+0x98>)
 8006548:	429c      	cmp	r4, r3
 800654a:	d12b      	bne.n	80065a4 <__swbuf_r+0x70>
 800654c:	686c      	ldr	r4, [r5, #4]
 800654e:	69a3      	ldr	r3, [r4, #24]
 8006550:	60a3      	str	r3, [r4, #8]
 8006552:	89a3      	ldrh	r3, [r4, #12]
 8006554:	071a      	lsls	r2, r3, #28
 8006556:	d52f      	bpl.n	80065b8 <__swbuf_r+0x84>
 8006558:	6923      	ldr	r3, [r4, #16]
 800655a:	b36b      	cbz	r3, 80065b8 <__swbuf_r+0x84>
 800655c:	6923      	ldr	r3, [r4, #16]
 800655e:	6820      	ldr	r0, [r4, #0]
 8006560:	1ac0      	subs	r0, r0, r3
 8006562:	6963      	ldr	r3, [r4, #20]
 8006564:	b2f6      	uxtb	r6, r6
 8006566:	4283      	cmp	r3, r0
 8006568:	4637      	mov	r7, r6
 800656a:	dc04      	bgt.n	8006576 <__swbuf_r+0x42>
 800656c:	4621      	mov	r1, r4
 800656e:	4628      	mov	r0, r5
 8006570:	f000 f92e 	bl	80067d0 <_fflush_r>
 8006574:	bb30      	cbnz	r0, 80065c4 <__swbuf_r+0x90>
 8006576:	68a3      	ldr	r3, [r4, #8]
 8006578:	3b01      	subs	r3, #1
 800657a:	60a3      	str	r3, [r4, #8]
 800657c:	6823      	ldr	r3, [r4, #0]
 800657e:	1c5a      	adds	r2, r3, #1
 8006580:	6022      	str	r2, [r4, #0]
 8006582:	701e      	strb	r6, [r3, #0]
 8006584:	6963      	ldr	r3, [r4, #20]
 8006586:	3001      	adds	r0, #1
 8006588:	4283      	cmp	r3, r0
 800658a:	d004      	beq.n	8006596 <__swbuf_r+0x62>
 800658c:	89a3      	ldrh	r3, [r4, #12]
 800658e:	07db      	lsls	r3, r3, #31
 8006590:	d506      	bpl.n	80065a0 <__swbuf_r+0x6c>
 8006592:	2e0a      	cmp	r6, #10
 8006594:	d104      	bne.n	80065a0 <__swbuf_r+0x6c>
 8006596:	4621      	mov	r1, r4
 8006598:	4628      	mov	r0, r5
 800659a:	f000 f919 	bl	80067d0 <_fflush_r>
 800659e:	b988      	cbnz	r0, 80065c4 <__swbuf_r+0x90>
 80065a0:	4638      	mov	r0, r7
 80065a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80065a4:	4b0a      	ldr	r3, [pc, #40]	; (80065d0 <__swbuf_r+0x9c>)
 80065a6:	429c      	cmp	r4, r3
 80065a8:	d101      	bne.n	80065ae <__swbuf_r+0x7a>
 80065aa:	68ac      	ldr	r4, [r5, #8]
 80065ac:	e7cf      	b.n	800654e <__swbuf_r+0x1a>
 80065ae:	4b09      	ldr	r3, [pc, #36]	; (80065d4 <__swbuf_r+0xa0>)
 80065b0:	429c      	cmp	r4, r3
 80065b2:	bf08      	it	eq
 80065b4:	68ec      	ldreq	r4, [r5, #12]
 80065b6:	e7ca      	b.n	800654e <__swbuf_r+0x1a>
 80065b8:	4621      	mov	r1, r4
 80065ba:	4628      	mov	r0, r5
 80065bc:	f000 f80c 	bl	80065d8 <__swsetup_r>
 80065c0:	2800      	cmp	r0, #0
 80065c2:	d0cb      	beq.n	800655c <__swbuf_r+0x28>
 80065c4:	f04f 37ff 	mov.w	r7, #4294967295
 80065c8:	e7ea      	b.n	80065a0 <__swbuf_r+0x6c>
 80065ca:	bf00      	nop
 80065cc:	08006f40 	.word	0x08006f40
 80065d0:	08006f60 	.word	0x08006f60
 80065d4:	08006f20 	.word	0x08006f20

080065d8 <__swsetup_r>:
 80065d8:	4b32      	ldr	r3, [pc, #200]	; (80066a4 <__swsetup_r+0xcc>)
 80065da:	b570      	push	{r4, r5, r6, lr}
 80065dc:	681d      	ldr	r5, [r3, #0]
 80065de:	4606      	mov	r6, r0
 80065e0:	460c      	mov	r4, r1
 80065e2:	b125      	cbz	r5, 80065ee <__swsetup_r+0x16>
 80065e4:	69ab      	ldr	r3, [r5, #24]
 80065e6:	b913      	cbnz	r3, 80065ee <__swsetup_r+0x16>
 80065e8:	4628      	mov	r0, r5
 80065ea:	f000 f985 	bl	80068f8 <__sinit>
 80065ee:	4b2e      	ldr	r3, [pc, #184]	; (80066a8 <__swsetup_r+0xd0>)
 80065f0:	429c      	cmp	r4, r3
 80065f2:	d10f      	bne.n	8006614 <__swsetup_r+0x3c>
 80065f4:	686c      	ldr	r4, [r5, #4]
 80065f6:	89a3      	ldrh	r3, [r4, #12]
 80065f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80065fc:	0719      	lsls	r1, r3, #28
 80065fe:	d42c      	bmi.n	800665a <__swsetup_r+0x82>
 8006600:	06dd      	lsls	r5, r3, #27
 8006602:	d411      	bmi.n	8006628 <__swsetup_r+0x50>
 8006604:	2309      	movs	r3, #9
 8006606:	6033      	str	r3, [r6, #0]
 8006608:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800660c:	81a3      	strh	r3, [r4, #12]
 800660e:	f04f 30ff 	mov.w	r0, #4294967295
 8006612:	e03e      	b.n	8006692 <__swsetup_r+0xba>
 8006614:	4b25      	ldr	r3, [pc, #148]	; (80066ac <__swsetup_r+0xd4>)
 8006616:	429c      	cmp	r4, r3
 8006618:	d101      	bne.n	800661e <__swsetup_r+0x46>
 800661a:	68ac      	ldr	r4, [r5, #8]
 800661c:	e7eb      	b.n	80065f6 <__swsetup_r+0x1e>
 800661e:	4b24      	ldr	r3, [pc, #144]	; (80066b0 <__swsetup_r+0xd8>)
 8006620:	429c      	cmp	r4, r3
 8006622:	bf08      	it	eq
 8006624:	68ec      	ldreq	r4, [r5, #12]
 8006626:	e7e6      	b.n	80065f6 <__swsetup_r+0x1e>
 8006628:	0758      	lsls	r0, r3, #29
 800662a:	d512      	bpl.n	8006652 <__swsetup_r+0x7a>
 800662c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800662e:	b141      	cbz	r1, 8006642 <__swsetup_r+0x6a>
 8006630:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006634:	4299      	cmp	r1, r3
 8006636:	d002      	beq.n	800663e <__swsetup_r+0x66>
 8006638:	4630      	mov	r0, r6
 800663a:	f7ff fa41 	bl	8005ac0 <_free_r>
 800663e:	2300      	movs	r3, #0
 8006640:	6363      	str	r3, [r4, #52]	; 0x34
 8006642:	89a3      	ldrh	r3, [r4, #12]
 8006644:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006648:	81a3      	strh	r3, [r4, #12]
 800664a:	2300      	movs	r3, #0
 800664c:	6063      	str	r3, [r4, #4]
 800664e:	6923      	ldr	r3, [r4, #16]
 8006650:	6023      	str	r3, [r4, #0]
 8006652:	89a3      	ldrh	r3, [r4, #12]
 8006654:	f043 0308 	orr.w	r3, r3, #8
 8006658:	81a3      	strh	r3, [r4, #12]
 800665a:	6923      	ldr	r3, [r4, #16]
 800665c:	b94b      	cbnz	r3, 8006672 <__swsetup_r+0x9a>
 800665e:	89a3      	ldrh	r3, [r4, #12]
 8006660:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006664:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006668:	d003      	beq.n	8006672 <__swsetup_r+0x9a>
 800666a:	4621      	mov	r1, r4
 800666c:	4630      	mov	r0, r6
 800666e:	f000 fa09 	bl	8006a84 <__smakebuf_r>
 8006672:	89a0      	ldrh	r0, [r4, #12]
 8006674:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006678:	f010 0301 	ands.w	r3, r0, #1
 800667c:	d00a      	beq.n	8006694 <__swsetup_r+0xbc>
 800667e:	2300      	movs	r3, #0
 8006680:	60a3      	str	r3, [r4, #8]
 8006682:	6963      	ldr	r3, [r4, #20]
 8006684:	425b      	negs	r3, r3
 8006686:	61a3      	str	r3, [r4, #24]
 8006688:	6923      	ldr	r3, [r4, #16]
 800668a:	b943      	cbnz	r3, 800669e <__swsetup_r+0xc6>
 800668c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006690:	d1ba      	bne.n	8006608 <__swsetup_r+0x30>
 8006692:	bd70      	pop	{r4, r5, r6, pc}
 8006694:	0781      	lsls	r1, r0, #30
 8006696:	bf58      	it	pl
 8006698:	6963      	ldrpl	r3, [r4, #20]
 800669a:	60a3      	str	r3, [r4, #8]
 800669c:	e7f4      	b.n	8006688 <__swsetup_r+0xb0>
 800669e:	2000      	movs	r0, #0
 80066a0:	e7f7      	b.n	8006692 <__swsetup_r+0xba>
 80066a2:	bf00      	nop
 80066a4:	20000010 	.word	0x20000010
 80066a8:	08006f40 	.word	0x08006f40
 80066ac:	08006f60 	.word	0x08006f60
 80066b0:	08006f20 	.word	0x08006f20

080066b4 <abort>:
 80066b4:	b508      	push	{r3, lr}
 80066b6:	2006      	movs	r0, #6
 80066b8:	f000 faa2 	bl	8006c00 <raise>
 80066bc:	2001      	movs	r0, #1
 80066be:	f7fa f957 	bl	8000970 <_exit>
	...

080066c4 <__sflush_r>:
 80066c4:	898a      	ldrh	r2, [r1, #12]
 80066c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066ca:	4605      	mov	r5, r0
 80066cc:	0710      	lsls	r0, r2, #28
 80066ce:	460c      	mov	r4, r1
 80066d0:	d458      	bmi.n	8006784 <__sflush_r+0xc0>
 80066d2:	684b      	ldr	r3, [r1, #4]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	dc05      	bgt.n	80066e4 <__sflush_r+0x20>
 80066d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80066da:	2b00      	cmp	r3, #0
 80066dc:	dc02      	bgt.n	80066e4 <__sflush_r+0x20>
 80066de:	2000      	movs	r0, #0
 80066e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80066e6:	2e00      	cmp	r6, #0
 80066e8:	d0f9      	beq.n	80066de <__sflush_r+0x1a>
 80066ea:	2300      	movs	r3, #0
 80066ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80066f0:	682f      	ldr	r7, [r5, #0]
 80066f2:	602b      	str	r3, [r5, #0]
 80066f4:	d032      	beq.n	800675c <__sflush_r+0x98>
 80066f6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80066f8:	89a3      	ldrh	r3, [r4, #12]
 80066fa:	075a      	lsls	r2, r3, #29
 80066fc:	d505      	bpl.n	800670a <__sflush_r+0x46>
 80066fe:	6863      	ldr	r3, [r4, #4]
 8006700:	1ac0      	subs	r0, r0, r3
 8006702:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006704:	b10b      	cbz	r3, 800670a <__sflush_r+0x46>
 8006706:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006708:	1ac0      	subs	r0, r0, r3
 800670a:	2300      	movs	r3, #0
 800670c:	4602      	mov	r2, r0
 800670e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006710:	6a21      	ldr	r1, [r4, #32]
 8006712:	4628      	mov	r0, r5
 8006714:	47b0      	blx	r6
 8006716:	1c43      	adds	r3, r0, #1
 8006718:	89a3      	ldrh	r3, [r4, #12]
 800671a:	d106      	bne.n	800672a <__sflush_r+0x66>
 800671c:	6829      	ldr	r1, [r5, #0]
 800671e:	291d      	cmp	r1, #29
 8006720:	d82c      	bhi.n	800677c <__sflush_r+0xb8>
 8006722:	4a2a      	ldr	r2, [pc, #168]	; (80067cc <__sflush_r+0x108>)
 8006724:	40ca      	lsrs	r2, r1
 8006726:	07d6      	lsls	r6, r2, #31
 8006728:	d528      	bpl.n	800677c <__sflush_r+0xb8>
 800672a:	2200      	movs	r2, #0
 800672c:	6062      	str	r2, [r4, #4]
 800672e:	04d9      	lsls	r1, r3, #19
 8006730:	6922      	ldr	r2, [r4, #16]
 8006732:	6022      	str	r2, [r4, #0]
 8006734:	d504      	bpl.n	8006740 <__sflush_r+0x7c>
 8006736:	1c42      	adds	r2, r0, #1
 8006738:	d101      	bne.n	800673e <__sflush_r+0x7a>
 800673a:	682b      	ldr	r3, [r5, #0]
 800673c:	b903      	cbnz	r3, 8006740 <__sflush_r+0x7c>
 800673e:	6560      	str	r0, [r4, #84]	; 0x54
 8006740:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006742:	602f      	str	r7, [r5, #0]
 8006744:	2900      	cmp	r1, #0
 8006746:	d0ca      	beq.n	80066de <__sflush_r+0x1a>
 8006748:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800674c:	4299      	cmp	r1, r3
 800674e:	d002      	beq.n	8006756 <__sflush_r+0x92>
 8006750:	4628      	mov	r0, r5
 8006752:	f7ff f9b5 	bl	8005ac0 <_free_r>
 8006756:	2000      	movs	r0, #0
 8006758:	6360      	str	r0, [r4, #52]	; 0x34
 800675a:	e7c1      	b.n	80066e0 <__sflush_r+0x1c>
 800675c:	6a21      	ldr	r1, [r4, #32]
 800675e:	2301      	movs	r3, #1
 8006760:	4628      	mov	r0, r5
 8006762:	47b0      	blx	r6
 8006764:	1c41      	adds	r1, r0, #1
 8006766:	d1c7      	bne.n	80066f8 <__sflush_r+0x34>
 8006768:	682b      	ldr	r3, [r5, #0]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d0c4      	beq.n	80066f8 <__sflush_r+0x34>
 800676e:	2b1d      	cmp	r3, #29
 8006770:	d001      	beq.n	8006776 <__sflush_r+0xb2>
 8006772:	2b16      	cmp	r3, #22
 8006774:	d101      	bne.n	800677a <__sflush_r+0xb6>
 8006776:	602f      	str	r7, [r5, #0]
 8006778:	e7b1      	b.n	80066de <__sflush_r+0x1a>
 800677a:	89a3      	ldrh	r3, [r4, #12]
 800677c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006780:	81a3      	strh	r3, [r4, #12]
 8006782:	e7ad      	b.n	80066e0 <__sflush_r+0x1c>
 8006784:	690f      	ldr	r7, [r1, #16]
 8006786:	2f00      	cmp	r7, #0
 8006788:	d0a9      	beq.n	80066de <__sflush_r+0x1a>
 800678a:	0793      	lsls	r3, r2, #30
 800678c:	680e      	ldr	r6, [r1, #0]
 800678e:	bf08      	it	eq
 8006790:	694b      	ldreq	r3, [r1, #20]
 8006792:	600f      	str	r7, [r1, #0]
 8006794:	bf18      	it	ne
 8006796:	2300      	movne	r3, #0
 8006798:	eba6 0807 	sub.w	r8, r6, r7
 800679c:	608b      	str	r3, [r1, #8]
 800679e:	f1b8 0f00 	cmp.w	r8, #0
 80067a2:	dd9c      	ble.n	80066de <__sflush_r+0x1a>
 80067a4:	6a21      	ldr	r1, [r4, #32]
 80067a6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80067a8:	4643      	mov	r3, r8
 80067aa:	463a      	mov	r2, r7
 80067ac:	4628      	mov	r0, r5
 80067ae:	47b0      	blx	r6
 80067b0:	2800      	cmp	r0, #0
 80067b2:	dc06      	bgt.n	80067c2 <__sflush_r+0xfe>
 80067b4:	89a3      	ldrh	r3, [r4, #12]
 80067b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80067ba:	81a3      	strh	r3, [r4, #12]
 80067bc:	f04f 30ff 	mov.w	r0, #4294967295
 80067c0:	e78e      	b.n	80066e0 <__sflush_r+0x1c>
 80067c2:	4407      	add	r7, r0
 80067c4:	eba8 0800 	sub.w	r8, r8, r0
 80067c8:	e7e9      	b.n	800679e <__sflush_r+0xda>
 80067ca:	bf00      	nop
 80067cc:	20400001 	.word	0x20400001

080067d0 <_fflush_r>:
 80067d0:	b538      	push	{r3, r4, r5, lr}
 80067d2:	690b      	ldr	r3, [r1, #16]
 80067d4:	4605      	mov	r5, r0
 80067d6:	460c      	mov	r4, r1
 80067d8:	b913      	cbnz	r3, 80067e0 <_fflush_r+0x10>
 80067da:	2500      	movs	r5, #0
 80067dc:	4628      	mov	r0, r5
 80067de:	bd38      	pop	{r3, r4, r5, pc}
 80067e0:	b118      	cbz	r0, 80067ea <_fflush_r+0x1a>
 80067e2:	6983      	ldr	r3, [r0, #24]
 80067e4:	b90b      	cbnz	r3, 80067ea <_fflush_r+0x1a>
 80067e6:	f000 f887 	bl	80068f8 <__sinit>
 80067ea:	4b14      	ldr	r3, [pc, #80]	; (800683c <_fflush_r+0x6c>)
 80067ec:	429c      	cmp	r4, r3
 80067ee:	d11b      	bne.n	8006828 <_fflush_r+0x58>
 80067f0:	686c      	ldr	r4, [r5, #4]
 80067f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d0ef      	beq.n	80067da <_fflush_r+0xa>
 80067fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80067fc:	07d0      	lsls	r0, r2, #31
 80067fe:	d404      	bmi.n	800680a <_fflush_r+0x3a>
 8006800:	0599      	lsls	r1, r3, #22
 8006802:	d402      	bmi.n	800680a <_fflush_r+0x3a>
 8006804:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006806:	f000 f915 	bl	8006a34 <__retarget_lock_acquire_recursive>
 800680a:	4628      	mov	r0, r5
 800680c:	4621      	mov	r1, r4
 800680e:	f7ff ff59 	bl	80066c4 <__sflush_r>
 8006812:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006814:	07da      	lsls	r2, r3, #31
 8006816:	4605      	mov	r5, r0
 8006818:	d4e0      	bmi.n	80067dc <_fflush_r+0xc>
 800681a:	89a3      	ldrh	r3, [r4, #12]
 800681c:	059b      	lsls	r3, r3, #22
 800681e:	d4dd      	bmi.n	80067dc <_fflush_r+0xc>
 8006820:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006822:	f000 f908 	bl	8006a36 <__retarget_lock_release_recursive>
 8006826:	e7d9      	b.n	80067dc <_fflush_r+0xc>
 8006828:	4b05      	ldr	r3, [pc, #20]	; (8006840 <_fflush_r+0x70>)
 800682a:	429c      	cmp	r4, r3
 800682c:	d101      	bne.n	8006832 <_fflush_r+0x62>
 800682e:	68ac      	ldr	r4, [r5, #8]
 8006830:	e7df      	b.n	80067f2 <_fflush_r+0x22>
 8006832:	4b04      	ldr	r3, [pc, #16]	; (8006844 <_fflush_r+0x74>)
 8006834:	429c      	cmp	r4, r3
 8006836:	bf08      	it	eq
 8006838:	68ec      	ldreq	r4, [r5, #12]
 800683a:	e7da      	b.n	80067f2 <_fflush_r+0x22>
 800683c:	08006f40 	.word	0x08006f40
 8006840:	08006f60 	.word	0x08006f60
 8006844:	08006f20 	.word	0x08006f20

08006848 <std>:
 8006848:	2300      	movs	r3, #0
 800684a:	b510      	push	{r4, lr}
 800684c:	4604      	mov	r4, r0
 800684e:	e9c0 3300 	strd	r3, r3, [r0]
 8006852:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006856:	6083      	str	r3, [r0, #8]
 8006858:	8181      	strh	r1, [r0, #12]
 800685a:	6643      	str	r3, [r0, #100]	; 0x64
 800685c:	81c2      	strh	r2, [r0, #14]
 800685e:	6183      	str	r3, [r0, #24]
 8006860:	4619      	mov	r1, r3
 8006862:	2208      	movs	r2, #8
 8006864:	305c      	adds	r0, #92	; 0x5c
 8006866:	f7ff f85f 	bl	8005928 <memset>
 800686a:	4b05      	ldr	r3, [pc, #20]	; (8006880 <std+0x38>)
 800686c:	6263      	str	r3, [r4, #36]	; 0x24
 800686e:	4b05      	ldr	r3, [pc, #20]	; (8006884 <std+0x3c>)
 8006870:	62a3      	str	r3, [r4, #40]	; 0x28
 8006872:	4b05      	ldr	r3, [pc, #20]	; (8006888 <std+0x40>)
 8006874:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006876:	4b05      	ldr	r3, [pc, #20]	; (800688c <std+0x44>)
 8006878:	6224      	str	r4, [r4, #32]
 800687a:	6323      	str	r3, [r4, #48]	; 0x30
 800687c:	bd10      	pop	{r4, pc}
 800687e:	bf00      	nop
 8006880:	08006c39 	.word	0x08006c39
 8006884:	08006c5b 	.word	0x08006c5b
 8006888:	08006c93 	.word	0x08006c93
 800688c:	08006cb7 	.word	0x08006cb7

08006890 <_cleanup_r>:
 8006890:	4901      	ldr	r1, [pc, #4]	; (8006898 <_cleanup_r+0x8>)
 8006892:	f000 b8af 	b.w	80069f4 <_fwalk_reent>
 8006896:	bf00      	nop
 8006898:	080067d1 	.word	0x080067d1

0800689c <__sfmoreglue>:
 800689c:	b570      	push	{r4, r5, r6, lr}
 800689e:	2268      	movs	r2, #104	; 0x68
 80068a0:	1e4d      	subs	r5, r1, #1
 80068a2:	4355      	muls	r5, r2
 80068a4:	460e      	mov	r6, r1
 80068a6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80068aa:	f7ff f975 	bl	8005b98 <_malloc_r>
 80068ae:	4604      	mov	r4, r0
 80068b0:	b140      	cbz	r0, 80068c4 <__sfmoreglue+0x28>
 80068b2:	2100      	movs	r1, #0
 80068b4:	e9c0 1600 	strd	r1, r6, [r0]
 80068b8:	300c      	adds	r0, #12
 80068ba:	60a0      	str	r0, [r4, #8]
 80068bc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80068c0:	f7ff f832 	bl	8005928 <memset>
 80068c4:	4620      	mov	r0, r4
 80068c6:	bd70      	pop	{r4, r5, r6, pc}

080068c8 <__sfp_lock_acquire>:
 80068c8:	4801      	ldr	r0, [pc, #4]	; (80068d0 <__sfp_lock_acquire+0x8>)
 80068ca:	f000 b8b3 	b.w	8006a34 <__retarget_lock_acquire_recursive>
 80068ce:	bf00      	nop
 80068d0:	2001372d 	.word	0x2001372d

080068d4 <__sfp_lock_release>:
 80068d4:	4801      	ldr	r0, [pc, #4]	; (80068dc <__sfp_lock_release+0x8>)
 80068d6:	f000 b8ae 	b.w	8006a36 <__retarget_lock_release_recursive>
 80068da:	bf00      	nop
 80068dc:	2001372d 	.word	0x2001372d

080068e0 <__sinit_lock_acquire>:
 80068e0:	4801      	ldr	r0, [pc, #4]	; (80068e8 <__sinit_lock_acquire+0x8>)
 80068e2:	f000 b8a7 	b.w	8006a34 <__retarget_lock_acquire_recursive>
 80068e6:	bf00      	nop
 80068e8:	2001372e 	.word	0x2001372e

080068ec <__sinit_lock_release>:
 80068ec:	4801      	ldr	r0, [pc, #4]	; (80068f4 <__sinit_lock_release+0x8>)
 80068ee:	f000 b8a2 	b.w	8006a36 <__retarget_lock_release_recursive>
 80068f2:	bf00      	nop
 80068f4:	2001372e 	.word	0x2001372e

080068f8 <__sinit>:
 80068f8:	b510      	push	{r4, lr}
 80068fa:	4604      	mov	r4, r0
 80068fc:	f7ff fff0 	bl	80068e0 <__sinit_lock_acquire>
 8006900:	69a3      	ldr	r3, [r4, #24]
 8006902:	b11b      	cbz	r3, 800690c <__sinit+0x14>
 8006904:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006908:	f7ff bff0 	b.w	80068ec <__sinit_lock_release>
 800690c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006910:	6523      	str	r3, [r4, #80]	; 0x50
 8006912:	4b13      	ldr	r3, [pc, #76]	; (8006960 <__sinit+0x68>)
 8006914:	4a13      	ldr	r2, [pc, #76]	; (8006964 <__sinit+0x6c>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	62a2      	str	r2, [r4, #40]	; 0x28
 800691a:	42a3      	cmp	r3, r4
 800691c:	bf04      	itt	eq
 800691e:	2301      	moveq	r3, #1
 8006920:	61a3      	streq	r3, [r4, #24]
 8006922:	4620      	mov	r0, r4
 8006924:	f000 f820 	bl	8006968 <__sfp>
 8006928:	6060      	str	r0, [r4, #4]
 800692a:	4620      	mov	r0, r4
 800692c:	f000 f81c 	bl	8006968 <__sfp>
 8006930:	60a0      	str	r0, [r4, #8]
 8006932:	4620      	mov	r0, r4
 8006934:	f000 f818 	bl	8006968 <__sfp>
 8006938:	2200      	movs	r2, #0
 800693a:	60e0      	str	r0, [r4, #12]
 800693c:	2104      	movs	r1, #4
 800693e:	6860      	ldr	r0, [r4, #4]
 8006940:	f7ff ff82 	bl	8006848 <std>
 8006944:	68a0      	ldr	r0, [r4, #8]
 8006946:	2201      	movs	r2, #1
 8006948:	2109      	movs	r1, #9
 800694a:	f7ff ff7d 	bl	8006848 <std>
 800694e:	68e0      	ldr	r0, [r4, #12]
 8006950:	2202      	movs	r2, #2
 8006952:	2112      	movs	r1, #18
 8006954:	f7ff ff78 	bl	8006848 <std>
 8006958:	2301      	movs	r3, #1
 800695a:	61a3      	str	r3, [r4, #24]
 800695c:	e7d2      	b.n	8006904 <__sinit+0xc>
 800695e:	bf00      	nop
 8006960:	08006e38 	.word	0x08006e38
 8006964:	08006891 	.word	0x08006891

08006968 <__sfp>:
 8006968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800696a:	4607      	mov	r7, r0
 800696c:	f7ff ffac 	bl	80068c8 <__sfp_lock_acquire>
 8006970:	4b1e      	ldr	r3, [pc, #120]	; (80069ec <__sfp+0x84>)
 8006972:	681e      	ldr	r6, [r3, #0]
 8006974:	69b3      	ldr	r3, [r6, #24]
 8006976:	b913      	cbnz	r3, 800697e <__sfp+0x16>
 8006978:	4630      	mov	r0, r6
 800697a:	f7ff ffbd 	bl	80068f8 <__sinit>
 800697e:	3648      	adds	r6, #72	; 0x48
 8006980:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006984:	3b01      	subs	r3, #1
 8006986:	d503      	bpl.n	8006990 <__sfp+0x28>
 8006988:	6833      	ldr	r3, [r6, #0]
 800698a:	b30b      	cbz	r3, 80069d0 <__sfp+0x68>
 800698c:	6836      	ldr	r6, [r6, #0]
 800698e:	e7f7      	b.n	8006980 <__sfp+0x18>
 8006990:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006994:	b9d5      	cbnz	r5, 80069cc <__sfp+0x64>
 8006996:	4b16      	ldr	r3, [pc, #88]	; (80069f0 <__sfp+0x88>)
 8006998:	60e3      	str	r3, [r4, #12]
 800699a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800699e:	6665      	str	r5, [r4, #100]	; 0x64
 80069a0:	f000 f847 	bl	8006a32 <__retarget_lock_init_recursive>
 80069a4:	f7ff ff96 	bl	80068d4 <__sfp_lock_release>
 80069a8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80069ac:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80069b0:	6025      	str	r5, [r4, #0]
 80069b2:	61a5      	str	r5, [r4, #24]
 80069b4:	2208      	movs	r2, #8
 80069b6:	4629      	mov	r1, r5
 80069b8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80069bc:	f7fe ffb4 	bl	8005928 <memset>
 80069c0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80069c4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80069c8:	4620      	mov	r0, r4
 80069ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80069cc:	3468      	adds	r4, #104	; 0x68
 80069ce:	e7d9      	b.n	8006984 <__sfp+0x1c>
 80069d0:	2104      	movs	r1, #4
 80069d2:	4638      	mov	r0, r7
 80069d4:	f7ff ff62 	bl	800689c <__sfmoreglue>
 80069d8:	4604      	mov	r4, r0
 80069da:	6030      	str	r0, [r6, #0]
 80069dc:	2800      	cmp	r0, #0
 80069de:	d1d5      	bne.n	800698c <__sfp+0x24>
 80069e0:	f7ff ff78 	bl	80068d4 <__sfp_lock_release>
 80069e4:	230c      	movs	r3, #12
 80069e6:	603b      	str	r3, [r7, #0]
 80069e8:	e7ee      	b.n	80069c8 <__sfp+0x60>
 80069ea:	bf00      	nop
 80069ec:	08006e38 	.word	0x08006e38
 80069f0:	ffff0001 	.word	0xffff0001

080069f4 <_fwalk_reent>:
 80069f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069f8:	4606      	mov	r6, r0
 80069fa:	4688      	mov	r8, r1
 80069fc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006a00:	2700      	movs	r7, #0
 8006a02:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006a06:	f1b9 0901 	subs.w	r9, r9, #1
 8006a0a:	d505      	bpl.n	8006a18 <_fwalk_reent+0x24>
 8006a0c:	6824      	ldr	r4, [r4, #0]
 8006a0e:	2c00      	cmp	r4, #0
 8006a10:	d1f7      	bne.n	8006a02 <_fwalk_reent+0xe>
 8006a12:	4638      	mov	r0, r7
 8006a14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a18:	89ab      	ldrh	r3, [r5, #12]
 8006a1a:	2b01      	cmp	r3, #1
 8006a1c:	d907      	bls.n	8006a2e <_fwalk_reent+0x3a>
 8006a1e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006a22:	3301      	adds	r3, #1
 8006a24:	d003      	beq.n	8006a2e <_fwalk_reent+0x3a>
 8006a26:	4629      	mov	r1, r5
 8006a28:	4630      	mov	r0, r6
 8006a2a:	47c0      	blx	r8
 8006a2c:	4307      	orrs	r7, r0
 8006a2e:	3568      	adds	r5, #104	; 0x68
 8006a30:	e7e9      	b.n	8006a06 <_fwalk_reent+0x12>

08006a32 <__retarget_lock_init_recursive>:
 8006a32:	4770      	bx	lr

08006a34 <__retarget_lock_acquire_recursive>:
 8006a34:	4770      	bx	lr

08006a36 <__retarget_lock_release_recursive>:
 8006a36:	4770      	bx	lr

08006a38 <__swhatbuf_r>:
 8006a38:	b570      	push	{r4, r5, r6, lr}
 8006a3a:	460e      	mov	r6, r1
 8006a3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a40:	2900      	cmp	r1, #0
 8006a42:	b096      	sub	sp, #88	; 0x58
 8006a44:	4614      	mov	r4, r2
 8006a46:	461d      	mov	r5, r3
 8006a48:	da08      	bge.n	8006a5c <__swhatbuf_r+0x24>
 8006a4a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	602a      	str	r2, [r5, #0]
 8006a52:	061a      	lsls	r2, r3, #24
 8006a54:	d410      	bmi.n	8006a78 <__swhatbuf_r+0x40>
 8006a56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a5a:	e00e      	b.n	8006a7a <__swhatbuf_r+0x42>
 8006a5c:	466a      	mov	r2, sp
 8006a5e:	f000 f951 	bl	8006d04 <_fstat_r>
 8006a62:	2800      	cmp	r0, #0
 8006a64:	dbf1      	blt.n	8006a4a <__swhatbuf_r+0x12>
 8006a66:	9a01      	ldr	r2, [sp, #4]
 8006a68:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006a6c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006a70:	425a      	negs	r2, r3
 8006a72:	415a      	adcs	r2, r3
 8006a74:	602a      	str	r2, [r5, #0]
 8006a76:	e7ee      	b.n	8006a56 <__swhatbuf_r+0x1e>
 8006a78:	2340      	movs	r3, #64	; 0x40
 8006a7a:	2000      	movs	r0, #0
 8006a7c:	6023      	str	r3, [r4, #0]
 8006a7e:	b016      	add	sp, #88	; 0x58
 8006a80:	bd70      	pop	{r4, r5, r6, pc}
	...

08006a84 <__smakebuf_r>:
 8006a84:	898b      	ldrh	r3, [r1, #12]
 8006a86:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006a88:	079d      	lsls	r5, r3, #30
 8006a8a:	4606      	mov	r6, r0
 8006a8c:	460c      	mov	r4, r1
 8006a8e:	d507      	bpl.n	8006aa0 <__smakebuf_r+0x1c>
 8006a90:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006a94:	6023      	str	r3, [r4, #0]
 8006a96:	6123      	str	r3, [r4, #16]
 8006a98:	2301      	movs	r3, #1
 8006a9a:	6163      	str	r3, [r4, #20]
 8006a9c:	b002      	add	sp, #8
 8006a9e:	bd70      	pop	{r4, r5, r6, pc}
 8006aa0:	ab01      	add	r3, sp, #4
 8006aa2:	466a      	mov	r2, sp
 8006aa4:	f7ff ffc8 	bl	8006a38 <__swhatbuf_r>
 8006aa8:	9900      	ldr	r1, [sp, #0]
 8006aaa:	4605      	mov	r5, r0
 8006aac:	4630      	mov	r0, r6
 8006aae:	f7ff f873 	bl	8005b98 <_malloc_r>
 8006ab2:	b948      	cbnz	r0, 8006ac8 <__smakebuf_r+0x44>
 8006ab4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ab8:	059a      	lsls	r2, r3, #22
 8006aba:	d4ef      	bmi.n	8006a9c <__smakebuf_r+0x18>
 8006abc:	f023 0303 	bic.w	r3, r3, #3
 8006ac0:	f043 0302 	orr.w	r3, r3, #2
 8006ac4:	81a3      	strh	r3, [r4, #12]
 8006ac6:	e7e3      	b.n	8006a90 <__smakebuf_r+0xc>
 8006ac8:	4b0d      	ldr	r3, [pc, #52]	; (8006b00 <__smakebuf_r+0x7c>)
 8006aca:	62b3      	str	r3, [r6, #40]	; 0x28
 8006acc:	89a3      	ldrh	r3, [r4, #12]
 8006ace:	6020      	str	r0, [r4, #0]
 8006ad0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ad4:	81a3      	strh	r3, [r4, #12]
 8006ad6:	9b00      	ldr	r3, [sp, #0]
 8006ad8:	6163      	str	r3, [r4, #20]
 8006ada:	9b01      	ldr	r3, [sp, #4]
 8006adc:	6120      	str	r0, [r4, #16]
 8006ade:	b15b      	cbz	r3, 8006af8 <__smakebuf_r+0x74>
 8006ae0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ae4:	4630      	mov	r0, r6
 8006ae6:	f000 f91f 	bl	8006d28 <_isatty_r>
 8006aea:	b128      	cbz	r0, 8006af8 <__smakebuf_r+0x74>
 8006aec:	89a3      	ldrh	r3, [r4, #12]
 8006aee:	f023 0303 	bic.w	r3, r3, #3
 8006af2:	f043 0301 	orr.w	r3, r3, #1
 8006af6:	81a3      	strh	r3, [r4, #12]
 8006af8:	89a0      	ldrh	r0, [r4, #12]
 8006afa:	4305      	orrs	r5, r0
 8006afc:	81a5      	strh	r5, [r4, #12]
 8006afe:	e7cd      	b.n	8006a9c <__smakebuf_r+0x18>
 8006b00:	08006891 	.word	0x08006891

08006b04 <memmove>:
 8006b04:	4288      	cmp	r0, r1
 8006b06:	b510      	push	{r4, lr}
 8006b08:	eb01 0402 	add.w	r4, r1, r2
 8006b0c:	d902      	bls.n	8006b14 <memmove+0x10>
 8006b0e:	4284      	cmp	r4, r0
 8006b10:	4623      	mov	r3, r4
 8006b12:	d807      	bhi.n	8006b24 <memmove+0x20>
 8006b14:	1e43      	subs	r3, r0, #1
 8006b16:	42a1      	cmp	r1, r4
 8006b18:	d008      	beq.n	8006b2c <memmove+0x28>
 8006b1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006b1e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006b22:	e7f8      	b.n	8006b16 <memmove+0x12>
 8006b24:	4402      	add	r2, r0
 8006b26:	4601      	mov	r1, r0
 8006b28:	428a      	cmp	r2, r1
 8006b2a:	d100      	bne.n	8006b2e <memmove+0x2a>
 8006b2c:	bd10      	pop	{r4, pc}
 8006b2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006b32:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006b36:	e7f7      	b.n	8006b28 <memmove+0x24>

08006b38 <__malloc_lock>:
 8006b38:	4801      	ldr	r0, [pc, #4]	; (8006b40 <__malloc_lock+0x8>)
 8006b3a:	f7ff bf7b 	b.w	8006a34 <__retarget_lock_acquire_recursive>
 8006b3e:	bf00      	nop
 8006b40:	2001372c 	.word	0x2001372c

08006b44 <__malloc_unlock>:
 8006b44:	4801      	ldr	r0, [pc, #4]	; (8006b4c <__malloc_unlock+0x8>)
 8006b46:	f7ff bf76 	b.w	8006a36 <__retarget_lock_release_recursive>
 8006b4a:	bf00      	nop
 8006b4c:	2001372c 	.word	0x2001372c

08006b50 <_realloc_r>:
 8006b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b54:	4680      	mov	r8, r0
 8006b56:	4614      	mov	r4, r2
 8006b58:	460e      	mov	r6, r1
 8006b5a:	b921      	cbnz	r1, 8006b66 <_realloc_r+0x16>
 8006b5c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b60:	4611      	mov	r1, r2
 8006b62:	f7ff b819 	b.w	8005b98 <_malloc_r>
 8006b66:	b92a      	cbnz	r2, 8006b74 <_realloc_r+0x24>
 8006b68:	f7fe ffaa 	bl	8005ac0 <_free_r>
 8006b6c:	4625      	mov	r5, r4
 8006b6e:	4628      	mov	r0, r5
 8006b70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b74:	f000 f8fa 	bl	8006d6c <_malloc_usable_size_r>
 8006b78:	4284      	cmp	r4, r0
 8006b7a:	4607      	mov	r7, r0
 8006b7c:	d802      	bhi.n	8006b84 <_realloc_r+0x34>
 8006b7e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006b82:	d812      	bhi.n	8006baa <_realloc_r+0x5a>
 8006b84:	4621      	mov	r1, r4
 8006b86:	4640      	mov	r0, r8
 8006b88:	f7ff f806 	bl	8005b98 <_malloc_r>
 8006b8c:	4605      	mov	r5, r0
 8006b8e:	2800      	cmp	r0, #0
 8006b90:	d0ed      	beq.n	8006b6e <_realloc_r+0x1e>
 8006b92:	42bc      	cmp	r4, r7
 8006b94:	4622      	mov	r2, r4
 8006b96:	4631      	mov	r1, r6
 8006b98:	bf28      	it	cs
 8006b9a:	463a      	movcs	r2, r7
 8006b9c:	f7fe feb6 	bl	800590c <memcpy>
 8006ba0:	4631      	mov	r1, r6
 8006ba2:	4640      	mov	r0, r8
 8006ba4:	f7fe ff8c 	bl	8005ac0 <_free_r>
 8006ba8:	e7e1      	b.n	8006b6e <_realloc_r+0x1e>
 8006baa:	4635      	mov	r5, r6
 8006bac:	e7df      	b.n	8006b6e <_realloc_r+0x1e>

08006bae <_raise_r>:
 8006bae:	291f      	cmp	r1, #31
 8006bb0:	b538      	push	{r3, r4, r5, lr}
 8006bb2:	4604      	mov	r4, r0
 8006bb4:	460d      	mov	r5, r1
 8006bb6:	d904      	bls.n	8006bc2 <_raise_r+0x14>
 8006bb8:	2316      	movs	r3, #22
 8006bba:	6003      	str	r3, [r0, #0]
 8006bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8006bc0:	bd38      	pop	{r3, r4, r5, pc}
 8006bc2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006bc4:	b112      	cbz	r2, 8006bcc <_raise_r+0x1e>
 8006bc6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006bca:	b94b      	cbnz	r3, 8006be0 <_raise_r+0x32>
 8006bcc:	4620      	mov	r0, r4
 8006bce:	f000 f831 	bl	8006c34 <_getpid_r>
 8006bd2:	462a      	mov	r2, r5
 8006bd4:	4601      	mov	r1, r0
 8006bd6:	4620      	mov	r0, r4
 8006bd8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006bdc:	f000 b818 	b.w	8006c10 <_kill_r>
 8006be0:	2b01      	cmp	r3, #1
 8006be2:	d00a      	beq.n	8006bfa <_raise_r+0x4c>
 8006be4:	1c59      	adds	r1, r3, #1
 8006be6:	d103      	bne.n	8006bf0 <_raise_r+0x42>
 8006be8:	2316      	movs	r3, #22
 8006bea:	6003      	str	r3, [r0, #0]
 8006bec:	2001      	movs	r0, #1
 8006bee:	e7e7      	b.n	8006bc0 <_raise_r+0x12>
 8006bf0:	2400      	movs	r4, #0
 8006bf2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006bf6:	4628      	mov	r0, r5
 8006bf8:	4798      	blx	r3
 8006bfa:	2000      	movs	r0, #0
 8006bfc:	e7e0      	b.n	8006bc0 <_raise_r+0x12>
	...

08006c00 <raise>:
 8006c00:	4b02      	ldr	r3, [pc, #8]	; (8006c0c <raise+0xc>)
 8006c02:	4601      	mov	r1, r0
 8006c04:	6818      	ldr	r0, [r3, #0]
 8006c06:	f7ff bfd2 	b.w	8006bae <_raise_r>
 8006c0a:	bf00      	nop
 8006c0c:	20000010 	.word	0x20000010

08006c10 <_kill_r>:
 8006c10:	b538      	push	{r3, r4, r5, lr}
 8006c12:	4d07      	ldr	r5, [pc, #28]	; (8006c30 <_kill_r+0x20>)
 8006c14:	2300      	movs	r3, #0
 8006c16:	4604      	mov	r4, r0
 8006c18:	4608      	mov	r0, r1
 8006c1a:	4611      	mov	r1, r2
 8006c1c:	602b      	str	r3, [r5, #0]
 8006c1e:	f7f9 fe97 	bl	8000950 <_kill>
 8006c22:	1c43      	adds	r3, r0, #1
 8006c24:	d102      	bne.n	8006c2c <_kill_r+0x1c>
 8006c26:	682b      	ldr	r3, [r5, #0]
 8006c28:	b103      	cbz	r3, 8006c2c <_kill_r+0x1c>
 8006c2a:	6023      	str	r3, [r4, #0]
 8006c2c:	bd38      	pop	{r3, r4, r5, pc}
 8006c2e:	bf00      	nop
 8006c30:	20013730 	.word	0x20013730

08006c34 <_getpid_r>:
 8006c34:	f7f9 be84 	b.w	8000940 <_getpid>

08006c38 <__sread>:
 8006c38:	b510      	push	{r4, lr}
 8006c3a:	460c      	mov	r4, r1
 8006c3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c40:	f000 f89c 	bl	8006d7c <_read_r>
 8006c44:	2800      	cmp	r0, #0
 8006c46:	bfab      	itete	ge
 8006c48:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006c4a:	89a3      	ldrhlt	r3, [r4, #12]
 8006c4c:	181b      	addge	r3, r3, r0
 8006c4e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006c52:	bfac      	ite	ge
 8006c54:	6563      	strge	r3, [r4, #84]	; 0x54
 8006c56:	81a3      	strhlt	r3, [r4, #12]
 8006c58:	bd10      	pop	{r4, pc}

08006c5a <__swrite>:
 8006c5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c5e:	461f      	mov	r7, r3
 8006c60:	898b      	ldrh	r3, [r1, #12]
 8006c62:	05db      	lsls	r3, r3, #23
 8006c64:	4605      	mov	r5, r0
 8006c66:	460c      	mov	r4, r1
 8006c68:	4616      	mov	r6, r2
 8006c6a:	d505      	bpl.n	8006c78 <__swrite+0x1e>
 8006c6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c70:	2302      	movs	r3, #2
 8006c72:	2200      	movs	r2, #0
 8006c74:	f000 f868 	bl	8006d48 <_lseek_r>
 8006c78:	89a3      	ldrh	r3, [r4, #12]
 8006c7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006c82:	81a3      	strh	r3, [r4, #12]
 8006c84:	4632      	mov	r2, r6
 8006c86:	463b      	mov	r3, r7
 8006c88:	4628      	mov	r0, r5
 8006c8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c8e:	f000 b817 	b.w	8006cc0 <_write_r>

08006c92 <__sseek>:
 8006c92:	b510      	push	{r4, lr}
 8006c94:	460c      	mov	r4, r1
 8006c96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c9a:	f000 f855 	bl	8006d48 <_lseek_r>
 8006c9e:	1c43      	adds	r3, r0, #1
 8006ca0:	89a3      	ldrh	r3, [r4, #12]
 8006ca2:	bf15      	itete	ne
 8006ca4:	6560      	strne	r0, [r4, #84]	; 0x54
 8006ca6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006caa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006cae:	81a3      	strheq	r3, [r4, #12]
 8006cb0:	bf18      	it	ne
 8006cb2:	81a3      	strhne	r3, [r4, #12]
 8006cb4:	bd10      	pop	{r4, pc}

08006cb6 <__sclose>:
 8006cb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cba:	f000 b813 	b.w	8006ce4 <_close_r>
	...

08006cc0 <_write_r>:
 8006cc0:	b538      	push	{r3, r4, r5, lr}
 8006cc2:	4d07      	ldr	r5, [pc, #28]	; (8006ce0 <_write_r+0x20>)
 8006cc4:	4604      	mov	r4, r0
 8006cc6:	4608      	mov	r0, r1
 8006cc8:	4611      	mov	r1, r2
 8006cca:	2200      	movs	r2, #0
 8006ccc:	602a      	str	r2, [r5, #0]
 8006cce:	461a      	mov	r2, r3
 8006cd0:	f7f9 fe75 	bl	80009be <_write>
 8006cd4:	1c43      	adds	r3, r0, #1
 8006cd6:	d102      	bne.n	8006cde <_write_r+0x1e>
 8006cd8:	682b      	ldr	r3, [r5, #0]
 8006cda:	b103      	cbz	r3, 8006cde <_write_r+0x1e>
 8006cdc:	6023      	str	r3, [r4, #0]
 8006cde:	bd38      	pop	{r3, r4, r5, pc}
 8006ce0:	20013730 	.word	0x20013730

08006ce4 <_close_r>:
 8006ce4:	b538      	push	{r3, r4, r5, lr}
 8006ce6:	4d06      	ldr	r5, [pc, #24]	; (8006d00 <_close_r+0x1c>)
 8006ce8:	2300      	movs	r3, #0
 8006cea:	4604      	mov	r4, r0
 8006cec:	4608      	mov	r0, r1
 8006cee:	602b      	str	r3, [r5, #0]
 8006cf0:	f7f9 fe81 	bl	80009f6 <_close>
 8006cf4:	1c43      	adds	r3, r0, #1
 8006cf6:	d102      	bne.n	8006cfe <_close_r+0x1a>
 8006cf8:	682b      	ldr	r3, [r5, #0]
 8006cfa:	b103      	cbz	r3, 8006cfe <_close_r+0x1a>
 8006cfc:	6023      	str	r3, [r4, #0]
 8006cfe:	bd38      	pop	{r3, r4, r5, pc}
 8006d00:	20013730 	.word	0x20013730

08006d04 <_fstat_r>:
 8006d04:	b538      	push	{r3, r4, r5, lr}
 8006d06:	4d07      	ldr	r5, [pc, #28]	; (8006d24 <_fstat_r+0x20>)
 8006d08:	2300      	movs	r3, #0
 8006d0a:	4604      	mov	r4, r0
 8006d0c:	4608      	mov	r0, r1
 8006d0e:	4611      	mov	r1, r2
 8006d10:	602b      	str	r3, [r5, #0]
 8006d12:	f7f9 fe7c 	bl	8000a0e <_fstat>
 8006d16:	1c43      	adds	r3, r0, #1
 8006d18:	d102      	bne.n	8006d20 <_fstat_r+0x1c>
 8006d1a:	682b      	ldr	r3, [r5, #0]
 8006d1c:	b103      	cbz	r3, 8006d20 <_fstat_r+0x1c>
 8006d1e:	6023      	str	r3, [r4, #0]
 8006d20:	bd38      	pop	{r3, r4, r5, pc}
 8006d22:	bf00      	nop
 8006d24:	20013730 	.word	0x20013730

08006d28 <_isatty_r>:
 8006d28:	b538      	push	{r3, r4, r5, lr}
 8006d2a:	4d06      	ldr	r5, [pc, #24]	; (8006d44 <_isatty_r+0x1c>)
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	4604      	mov	r4, r0
 8006d30:	4608      	mov	r0, r1
 8006d32:	602b      	str	r3, [r5, #0]
 8006d34:	f7f9 fe7b 	bl	8000a2e <_isatty>
 8006d38:	1c43      	adds	r3, r0, #1
 8006d3a:	d102      	bne.n	8006d42 <_isatty_r+0x1a>
 8006d3c:	682b      	ldr	r3, [r5, #0]
 8006d3e:	b103      	cbz	r3, 8006d42 <_isatty_r+0x1a>
 8006d40:	6023      	str	r3, [r4, #0]
 8006d42:	bd38      	pop	{r3, r4, r5, pc}
 8006d44:	20013730 	.word	0x20013730

08006d48 <_lseek_r>:
 8006d48:	b538      	push	{r3, r4, r5, lr}
 8006d4a:	4d07      	ldr	r5, [pc, #28]	; (8006d68 <_lseek_r+0x20>)
 8006d4c:	4604      	mov	r4, r0
 8006d4e:	4608      	mov	r0, r1
 8006d50:	4611      	mov	r1, r2
 8006d52:	2200      	movs	r2, #0
 8006d54:	602a      	str	r2, [r5, #0]
 8006d56:	461a      	mov	r2, r3
 8006d58:	f7f9 fe74 	bl	8000a44 <_lseek>
 8006d5c:	1c43      	adds	r3, r0, #1
 8006d5e:	d102      	bne.n	8006d66 <_lseek_r+0x1e>
 8006d60:	682b      	ldr	r3, [r5, #0]
 8006d62:	b103      	cbz	r3, 8006d66 <_lseek_r+0x1e>
 8006d64:	6023      	str	r3, [r4, #0]
 8006d66:	bd38      	pop	{r3, r4, r5, pc}
 8006d68:	20013730 	.word	0x20013730

08006d6c <_malloc_usable_size_r>:
 8006d6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d70:	1f18      	subs	r0, r3, #4
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	bfbc      	itt	lt
 8006d76:	580b      	ldrlt	r3, [r1, r0]
 8006d78:	18c0      	addlt	r0, r0, r3
 8006d7a:	4770      	bx	lr

08006d7c <_read_r>:
 8006d7c:	b538      	push	{r3, r4, r5, lr}
 8006d7e:	4d07      	ldr	r5, [pc, #28]	; (8006d9c <_read_r+0x20>)
 8006d80:	4604      	mov	r4, r0
 8006d82:	4608      	mov	r0, r1
 8006d84:	4611      	mov	r1, r2
 8006d86:	2200      	movs	r2, #0
 8006d88:	602a      	str	r2, [r5, #0]
 8006d8a:	461a      	mov	r2, r3
 8006d8c:	f7f9 fdfa 	bl	8000984 <_read>
 8006d90:	1c43      	adds	r3, r0, #1
 8006d92:	d102      	bne.n	8006d9a <_read_r+0x1e>
 8006d94:	682b      	ldr	r3, [r5, #0]
 8006d96:	b103      	cbz	r3, 8006d9a <_read_r+0x1e>
 8006d98:	6023      	str	r3, [r4, #0]
 8006d9a:	bd38      	pop	{r3, r4, r5, pc}
 8006d9c:	20013730 	.word	0x20013730

08006da0 <_sbrk>:
 8006da0:	4a04      	ldr	r2, [pc, #16]	; (8006db4 <_sbrk+0x14>)
 8006da2:	6811      	ldr	r1, [r2, #0]
 8006da4:	4603      	mov	r3, r0
 8006da6:	b909      	cbnz	r1, 8006dac <_sbrk+0xc>
 8006da8:	4903      	ldr	r1, [pc, #12]	; (8006db8 <_sbrk+0x18>)
 8006daa:	6011      	str	r1, [r2, #0]
 8006dac:	6810      	ldr	r0, [r2, #0]
 8006dae:	4403      	add	r3, r0
 8006db0:	6013      	str	r3, [r2, #0]
 8006db2:	4770      	bx	lr
 8006db4:	20013734 	.word	0x20013734
 8006db8:	20013738 	.word	0x20013738

08006dbc <_init>:
 8006dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dbe:	bf00      	nop
 8006dc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006dc2:	bc08      	pop	{r3}
 8006dc4:	469e      	mov	lr, r3
 8006dc6:	4770      	bx	lr

08006dc8 <_fini>:
 8006dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dca:	bf00      	nop
 8006dcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006dce:	bc08      	pop	{r3}
 8006dd0:	469e      	mov	lr, r3
 8006dd2:	4770      	bx	lr
