	 	 instructionsRAM[0] <= 32'b01101100000000000000000000000000;//Nop
	 	 instructionsRAM[1] <= 32'b01010100000000000000000000110011;//Jump to #51
	 	 instructionsRAM[2] <= 32'b01101000001000000000000000000000;//Loadi #0 to r[1]
	 	 instructionsRAM[3] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[4] <= 32'b01100100111000000000000000000101;//Store r[7] in m[#5]
	 	 instructionsRAM[5] <= 32'b01101000001000000000000000000001;//Loadi #1 to r[1]
	 	 instructionsRAM[6] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[7] <= 32'b01100100111000000000000000000100;//Store r[7] in m[#4]
	 	 instructionsRAM[8] <= 32'b01101000001000000000000000000000;//Loadi #0 to r[1]
	 	 instructionsRAM[9] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[10] <= 32'b01100100111000000000000000000110;//Store r[7] in m[#6]
	 	 instructionsRAM[11] <= 32'b01100000011000000000000000000110;//Load m[#6] to r[3]
	 	 instructionsRAM[12] <= 32'b01100000100000000000000000000111;//Load m[#7] to r[4]
	 	 instructionsRAM[13] <= 32'b01011100011001000001100000000000;//SLT if r[4] < r[3], r[3] = 1 else r[3] = 0
	 	 instructionsRAM[14] <= 32'b00110100001000110000000000000000;//NOT r[3] to r[1]
	 	 instructionsRAM[15] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[16] <= 32'b01111100000001110000000000000000;//Pre Branch r[7]
	 	 instructionsRAM[17] <= 32'b01001100000000000000000000011011;//Branch on Zero #27
	 	 instructionsRAM[18] <= 32'b01100000011000000000000000000110;//Load m[#6] to r[3]
	 	 instructionsRAM[19] <= 32'b01101000100000000000000000000001;//Loadi #1 to r[4]
	 	 instructionsRAM[20] <= 32'b01011100011001000001100000000000;//SLT if r[4] < r[3], r[3] = 1 else r[3] = 0
	 	 instructionsRAM[21] <= 32'b00110100001000110000000000000000;//NOT r[3] to r[1]
	 	 instructionsRAM[22] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[23] <= 32'b01111100000001110000000000000000;//Pre Branch r[7]
	 	 instructionsRAM[24] <= 32'b01001100000000000000000000000100;//Branch on Zero #4
	 	 instructionsRAM[25] <= 32'b01100000011000000000000000000110;//Load m[#6] to r[3]
	 	 instructionsRAM[26] <= 32'b00000100111000110000000000000000;//ADDi r[3], #0 to r[7]
	 	 instructionsRAM[27] <= 32'b01100100111000000000000000001000;//Store r[7] in m[#8]
	 	 instructionsRAM[28] <= 32'b01010100000000000000000000101000;//Jump to #40
	 	 instructionsRAM[29] <= 32'b01100000011000000000000000000101;//Load m[#5] to r[3]
	 	 instructionsRAM[30] <= 32'b01100000100000000000000000000100;//Load m[#4] to r[4]
	 	 instructionsRAM[31] <= 32'b00000000001000110010000000000000;//ADD r[3],r[4] to r[1]
	 	 instructionsRAM[32] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[33] <= 32'b01100100111000000000000000001000;//Store r[7] in m[#8]
	 	 instructionsRAM[34] <= 32'b01100000011000000000000000000100;//Load m[#4] to r[3]
	 	 instructionsRAM[35] <= 32'b00000100111000110000000000000000;//ADDi r[3], #0 to r[7]
	 	 instructionsRAM[36] <= 32'b01100100111000000000000000000101;//Store r[7] in m[#5]
	 	 instructionsRAM[37] <= 32'b01100000011000000000000000001000;//Load m[#8] to r[3]
	 	 instructionsRAM[38] <= 32'b00000100111000110000000000000000;//ADDi r[3], #0 to r[7]
	 	 instructionsRAM[39] <= 32'b01100100111000000000000000000100;//Store r[7] in m[#4]
	 	 instructionsRAM[40] <= 32'b01100000011000000000000000000110;//Load m[#6] to r[3]
	 	 instructionsRAM[41] <= 32'b00000100001000110000000000000001;//ADDi r[3], #1 to r[1]
	 	 instructionsRAM[42] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[43] <= 32'b01100100111000000000000000000110;//Store r[7] in m[#6]
	 	 instructionsRAM[44] <= 32'b01010100000000000000000000001011;//Jump to #11
	 	 instructionsRAM[45] <= 32'b01100000001000000000000000001000;//Load m[#8] to r[1]
	 	 instructionsRAM[46] <= 32'b00000111110000010000000000000000;//ADDi r[1], #0 to r[30]
	 	 instructionsRAM[47] <= 32'b10000100001011000000000000000000;//Loadr m[r[31]] to r[1]
	 	 instructionsRAM[48] <= 32'b10001100000000010000000000000000;//Jump to r[1]
	 	 instructionsRAM[49] <= 32'b10000100001011000000000000000000;//Loadr m[r[31]] to r[1]
	 	 instructionsRAM[50] <= 32'b10001100000000010000000000000000;//Jump to r[1]
	 	 instructionsRAM[51] <= 32'b01101000001000000000000000000011;//Loadi #3 to r[1]
	 	 instructionsRAM[52] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[53] <= 32'b01100100111000000000000000000010;//Store r[7] in m[#2]
	 	 instructionsRAM[54] <= 32'b01100000001000000000000000000010;//Load m[#2] to r[1]
	 	 instructionsRAM[55] <= 32'b01100100001000000000000000000111;//Store r[1] in m[#7]
	 	 instructionsRAM[56] <= 32'b01101001100000000000000000001010;//Loadi #10 to r[31]
	 	 instructionsRAM[57] <= 32'b00000101100011000000000000000001;//ADDi r[31], #1 to r[31]
	 	 instructionsRAM[58] <= 32'b01101000001000000000000000111101;//Loadi #61 to r[1]
	 	 instructionsRAM[59] <= 32'b10001000001011000000000000000000;//rStore to r[1] in m[r[31]] 
	 	 instructionsRAM[60] <= 32'b01010100000000000000000000000010;//Jump to #2
	 	 instructionsRAM[61] <= 32'b00001101100011000000000000000001;//SUBi r[31], #1 to r[31]
	 	 instructionsRAM[62] <= 32'b00000100001000000000000000000000;//ADDi r[0], #0 to r[1]
	 	 instructionsRAM[63] <= 32'b10000000001000000000000000000000;//Output r[1]
	 	 instructionsRAM[64] <= 32'b01110000000000000000000000000000;//Hlt