Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 587c18bb11004fb8bcfe0af15a132fb1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NMC_tb_behav xil_defaultlib.NMC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port y on this module [C:/Mini project Vivado/2016/NMC/NMC.srcs/sim_1/new/NMC_tb.v:41]
ERROR: [VRFC 10-426] cannot find port y on this module [C:/Mini project Vivado/2016/NMC/NMC.srcs/sim_1/new/NMC_tb.v:43]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
