// Seed: 874893109
module module_0 (
    output wor id_0,
    input wor id_1,
    input tri0 id_2,
    input wand id_3,
    output wand id_4,
    output uwire id_5,
    output tri0 id_6,
    input tri1 id_7,
    output wor id_8,
    output tri id_9,
    input tri id_10,
    input wor id_11,
    input supply0 id_12,
    input supply1 id_13,
    output tri1 id_14,
    input tri1 id_15,
    input tri1 id_16,
    output tri0 id_17,
    output wire id_18,
    input wand id_19,
    input supply0 id_20
);
  logic id_22, id_23 = ~1;
endmodule
module module_1 #(
    parameter id_2 = 32'd37
) (
    output wor id_0,
    output wire id_1,
    input supply1 _id_2,
    input tri0 id_3,
    output uwire id_4,
    input supply0 id_5
);
  assign id_4 = 1 == -1;
  wire [-1 : id_2] id_7, id_8, id_9, id_10;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_5,
      id_3,
      id_4,
      id_1,
      id_0,
      id_3,
      id_0,
      id_0,
      id_5,
      id_5,
      id_5,
      id_5,
      id_1,
      id_5,
      id_5,
      id_4,
      id_1,
      id_5,
      id_5
  );
  assign modCall_1.id_7 = 0;
  wire id_11, id_12, id_13;
endmodule
