{"Edward P. Farrell": [0, ["A Concurrent Computer Architecture and a Ring Based Implementation", ["Edward P. Farrell", "Noordin Ghani", "Philip C. Treieaven"], "https://doi.org/10.1145/800090.802887", "isca", 1979]], "Noordin Ghani": [0, ["A Concurrent Computer Architecture and a Ring Based Implementation", ["Edward P. Farrell", "Noordin Ghani", "Philip C. Treieaven"], "https://doi.org/10.1145/800090.802887", "isca", 1979]], "Philip C. Treieaven": [0, ["A Concurrent Computer Architecture and a Ring Based Implementation", ["Edward P. Farrell", "Noordin Ghani", "Philip C. Treieaven"], "https://doi.org/10.1145/800090.802887", "isca", 1979]], "Robert Michael Owens": [0, ["On-Line Algorithms for the Design of Pipeline Architectures", ["Robert Michael Owens", "Mary Jane Irwin"], "https://doi.org/10.1145/800090.802888", "isca", 1979]], "Mary Jane Irwin": [0, ["On-Line Algorithms for the Design of Pipeline Architectures", ["Robert Michael Owens", "Mary Jane Irwin"], "https://doi.org/10.1145/800090.802888", "isca", 1979]], "Virgil D. Gligor": [0, ["Architectural Implementations of Abstract Data Type Implementation", ["Virgil D. Gligor"], "https://doi.org/10.1145/800090.802889", "isca", 1979]], "Ken Sakamura": [0, ["A New Approach to an Adaptive Computer - An Automatic Recovery Mechanism to Prevent the Occurance of Subtract Errors", ["Ken Sakamura", "Kiochi Nakano", "Yoshio Kato", "Hideo Aiso"], "https://doi.org/10.1145/800090.802890", "isca", 1979]], "Kiochi Nakano": [0, ["A New Approach to an Adaptive Computer - An Automatic Recovery Mechanism to Prevent the Occurance of Subtract Errors", ["Ken Sakamura", "Kiochi Nakano", "Yoshio Kato", "Hideo Aiso"], "https://doi.org/10.1145/800090.802890", "isca", 1979]], "Yoshio Kato": [0, ["A New Approach to an Adaptive Computer - An Automatic Recovery Mechanism to Prevent the Occurance of Subtract Errors", ["Ken Sakamura", "Kiochi Nakano", "Yoshio Kato", "Hideo Aiso"], "https://doi.org/10.1145/800090.802890", "isca", 1979]], "Hideo Aiso": [0, ["A New Approach to an Adaptive Computer - An Automatic Recovery Mechanism to Prevent the Occurance of Subtract Errors", ["Ken Sakamura", "Kiochi Nakano", "Yoshio Kato", "Hideo Aiso"], "https://doi.org/10.1145/800090.802890", "isca", 1979]], "Alexandre Brandwajn": [0, ["Overview of the ARCADE System", ["Alexandre Brandwajn", "Jean-Alain Hernandez", "Rene Joly", "Philippe Kruchten"], "https://doi.org/10.1145/800090.802891", "isca", 1979]], "Jean-Alain Hernandez": [0, ["Overview of the ARCADE System", ["Alexandre Brandwajn", "Jean-Alain Hernandez", "Rene Joly", "Philippe Kruchten"], "https://doi.org/10.1145/800090.802891", "isca", 1979]], "Rene Joly": [0, ["Overview of the ARCADE System", ["Alexandre Brandwajn", "Jean-Alain Hernandez", "Rene Joly", "Philippe Kruchten"], "https://doi.org/10.1145/800090.802891", "isca", 1979]], "Philippe Kruchten": [0, ["Overview of the ARCADE System", ["Alexandre Brandwajn", "Jean-Alain Hernandez", "Rene Joly", "Philippe Kruchten"], "https://doi.org/10.1145/800090.802891", "isca", 1979]], "Roger B. Danneberg": [0, ["An Architecture with Many Operand Registers to Efficiently Execute Block-Structured Languages", ["Roger B. Danneberg"], "https://doi.org/10.1145/800090.802892", "isca", 1979]], "Henry Fuchs": [0, ["An Expanded Multiprocessor Architecture for Video Graphics", ["Henry Fuchs", "Brian W. Johnson"], "https://doi.org/10.1145/800090.802893", "isca", 1979]], "Brian W. Johnson": [0, ["An Expanded Multiprocessor Architecture for Video Graphics", ["Henry Fuchs", "Brian W. Johnson"], "https://doi.org/10.1145/800090.802893", "isca", 1979]], "C. V. W. Armstrong": [0, ["An Adaptive Multimicroprocessor Array Computing Structure for Radar Signal Processing Applications", ["C. V. W. Armstrong", "N. A. Brans", "H. M. Ahmed"], "https://doi.org/10.1145/800090.802894", "isca", 1979]], "N. A. Brans": [0, ["An Adaptive Multimicroprocessor Array Computing Structure for Radar Signal Processing Applications", ["C. V. W. Armstrong", "N. A. Brans", "H. M. Ahmed"], "https://doi.org/10.1145/800090.802894", "isca", 1979]], "H. M. Ahmed": [0, ["An Adaptive Multimicroprocessor Array Computing Structure for Radar Signal Processing Applications", ["C. V. W. Armstrong", "N. A. Brans", "H. M. Ahmed"], "https://doi.org/10.1145/800090.802894", "isca", 1979]], "Bryan D. Ackland": [0, ["A Bit-Slice Cache Controller", ["Bryan D. Ackland"], "https://doi.org/10.1145/800090.802895", "isca", 1979]], "J. Archer Harris": [0, ["Simulation Experiments on a Tree Organized Minicomputer", ["J. Archer Harris", "David R. Smith"], "https://doi.org/10.1145/800090.802896", "isca", 1979]], "David R. Smith": [0, ["Simulation Experiments on a Tree Organized Minicomputer", ["J. Archer Harris", "David R. Smith"], "https://doi.org/10.1145/800090.802896", "isca", 1979]], "David A. Patterson": [0, ["Design Considerations for the VLSI Processor of X-tree", ["David A. Patterson", "E. Scott Fehr", "Carlo H. Sequin"], "https://doi.org/10.1145/800090.802897", "isca", 1979]], "E. Scott Fehr": [0, ["Design Considerations for the VLSI Processor of X-tree", ["David A. Patterson", "E. Scott Fehr", "Carlo H. Sequin"], "https://doi.org/10.1145/800090.802897", "isca", 1979]], "Carlo H. Sequin": [0, ["Design Considerations for the VLSI Processor of X-tree", ["David A. Patterson", "E. Scott Fehr", "Carlo H. Sequin"], "https://doi.org/10.1145/800090.802897", "isca", 1979]], "Eiichi Goto": [0, ["FLATS, a Machine for Numerical, Symbolic and Associative Computing", ["Eiichi Goto", "Tetsuo Ida", "Kei Hiraki"], "https://doi.org/10.1145/800090.802898", "isca", 1979]], "Tetsuo Ida": [0, ["FLATS, a Machine for Numerical, Symbolic and Associative Computing", ["Eiichi Goto", "Tetsuo Ida", "Kei Hiraki"], "https://doi.org/10.1145/800090.802898", "isca", 1979]], "Kei Hiraki": [0, ["FLATS, a Machine for Numerical, Symbolic and Associative Computing", ["Eiichi Goto", "Tetsuo Ida", "Kei Hiraki"], "https://doi.org/10.1145/800090.802898", "isca", 1979]], "John D. Spragins": [0, ["Some Simplified Performance Modeling Techniques with Applications to a New Ring-Structured Microcomputer Network", ["John D. Spragins", "T. G. Lewis", "Hossein Jafari"], "https://doi.org/10.1145/800090.802899", "isca", 1979]], "T. G. Lewis": [0, ["Some Simplified Performance Modeling Techniques with Applications to a New Ring-Structured Microcomputer Network", ["John D. Spragins", "T. G. Lewis", "Hossein Jafari"], "https://doi.org/10.1145/800090.802899", "isca", 1979]], "Hossein Jafari": [0, ["Some Simplified Performance Modeling Techniques with Applications to a New Ring-Structured Microcomputer Network", ["John D. Spragins", "T. G. Lewis", "Hossein Jafari"], "https://doi.org/10.1145/800090.802899", "isca", 1979]], "Kishor S. Trivedi": [0, ["A Performance Comparison of Optimally Designed Computer Systems with and without Virtual Memory", ["Kishor S. Trivedi", "Timothy M. Sigmon"], "https://doi.org/10.1145/800090.802900", "isca", 1979]], "Timothy M. Sigmon": [0, ["A Performance Comparison of Optimally Designed Computer Systems with and without Virtual Memory", ["Kishor S. Trivedi", "Timothy M. Sigmon"], "https://doi.org/10.1145/800090.802900", "isca", 1979]], "Tilak Agerwala": [0, ["A Modeling Approach and Design Tool for Pipelined Central Processors", ["Tilak Agerwala", "K. Mani Chandy", "D. E. Lang"], "https://doi.org/10.1145/800090.802901", "isca", 1979]], "K. Mani Chandy": [0, ["A Modeling Approach and Design Tool for Pipelined Central Processors", ["Tilak Agerwala", "K. Mani Chandy", "D. E. Lang"], "https://doi.org/10.1145/800090.802901", "isca", 1979]], "D. E. Lang": [0, ["A Modeling Approach and Design Tool for Pipelined Central Processors", ["Tilak Agerwala", "K. Mani Chandy", "D. E. Lang"], "https://doi.org/10.1145/800090.802901", "isca", 1979]], "M. Sato": [0, ["Dynamic Function Exchanging Mechanism in Poly-Processor System", ["M. Sato", "S. Nishikawa", "Ken Murakami", "S. Takahira"], "https://doi.org/10.1145/800090.802902", "isca", 1979]], "S. Nishikawa": [0, ["Dynamic Function Exchanging Mechanism in Poly-Processor System", ["M. Sato", "S. Nishikawa", "Ken Murakami", "S. Takahira"], "https://doi.org/10.1145/800090.802902", "isca", 1979]], "Ken Murakami": [0, ["Dynamic Function Exchanging Mechanism in Poly-Processor System", ["M. Sato", "S. Nishikawa", "Ken Murakami", "S. Takahira"], "https://doi.org/10.1145/800090.802902", "isca", 1979]], "S. Takahira": [0, ["Dynamic Function Exchanging Mechanism in Poly-Processor System", ["M. Sato", "S. Nishikawa", "Ken Murakami", "S. Takahira"], "https://doi.org/10.1145/800090.802902", "isca", 1979]], "Barry R. Borgerson": [0, ["The Architecture of Sperry Univac 1100 Series Systems", ["Barry R. Borgerson", "Michael D. Godfrey", "P. E. Hagerty", "T. R. Rykken"], "https://doi.org/10.1145/800090.802903", "isca", 1979]], "Michael D. Godfrey": [0, ["The Architecture of Sperry Univac 1100 Series Systems", ["Barry R. Borgerson", "Michael D. Godfrey", "P. E. Hagerty", "T. R. Rykken"], "https://doi.org/10.1145/800090.802903", "isca", 1979]], "P. E. Hagerty": [0, ["The Architecture of Sperry Univac 1100 Series Systems", ["Barry R. Borgerson", "Michael D. Godfrey", "P. E. Hagerty", "T. R. Rykken"], "https://doi.org/10.1145/800090.802903", "isca", 1979]], "T. R. Rykken": [0, ["The Architecture of Sperry Univac 1100 Series Systems", ["Barry R. Borgerson", "Michael D. Godfrey", "P. E. Hagerty", "T. R. Rykken"], "https://doi.org/10.1145/800090.802903", "isca", 1979]], "Hassan K. Reghbati": [0, ["An Efficient Time-Shared Link Processor for Supporting Communication in Parallel Systems with Dynamic Structure", ["Hassan K. Reghbati"], "https://doi.org/10.1145/800090.802904", "isca", 1979]], "Anand R. Tripathi": [0, ["Packet Switching in Banyan Networks", ["Anand R. Tripathi", "G. Jack Lipovski"], "https://doi.org/10.1145/800090.802905", "isca", 1979]], "G. Jack Lipovski": [0, ["Packet Switching in Banyan Networks", ["Anand R. Tripathi", "G. Jack Lipovski"], "https://doi.org/10.1145/800090.802905", "isca", 1979]], "Janak H. Patel": [0, ["Processor-Memory Interconnections for Multiprocessors", ["Janak H. Patel"], "https://doi.org/10.1145/800090.802906", "isca", 1979]], "B. I. Strom": [0, ["Proof of the Equivalent Realizability of a Time-Bound Arbiter and a Runt-Free Inertail Delay", ["B. I. Strom"], "https://doi.org/10.1145/800090.802907", "isca", 1979]], "Mark A. Franklin": [0, ["Design Issues in the Development of a Modular Mutliprocessor Communications Network", ["Mark A. Franklin", "S. A. Kahn", "M. J. Stucki"], "https://doi.org/10.1145/800090.802908", "isca", 1979]], "S. A. Kahn": [0, ["Design Issues in the Development of a Modular Mutliprocessor Communications Network", ["Mark A. Franklin", "S. A. Kahn", "M. J. Stucki"], "https://doi.org/10.1145/800090.802908", "isca", 1979]], "M. J. Stucki": [0, ["Design Issues in the Development of a Modular Mutliprocessor Communications Network", ["Mark A. Franklin", "S. A. Kahn", "M. J. Stucki"], "https://doi.org/10.1145/800090.802908", "isca", 1979]], "Mamoru Maekawa": [0, ["Experimental Polyprocessor System (EPOS) - Architecture", ["Mamoru Maekawa"], "https://doi.org/10.1145/800090.802909", "isca", 1979], ["Experimental Polyprocessor System (EPOS) - Operating System", ["Mamoru Maekawa"], "https://doi.org/10.1145/800090.802910", "isca", 1979]], "Tse-Yun Feng": [0, ["A Microprocessor-Controlled Asynchronous Circuit Switching Network", ["Tse-Yun Feng", "Chuan-lin Wu", "Dharma P. Agrawal"], "https://doi.org/10.1145/800090.802911", "isca", 1979]], "Chuan-lin Wu": [1.7858137198345503e-05, ["A Microprocessor-Controlled Asynchronous Circuit Switching Network", ["Tse-Yun Feng", "Chuan-lin Wu", "Dharma P. Agrawal"], "https://doi.org/10.1145/800090.802911", "isca", 1979]], "Dharma P. Agrawal": [0, ["A Microprocessor-Controlled Asynchronous Circuit Switching Network", ["Tse-Yun Feng", "Chuan-lin Wu", "Dharma P. Agrawal"], "https://doi.org/10.1145/800090.802911", "isca", 1979]], "W. G. Rosocha": [0, ["Performance Enhancement of SISD Processors", ["W. G. Rosocha", "E. S. Lee"], "https://doi.org/10.1145/800090.802912", "isca", 1979]], "E. S. Lee": [0.5, ["Performance Enhancement of SISD Processors", ["W. G. Rosocha", "E. S. Lee"], "https://doi.org/10.1145/800090.802912", "isca", 1979]], "S. Diane Smith": [0, ["An Emulator Network for SIMD Machine Interconnection Networks", ["S. Diane Smith", "Howard Jay Siegel"], "https://doi.org/10.1145/800090.802913", "isca", 1979]], "Howard Jay Siegel": [0, ["An Emulator Network for SIMD Machine Interconnection Networks", ["S. Diane Smith", "Howard Jay Siegel"], "https://doi.org/10.1145/800090.802913", "isca", 1979]]}