{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688695188916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688695188917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  6 22:59:48 2023 " "Processing started: Thu Jul  6 22:59:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688695188917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695188917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695188917 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688695189281 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688695189281 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Registers.v(45) " "Verilog HDL information at Registers.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "Registers.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Registers.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1688695199570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registers.v 1 1 " "Found 1 design units, including 1 entities, in source file Registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Registers.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688695199572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695199572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Parametros.v 0 0 " "Found 0 design units, including 0 entities, in source file Parametros.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695199573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pc.v 1 1 " "Found 1 design units, including 1 entities, in source file Pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pc " "Found entity 1: Pc" {  } { { "Pc.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Pc.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688695199573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695199573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ImmGen.v 1 1 " "Found 1 design units, including 1 entities, in source file ImmGen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "ImmGen.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/ImmGen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688695199574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695199574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUControl.v 1 1 " "Found 1 design units, including 1 entities, in source file ALUControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/ALUControl.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688695199575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695199575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/ALU.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688695199575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695199575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Uniciclo.v 1 1 " "Found 1 design units, including 1 entities, in source file Uniciclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uniciclo " "Found entity 1: Uniciclo" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688695199576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695199576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopDE.v 1 1 " "Found 1 design units, including 1 entities, in source file TopDE.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688695199577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695199577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv " "Found entity 1: fdiv" {  } { { "fdiv.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/fdiv.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688695199578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695199578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decoder7.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/decoder7.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688695199578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695199578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control.v 0 0 " "Found 0 design units, including 0 entities, in source file Control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695199579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file Memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Found entity 1: Memoria" {  } { { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688695199580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695199580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controle.v 1 1 " "Found 1 design units, including 1 entities, in source file Controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Controle.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Controle.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688695199581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695199581 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wCFunct Uniciclo.v(203) " "Verilog HDL Implicit Net warning at Uniciclo.v(203): created implicit net for \"wCFunct\"" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688695199581 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopDE " "Elaborating entity \"TopDE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1688695199647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv fdiv:FDVI1 " "Elaborating entity \"fdiv\" for hierarchy \"fdiv:FDVI1\"" {  } { { "TopDE.v" "FDVI1" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688695199650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uniciclo Uniciclo:UNI1 " "Elaborating entity \"Uniciclo\" for hierarchy \"Uniciclo:UNI1\"" {  } { { "TopDE.v" "UNI1" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688695199651 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wCOrigPC Uniciclo.v(30) " "Verilog HDL warning at Uniciclo.v(30): object wCOrigPC used but never assigned" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 30 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1688695199653 "|TopDE|Uniciclo:UNI1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wCOrigAULA Uniciclo.v(32) " "Verilog HDL warning at Uniciclo.v(32): object wCOrigAULA used but never assigned" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 32 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1688695199653 "|TopDE|Uniciclo:UNI1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wCOrigBULA Uniciclo.v(33) " "Verilog HDL warning at Uniciclo.v(33): object wCOrigBULA used but never assigned" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1688695199653 "|TopDE|Uniciclo:UNI1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wCEscrevePCB Uniciclo.v(34) " "Verilog HDL warning at Uniciclo.v(34): object wCEscrevePCB used but never assigned" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 34 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1688695199653 "|TopDE|Uniciclo:UNI1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wCMemtoReg Uniciclo.v(36) " "Verilog HDL warning at Uniciclo.v(36): object wCMemtoReg used but never assigned" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 36 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1688695199653 "|TopDE|Uniciclo:UNI1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wCEscrevePCCond Uniciclo.v(37) " "Verilog HDL warning at Uniciclo.v(37): object wCEscrevePCCond used but never assigned" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 37 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1688695199653 "|TopDE|Uniciclo:UNI1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wCEscrevePC Uniciclo.v(38) " "Verilog HDL warning at Uniciclo.v(38): object wCEscrevePC used but never assigned" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 38 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1688695199653 "|TopDE|Uniciclo:UNI1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wCIouD Uniciclo.v(39) " "Verilog HDL warning at Uniciclo.v(39): object wCIouD used but never assigned" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 39 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1688695199653 "|TopDE|Uniciclo:UNI1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wCEscreveIR Uniciclo.v(42) " "Verilog HDL warning at Uniciclo.v(42): object wCEscreveIR used but never assigned" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 42 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1688695199653 "|TopDE|Uniciclo:UNI1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wCOpcode Uniciclo.v(65) " "Verilog HDL or VHDL warning at Uniciclo.v(65): object \"wCOpcode\" assigned a value but never read" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1688695199653 "|TopDE|Uniciclo:UNI1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wCFunct10 Uniciclo.v(78) " "Verilog HDL or VHDL warning at Uniciclo.v(78): object \"wCFunct10\" assigned a value but never read" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1688695199654 "|TopDE|Uniciclo:UNI1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Uniciclo.v(126) " "Verilog HDL assignment warning at Uniciclo.v(126): truncated value with size 32 to match size of target (11)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688695199656 "|TopDE|Uniciclo:UNI1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Uniciclo.v(128) " "Verilog HDL assignment warning at Uniciclo.v(128): truncated value with size 32 to match size of target (11)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688695199656 "|TopDE|Uniciclo:UNI1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Uniciclo.v(130) " "Verilog HDL assignment warning at Uniciclo.v(130): truncated value with size 32 to match size of target (11)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688695199656 "|TopDE|Uniciclo:UNI1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wCOrigPC 0 Uniciclo.v(30) " "Net \"wCOrigPC\" at Uniciclo.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688695199661 "|TopDE|Uniciclo:UNI1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wCOrigAULA.00 0 Uniciclo.v(32) " "Net \"wCOrigAULA.00\" at Uniciclo.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688695199661 "|TopDE|Uniciclo:UNI1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wCOrigAULA.01 0 Uniciclo.v(32) " "Net \"wCOrigAULA.01\" at Uniciclo.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688695199661 "|TopDE|Uniciclo:UNI1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wCOrigAULA.10 0 Uniciclo.v(32) " "Net \"wCOrigAULA.10\" at Uniciclo.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688695199661 "|TopDE|Uniciclo:UNI1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wCOrigBULA.00 0 Uniciclo.v(33) " "Net \"wCOrigBULA.00\" at Uniciclo.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688695199661 "|TopDE|Uniciclo:UNI1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wCOrigBULA.01 0 Uniciclo.v(33) " "Net \"wCOrigBULA.01\" at Uniciclo.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688695199661 "|TopDE|Uniciclo:UNI1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wCOrigBULA.10 0 Uniciclo.v(33) " "Net \"wCOrigBULA.10\" at Uniciclo.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688695199661 "|TopDE|Uniciclo:UNI1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wCEscrevePCB 0 Uniciclo.v(34) " "Net \"wCEscrevePCB\" at Uniciclo.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688695199661 "|TopDE|Uniciclo:UNI1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wCMemtoReg.00 0 Uniciclo.v(36) " "Net \"wCMemtoReg.00\" at Uniciclo.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688695199662 "|TopDE|Uniciclo:UNI1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wCMemtoReg.01 0 Uniciclo.v(36) " "Net \"wCMemtoReg.01\" at Uniciclo.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688695199662 "|TopDE|Uniciclo:UNI1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wCMemtoReg.10 0 Uniciclo.v(36) " "Net \"wCMemtoReg.10\" at Uniciclo.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688695199662 "|TopDE|Uniciclo:UNI1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wCEscrevePCCond 0 Uniciclo.v(37) " "Net \"wCEscrevePCCond\" at Uniciclo.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688695199662 "|TopDE|Uniciclo:UNI1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wCEscrevePC 0 Uniciclo.v(38) " "Net \"wCEscrevePC\" at Uniciclo.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688695199662 "|TopDE|Uniciclo:UNI1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wCIouD 0 Uniciclo.v(39) " "Net \"wCIouD\" at Uniciclo.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688695199662 "|TopDE|Uniciclo:UNI1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wCEscreveIR 0 Uniciclo.v(42) " "Net \"wCEscreveIR\" at Uniciclo.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688695199662 "|TopDE|Uniciclo:UNI1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pc Uniciclo:UNI1\|Pc:ProgramCounter " "Elaborating entity \"Pc\" for hierarchy \"Uniciclo:UNI1\|Pc:ProgramCounter\"" {  } { { "Uniciclo.v" "ProgramCounter" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688695199690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Uniciclo:UNI1\|Memoria:Mem " "Elaborating entity \"Memoria\" for hierarchy \"Uniciclo:UNI1\|Memoria:Mem\"" {  } { { "Uniciclo.v" "Mem" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688695199705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\"" {  } { { "Memoria.v" "altsyncram_component" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688695199758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\"" {  } { { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688695199770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688695199770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688695199770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_text.mif " "Parameter \"init_file\" = \"de1_text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688695199770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688695199770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=MEM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=MEM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688695199770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688695199770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688695199770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688695199770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688695199770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688695199770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688695199770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688695199770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688695199770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688695199770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688695199770 ""}  } { { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688695199770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5hp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5hp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5hp1 " "Found entity 1: altsyncram_5hp1" {  } { { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688695199814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695199814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5hp1 Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated " "Elaborating entity \"altsyncram_5hp1\" for hierarchy \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688695199814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b1h2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b1h2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b1h2 " "Found entity 1: altsyncram_b1h2" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688695199866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695199866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b1h2 Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1 " "Elaborating entity \"altsyncram_b1h2\" for hierarchy \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\"" {  } { { "db/altsyncram_5hp1.tdf" "altsyncram1" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688695199866 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "16366 16384 0 1 1 " "16366 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "18 16383 " "Addresses ranging from 18 to 16383 are not initialized" {  } { { "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/de1_text.mif" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/de1_text.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1688695199873 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/de1_text.mif" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/de1_text.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1688695199873 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "2048 16384 /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/de1_text.mif " "Memory depth (2048) in the design file differs from memory depth (16384) in the Memory Initialization File \"/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/de1_text.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1688695199874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5hp1.tdf" "mgl_prim2" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688695200634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688695200652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688695200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688695200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688695200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1296387328 " "Parameter \"NODE_NAME\" = \"1296387328\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688695200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688695200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688695200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688695200652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688695200652 ""}  } { { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688695200652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688695200933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688695201205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688695201466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers Uniciclo:UNI1\|Registers:reg0 " "Elaborating entity \"Registers\" for hierarchy \"Uniciclo:UNI1\|Registers:reg0\"" {  } { { "Uniciclo.v" "reg0" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688695201561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen Uniciclo:UNI1\|ImmGen:imm " "Elaborating entity \"ImmGen\" for hierarchy \"Uniciclo:UNI1\|ImmGen:imm\"" {  } { { "Uniciclo.v" "imm" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688695201721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl Uniciclo:UNI1\|ALUControl:ControleULA " "Elaborating entity \"ALUControl\" for hierarchy \"Uniciclo:UNI1\|ALUControl:ControleULA\"" {  } { { "Uniciclo.v" "ControleULA" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688695201728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Uniciclo:UNI1\|ALU:ULA " "Elaborating entity \"ALU\" for hierarchy \"Uniciclo:UNI1\|ALU:ULA\"" {  } { { "Uniciclo.v" "ULA" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688695201731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7 decoder7:D0 " "Elaborating entity \"decoder7\" for hierarchy \"decoder7:D0\"" {  } { { "TopDE.v" "D0" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688695201739 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1688695202204 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.07.06.23:00:06 Progress: Loading sldbdf28158/alt_sld_fab_wrapper_hw.tcl " "2023.07.06.23:00:06 Progress: Loading sldbdf28158/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695206620 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695209228 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695209368 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695210752 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695211007 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695211264 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695211545 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695211550 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695211550 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1688695212307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbdf28158/alt_sld_fab.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/ip/sldbdf28158/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688695212772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695212772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688695212961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695212961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688695212962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695212962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688695213130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695213130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688695213324 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688695213324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695213324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688695213497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695213497 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1688695215874 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688695216020 "|TopDE|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1688695216020 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688695216145 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 " "50 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1688695216444 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/output_files/TopDE.map.smsg " "Generated suppressed messages file /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/output_files/TopDE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695216926 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1688695218477 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688695218477 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218727 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218728 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218729 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218730 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a4 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218731 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a5 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218732 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a6 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218732 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a7 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218733 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a8 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218734 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a9 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218735 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a10 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218736 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a11 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218736 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a12 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218737 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a13 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218738 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a14 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218739 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a15 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218739 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a16 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218740 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a17 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218740 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a18 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218741 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a19 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218741 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a20 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218742 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a21 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218742 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a22 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218743 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a23 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218744 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a24 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218744 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a25 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218745 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a26 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218746 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a27 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218746 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a28 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218747 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a29 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218747 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a30 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218748 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a31 clk0 GND " "WYSIWYG primitive \"Uniciclo:UNI1\|Memoria:Mem\|altsyncram:altsyncram_component\|altsyncram_5hp1:auto_generated\|altsyncram_b1h2:altsyncram1\|ram_block3a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b1h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_b1h2.tdf" 36 2 0 } } { "db/altsyncram_5hp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/db/altsyncram_5hp1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Memoria.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Memoria.v" 86 0 0 } } { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/Uniciclo.v" 139 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 16 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218748 "|TopDE|Uniciclo:UNI1|Memoria:Mem|altsyncram:altsyncram_component|altsyncram_5hp1:auto_generated|altsyncram_b1h2:altsyncram1|ram_block3a31"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688695218781 "|TopDE|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688695218781 "|TopDE|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688695218781 "|TopDE|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688695218781 "|TopDE|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688695218781 "|TopDE|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688695218781 "|TopDE|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688695218781 "|TopDE|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab4/Auxiliar_restored/TopDE.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688695218781 "|TopDE|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1688695218781 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "318 " "Implemented 318 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1688695218783 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1688695218783 ""} { "Info" "ICUT_CUT_TM_LCELLS" "218 " "Implemented 218 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1688695218783 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1688695218783 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1688695218783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "524 " "Peak virtual memory: 524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688695218801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  6 23:00:18 2023 " "Processing ended: Thu Jul  6 23:00:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688695218801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688695218801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688695218801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688695218801 ""}
