[
	{
		"original_line": "rin     = input resistance", 
		"bug_line": "rin     = input resistance */",
		"error_description": "Added '*/' which prematurely terminates the multi-line comment block, causing subsequent lines to be interpreted as invalid VerilogA code."
	},
	{
		"original_line": "  I(I_in) <+ V(I_in)/rin;", 
		"bug_line": "  I(I_in) <+ V(I_in)/rin",
		"error_description": "Missing semicolon at the end of the statement, causing a syntax error as the next line starts with 'I(Q_in)' without any operator between expressions."
	},
	{
		"original_line": "  I(I_in) <+ V(I_in)/rin;", 
		"bug_line": "  I(I_in) <+ V(I_in/rin;",
		"error_description": "Missing closing parenthesis for the V() function call, causing unmatched parentheses syntax error."
	},
	{
		"original_line": "inout phase_err;", 
		"bug_line": "inout phase_err",
		"error_description": "Missing semicolon at the end of the port declaration statement"
	},
	{
		"original_line": "I_gain    = available power gain in dB. ", 
		"bug_line": "I_gain    = available power gain in dB. */",
		"error_description": "Prematurely terminated multi-line comment with '*/', causing subsequent lines (originally within comment block) to be interpreted as invalid VerilogA code."
	},
	{
		"original_line": "  I(Q_in) <+ white_noise(noise_current*noise_current, "IQ_modulator_q");", 
		"bug_line": "  I(Q_in) <+ white_noise(noise_current*noise_current, "IQ_modulator_q);",
		"error_description": "Unterminated string literal due to missing closing double quote"
	},
	{
		"original_line": "flo     = Local oscillator frequency", 
		"bug_line": "flo     = Local oscillator frequency */",
		"error_description": "Prematurely terminates the multi-line comment by adding '*/', causing the subsequent lines (26-27) to be interpreted as invalid VerilogA code (unexpected tokens)."
	},
	{
		"original_line": "flo     = Local oscillator frequency", 
		"bug_line": "flo     = Local oscillator frequency */",
		"error_description": "Added '*/' which prematurely terminates the multi-line comment block. This causes subsequent lines (including the '====================' and '*/') to be uncommented, resulting in syntax errors for unmatched comment terminators and invalid tokens."
	},
	{
		"original_line": "real I_b;", 
		"bug_line": "real I_b",
		"error_description": "Missing semicolon at the end of the variable declaration, causing unterminated statement error."
	},
	{
		"original_line": "real root2x2;", 
		"bug_line": "real root2x2",
		"error_description": "Missing semicolon at the end of the variable declaration statement."
	},
	{
		"original_line": "  else Q_rhoout = Q_rhooutmax;", 
		"bug_line": "  els Q_rhoout = Q_rhooutmax;",
		"error_description": "Misspelled 'else' keyword as 'els', which is not a valid VerilogA keyword"
	},
	{
		"original_line": "parameter real quad_error = 0;", 
		"bug_line": "parameter real quad_error = 0",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	},
	{
		"original_line": "Q_theta = tmp+V(phase_err)-quad_error/2;", 
		"bug_line": "Q_theta = tmp+V(phase_err) quad_error/2;",
		"error_description": "Missing operator between 'V(phase_err)' and 'quad_error/2' results in invalid adjacent expressions without an operator."
	},
	{
		"original_line": "inout I_in ;", 
		"bug_line": "inout I_in",
		"error_description": "Missing semicolon at the end of the port declaration, causing a syntax error where the parser expects a semicolon before the next token 'electrical'."
	},
	{
		"original_line": "real I_a;", 
		"bug_line": "real I_a",
		"error_description": "Missing semicolon at the end of the variable declaration statement. VerilogA requires semicolons to terminate statements."
	},
	{
		"original_line": "     rnf = pow(10,nf/10);", 
		"bug_line": "     rnf = pow(10,nf/10;",
		"error_description": "Missing closing parenthesis for function call"
	},
	{
		"original_line": "real Q_a;", 
		"bug_line": "real Q_a",
		"error_description": "Missing semicolon at the end of the variable declaration statement"
	},
	{
		"original_line": "inout I_in ;", 
		"bug_line": "inout I_in:",
		"error_description": "Replaced terminating semicolon with a colon, which is invalid syntax for port declaration termination in VerilogA."
	},
	{
		"original_line": "real I_theta;", 
		"bug_line": "real I_theta",
		"error_description": "Missing semicolon at the end of the variable declaration statement."
	},
	{
		"original_line": "inout I_in ;", 
		"bug_line": "inout I_in",
		"error_description": "Missing semicolon at the end of the port declaration, causing a syntax error as VerilogA requires statements to terminate with semicolons."
	}
]