<stg><name>loop_imperfect</name>


<trans_list>

<trans id="100" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="2" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="31" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %A) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %b) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @loop_imperfect_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i10 [ 0, %0 ], [ %i, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln96 = icmp eq i10 %i_0, -24

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %i = add i10 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln96, label %2, label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:2  %zext_ln98 = zext i10 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:3  %A_addr = getelementptr [1000 x i32]* %A, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="10">
<![CDATA[
hls_label_0:4  %d = load i32* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:20  %b_addr = getelementptr [1000 x i32]* %b, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="10">
<![CDATA[
hls_label_0:21  %b_load = load i32* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="10">
<![CDATA[
hls_label_0:4  %d = load i32* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:5  %add_ln99 = add nsw i32 %d, 112

]]></Node>
<StgValue><ssdm name="add_ln99"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:6  %mul_ln99 = mul nsw i32 %d, %add_ln99

]]></Node>
<StgValue><ssdm name="mul_ln99"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="10">
<![CDATA[
hls_label_0:21  %b_load = load i32* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:6  %mul_ln99 = mul nsw i32 %d, %add_ln99

]]></Node>
<StgValue><ssdm name="mul_ln99"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:6  %mul_ln99 = mul nsw i32 %d, %add_ln99

]]></Node>
<StgValue><ssdm name="mul_ln99"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="53" st_id="6" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:6  %mul_ln99 = mul nsw i32 %d, %add_ln99

]]></Node>
<StgValue><ssdm name="mul_ln99"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="54" st_id="7" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:6  %mul_ln99 = mul nsw i32 %d, %add_ln99

]]></Node>
<StgValue><ssdm name="mul_ln99"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:7  %add_ln99_1 = add nsw i32 %mul_ln99, 23

]]></Node>
<StgValue><ssdm name="add_ln99_1"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:8  %mul_ln99_1 = mul nsw i32 %d, %add_ln99_1

]]></Node>
<StgValue><ssdm name="mul_ln99_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="57" st_id="8" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:8  %mul_ln99_1 = mul nsw i32 %d, %add_ln99_1

]]></Node>
<StgValue><ssdm name="mul_ln99_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="58" st_id="9" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:8  %mul_ln99_1 = mul nsw i32 %d, %add_ln99_1

]]></Node>
<StgValue><ssdm name="mul_ln99_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="59" st_id="10" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:8  %mul_ln99_1 = mul nsw i32 %d, %add_ln99_1

]]></Node>
<StgValue><ssdm name="mul_ln99_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="60" st_id="11" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:8  %mul_ln99_1 = mul nsw i32 %d, %add_ln99_1

]]></Node>
<StgValue><ssdm name="mul_ln99_1"/></StgValue>
</operation>

<operation id="61" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:9  %add_ln99_2 = add nsw i32 %mul_ln99_1, 36

]]></Node>
<StgValue><ssdm name="add_ln99_2"/></StgValue>
</operation>

<operation id="62" st_id="11" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:10  %mul_ln99_2 = mul nsw i32 %d, %add_ln99_2

]]></Node>
<StgValue><ssdm name="mul_ln99_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="63" st_id="12" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:10  %mul_ln99_2 = mul nsw i32 %d, %add_ln99_2

]]></Node>
<StgValue><ssdm name="mul_ln99_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="64" st_id="13" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:10  %mul_ln99_2 = mul nsw i32 %d, %add_ln99_2

]]></Node>
<StgValue><ssdm name="mul_ln99_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="65" st_id="14" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:10  %mul_ln99_2 = mul nsw i32 %d, %add_ln99_2

]]></Node>
<StgValue><ssdm name="mul_ln99_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="66" st_id="15" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:10  %mul_ln99_2 = mul nsw i32 %d, %add_ln99_2

]]></Node>
<StgValue><ssdm name="mul_ln99_2"/></StgValue>
</operation>

<operation id="67" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:11  %add_ln99_3 = add nsw i32 %mul_ln99_2, 82

]]></Node>
<StgValue><ssdm name="add_ln99_3"/></StgValue>
</operation>

<operation id="68" st_id="15" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:12  %mul_ln99_3 = mul nsw i32 %d, %add_ln99_3

]]></Node>
<StgValue><ssdm name="mul_ln99_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="69" st_id="16" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:12  %mul_ln99_3 = mul nsw i32 %d, %add_ln99_3

]]></Node>
<StgValue><ssdm name="mul_ln99_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="70" st_id="17" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:12  %mul_ln99_3 = mul nsw i32 %d, %add_ln99_3

]]></Node>
<StgValue><ssdm name="mul_ln99_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="71" st_id="18" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:12  %mul_ln99_3 = mul nsw i32 %d, %add_ln99_3

]]></Node>
<StgValue><ssdm name="mul_ln99_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="72" st_id="19" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:12  %mul_ln99_3 = mul nsw i32 %d, %add_ln99_3

]]></Node>
<StgValue><ssdm name="mul_ln99_3"/></StgValue>
</operation>

<operation id="73" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:13  %add_ln99_4 = add nsw i32 %mul_ln99_3, 127

]]></Node>
<StgValue><ssdm name="add_ln99_4"/></StgValue>
</operation>

<operation id="74" st_id="19" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:14  %mul_ln99_4 = mul nsw i32 %d, %add_ln99_4

]]></Node>
<StgValue><ssdm name="mul_ln99_4"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="75" st_id="20" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:14  %mul_ln99_4 = mul nsw i32 %d, %add_ln99_4

]]></Node>
<StgValue><ssdm name="mul_ln99_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="76" st_id="21" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:14  %mul_ln99_4 = mul nsw i32 %d, %add_ln99_4

]]></Node>
<StgValue><ssdm name="mul_ln99_4"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="77" st_id="22" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:14  %mul_ln99_4 = mul nsw i32 %d, %add_ln99_4

]]></Node>
<StgValue><ssdm name="mul_ln99_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="78" st_id="23" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:14  %mul_ln99_4 = mul nsw i32 %d, %add_ln99_4

]]></Node>
<StgValue><ssdm name="mul_ln99_4"/></StgValue>
</operation>

<operation id="79" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:15  %add_ln99_5 = add nsw i32 %mul_ln99_4, 2

]]></Node>
<StgValue><ssdm name="add_ln99_5"/></StgValue>
</operation>

<operation id="80" st_id="23" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:16  %mul_ln99_5 = mul nsw i32 %d, %add_ln99_5

]]></Node>
<StgValue><ssdm name="mul_ln99_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="81" st_id="24" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:16  %mul_ln99_5 = mul nsw i32 %d, %add_ln99_5

]]></Node>
<StgValue><ssdm name="mul_ln99_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="82" st_id="25" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:16  %mul_ln99_5 = mul nsw i32 %d, %add_ln99_5

]]></Node>
<StgValue><ssdm name="mul_ln99_5"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="83" st_id="26" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:16  %mul_ln99_5 = mul nsw i32 %d, %add_ln99_5

]]></Node>
<StgValue><ssdm name="mul_ln99_5"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="84" st_id="27" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:16  %mul_ln99_5 = mul nsw i32 %d, %add_ln99_5

]]></Node>
<StgValue><ssdm name="mul_ln99_5"/></StgValue>
</operation>

<operation id="85" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:17  %add_ln99_6 = add nsw i32 %mul_ln99_5, 20

]]></Node>
<StgValue><ssdm name="add_ln99_6"/></StgValue>
</operation>

<operation id="86" st_id="27" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:18  %mul_ln99_6 = mul nsw i32 %d, %add_ln99_6

]]></Node>
<StgValue><ssdm name="mul_ln99_6"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="87" st_id="28" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:18  %mul_ln99_6 = mul nsw i32 %d, %add_ln99_6

]]></Node>
<StgValue><ssdm name="mul_ln99_6"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="88" st_id="29" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:18  %mul_ln99_6 = mul nsw i32 %d, %add_ln99_6

]]></Node>
<StgValue><ssdm name="mul_ln99_6"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="89" st_id="30" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:18  %mul_ln99_6 = mul nsw i32 %d, %add_ln99_6

]]></Node>
<StgValue><ssdm name="mul_ln99_6"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="90" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="91" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln97"/></StgValue>
</operation>

<operation id="92" st_id="31" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:18  %mul_ln99_6 = mul nsw i32 %d, %add_ln99_6

]]></Node>
<StgValue><ssdm name="mul_ln99_6"/></StgValue>
</operation>

<operation id="93" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:19  %add_ln99_7 = add nsw i32 %mul_ln99_6, 100

]]></Node>
<StgValue><ssdm name="add_ln99_7"/></StgValue>
</operation>

<operation id="94" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:22  %sext_ln99 = sext i32 %b_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln99"/></StgValue>
</operation>

<operation id="95" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:23  %A_addr_1 = getelementptr [1000 x i32]* %A, i64 0, i64 %sext_ln99

]]></Node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="96" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
hls_label_0:24  store i32 %add_ln99_7, i32* %A_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="97" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:25  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="98" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:26  br label %1

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="99" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln106"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
