set search_path [list . ../../SynthesisLibrary/lib/dff_full/]
set target_library ../../SynthesisLibrary/lib/dff_full/dff_full.db
set link_library ../../SynthesisLibrary/lib/dff_full/dff_full.db
set symbol_library [concat ../../SynthesisLibrary/lib/generic.sdb]
set hdlin_while_loop_iterations 2049

analyze -format verilog {../syn_lib/FA.v ../syn_lib/ADD.v ../syn_lib/MULT.v ../syn_lib/SUB.v ../syn_lib/COMP.v ../syn_lib/MUX.v ../syn_lib/COUNT.v}


analyze -format verilog {first_nns_comb.v first_nns_seq.v k_nns_seq.v}

#foreach n {512} {
#foreach w {15 31} {
#elaborate first_nns_comb -architecture verilog -library DEFAULT -update -parameters $w,$n
#set_max_area -ignore_tns 0 
#set_flatten false -design *
#set_structure -design * false
#set_resource_allocation area_only
#report_compile_options
#compile -ungroup_all  -map_effort low -area_effort low -no_design_rule
#write -hierarchy -format verilog -output syn/first_nns_comb_$w\_$n.v
#}
#}

foreach k {4} {
foreach w {31} {
elaborate k_nns_seq -architecture verilog -library DEFAULT -update -parameters $w,$k
set_max_area -ignore_tns 0 
set_flatten false -design *
set_structure -design * false
set_resource_allocation area_only
report_compile_options
compile -ungroup_all  -map_effort low -area_effort low -no_design_rule
write -hierarchy -format verilog -output syn/k_nns_seq_$w\_$k.v
}
}

exit
