<html lang="en">
<head>
<meta charset="utf-8"/>
<title offset="609">Logic gate</title>
<script src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_SVG.js" type="text/javascript">
</script>
</head>
<body>
<h1>Logic gate</h1>
<hr/>

<p>In <a class="uri" href="electronics" title="wikilink">electronics</a>, a <strong>logic gate</strong> is an idealized or physical device implementing a <a href="Boolean_function" title="wikilink">Boolean function</a>; that is, it performs a <a href="logical_operation" title="wikilink">logical operation</a> on one or more logical inputs, and produces a single logical output. Depending on the context, the term may refer to an <strong>ideal logic gate</strong>, one that has for instance zero <a href="rise_time" title="wikilink">rise time</a> and unlimited <a class="uri" href="fan-out" title="wikilink">fan-out</a>, or it may refer to a non-ideal physical device<a class="footnoteRef" href="#fn1" id="fnref1"><sup>1</sup></a> (see <a href="Ideal_and_real_op-amps" title="wikilink">Ideal and real op-amps</a> for comparison).</p>

<p>Logic gates are primarily implemented using <a href="diode" title="wikilink">diodes</a> or <a href="transistor" title="wikilink">transistors</a> acting as <a href="switch#Electronic_switches" title="wikilink">electronic switches</a>, but can also be constructed using <a href="vacuum_tube" title="wikilink">vacuum tubes</a>, electromagnetic <a href="relay" title="wikilink">relays</a> (<a href="relay_logic" title="wikilink">relay logic</a>), <a href="fluidic_logic" title="wikilink">fluidic logic</a>, <a href="pneumatics#Pneumatic_logic" title="wikilink">pneumatic logic</a>, <a class="uri" href="optics" title="wikilink">optics</a>, <a href="molecular_logic_gate" title="wikilink">molecules</a>, or even <a href="analytical_engine" title="wikilink">mechanical</a> elements. With amplification, logic gates can be cascaded in the same way that Boolean functions can be composed, allowing the construction of a physical model of all of <a href="Boolean_logic" title="wikilink">Boolean logic</a>, and therefore, all of the algorithms and <a class="uri" href="mathematics" title="wikilink">mathematics</a> that can be described with Boolean logic.</p>

<p>Logic circuits include such devices as <a href="multiplexer" title="wikilink">multiplexers</a>, <a href="processor_register" title="wikilink">registers</a>, <a href="arithmetic_logic_unit" title="wikilink">arithmetic logic units</a> (ALUs), and <a href="computer_storage" title="wikilink">computer memory</a>, all the way up through complete <a href="microprocessor" title="wikilink">microprocessors</a>, which may contain more than 100 million gates. In modern practice, most gates are made from <a href="field-effect_transistor" title="wikilink">field-effect transistors</a> (FETs), particularly <a href="MOSFET" title="wikilink">MOSFETs</a> (metal–oxide–semiconductor field-effect transistors).</p>

<p>Compound logic gates <a class="uri" href="AND-OR-Invert" title="wikilink">AND-OR-Invert</a> (AOI) and OR-AND-Invert (OAI) are often employed in circuit design because their construction using MOSFETs is simpler and more efficient than the sum of the individual gates.<a class="footnoteRef" href="#fn2" id="fnref2"><sup>2</sup></a></p>

<p>In <a href="Reversible_computing" title="wikilink">reversible logic</a>, <a href="Toffoli_gate" title="wikilink">Toffoli gates</a> are used.</p>
<h2 id="electronic-gates">Electronic gates</h2>

<p>To build a <a href="functionally_complete" title="wikilink">functionally complete</a> logic system, <a href="relay" title="wikilink">relays</a>, <a href="thermionic_valve" title="wikilink">valves</a> (vacuum tubes), or <a href="transistor" title="wikilink">transistors</a> can be used. The simplest family of logic gates using <a href="bipolar_transistors" title="wikilink">bipolar transistors</a> is called <a href="resistor-transistor_logic" title="wikilink">resistor-transistor logic</a> (RTL). Unlike simple diode logic gates (which do not have a gain element), RTL gates can be cascaded indefinitely to produce more complex logic functions. RTL gates were used in early <a href="integrated_circuit" title="wikilink">integrated circuits</a>. For higher speed and better density, the resistors used in RTL were replaced by diodes resulting in <a href="diode-transistor_logic" title="wikilink">diode-transistor logic</a> (DTL). <a href="Transistor-transistor_logic" title="wikilink">Transistor-transistor logic</a> (TTL) then supplanted DTL. As integrated circuits became more complex, bipolar transistors were replaced with smaller <a href="field-effect_transistor" title="wikilink">field-effect transistors</a> (<a href="MOSFET" title="wikilink">MOSFETs</a>); see <a href="PMOS_logic" title="wikilink">PMOS</a> and <a href="NMOS_logic" title="wikilink">NMOS</a>. To reduce power consumption still further, most contemporary chip implementations of digital systems now use <a class="uri" href="CMOS" title="wikilink">CMOS</a> logic. CMOS uses complementary (both n-channel and p-channel) MOSFET devices to achieve a high speed with low power dissipation.</p>

<p>For small-scale logic, designers now use prefabricated logic gates from families of devices such as the <a href="Transistor-transistor_logic" title="wikilink">TTL</a> <a href="7400_series" title="wikilink">7400 series</a> by <a href="Texas_Instruments" title="wikilink">Texas Instruments</a>, the <a class="uri" href="CMOS" title="wikilink">CMOS</a> <a href="4000_series" title="wikilink">4000 series</a> by <a class="uri" href="RCA" title="wikilink">RCA</a>, and their more recent descendants. Increasingly, these fixed-function logic gates are being replaced by <a href="programmable_logic_device" title="wikilink">programmable logic devices</a>, which allow designers to pack a large number of mixed logic gates into a single <a href="integrated_circuit" title="wikilink">integrated circuit</a>. The field-programmable nature of <a href="programmable_logic_device" title="wikilink">programmable logic devices</a> such as <a href="Field-Programmable_Gate_Array" title="wikilink">FPGAs</a> has removed the 'hard' property of hardware; it is now possible to change the logic design of a hardware system by reprogramming some of its components, thus allowing the features or function of a hardware implementation of a logic system to be changed.</p>

<p>Electronic logic gates differ significantly from their relay-and-switch equivalents. They are much faster, consume much less power, and are much smaller (all by a factor of a million or more in most cases). Also, there is a fundamental structural difference. The switch circuit creates a continuous metallic path for current to flow (in either direction) between its input and its output. The semiconductor logic gate, on the other hand, acts as a high-<a class="uri" href="gain" title="wikilink">gain</a> <a class="uri" href="voltage" title="wikilink">voltage</a> <a href="electronic_amplifier" title="wikilink">amplifier</a>, which sinks a tiny current at its input and produces a low-impedance voltage at its output. It is not possible for current to flow between the output and the input of a semiconductor logic gate.</p>

<p>Another important advantage of standardized <a href="integrated_circuit" title="wikilink">integrated circuit</a> logic families, such as the 7400 and 4000 families, is that they can be cascaded. This means that the output of one gate can be wired to the inputs of one or several other gates, and so on. Systems with varying degrees of complexity can be built without great concern of the designer for the internal workings of the gates, provided the limitations of each <a href="integrated_circuit" title="wikilink">integrated circuit</a> are considered.</p>

<p>The output of one gate can only drive a finite number of inputs to other gates, a number called the '<a class="uri" href="fanout" title="wikilink">fanout</a> limit'. Also, there is always a delay, called the '<a href="propagation_delay" title="wikilink">propagation delay</a>', from a change in input of a gate to the corresponding change in its output. When gates are cascaded, the total propagation delay is approximately the sum of the individual delays, an effect which can become a problem in high-speed circuits. Additional delay can be caused when a large number of inputs are connected to an output, due to the distributed <a class="uri" href="capacitance" title="wikilink">capacitance</a> of all the inputs and wiring and the finite amount of current that each output can provide.</p>
<h2 id="symbols">Symbols</h2>

<p> There are two sets of symbols for elementary logic gates in common use, both defined in <a href="American_National_Standards_Institute" title="wikilink">ANSI</a>/<a href="Institute_of_Electrical_and_Electronics_Engineers" title="wikilink">IEEE</a> Std 91-1984 and its supplement ANSI/IEEE Std 91a-1991. The "distinctive shape" set, based on traditional schematics, is used for simple drawings, and derives from MIL-STD-806 of the 1950s and 1960s. It is sometimes unofficially described as "military", reflecting its origin. The "rectangular shape" set, based on ANSI Y32.14 and other early industry standards, as later refined by IEEE and IEC, has rectangular outlines for all types of gate and allows representation of a much wider range of devices than is possible with the traditional symbols.<a class="footnoteRef" href="#fn3" id="fnref3"><sup>3</sup></a> The IEC standard, IEC 60617-12, has been adopted by other standards, such as <a href="European_Committee_for_Standardization" title="wikilink">EN</a> 60617-12:1999 in Europe, <a href="British_Standard" title="wikilink">BS</a> EN 60617-12:1999 in the United Kingdom, and DIN EN 60617-12:1998 in Germany.</p>

<p>The mutual goal of IEEE Std 91-1984 and IEC 60617-12 was to provide a uniform method of describing the complex logic functions of digital circuits with schematic symbols. These functions were more complex than simple AND and OR gates. They could be medium scale circuits such as a 4-bit counter to a large scale circuit such as a microprocessor.</p>

<p>IEC 617-12 and its successor IEC 60617-12 do not explicitly show the "distinctive shape" symbols, but do not prohibit them.<a class="footnoteRef" href="#fn4" id="fnref4"><sup>4</sup></a> These are, however, shown in ANSI/IEEE 91 (and 91a) with this note: "The distinctive-shape symbol is, according to IEC Publication 617, Part 12, not preferred, but is not considered to be in contradiction to that standard." IEC 60617-12 correspondingly contains the note (Section 2.1) "Although non-preferred, the use of other symbols recognized by official national standards, that is distinctive shapes in place of symbols [list of basic gates], shall not be considered to be in contradiction with this standard. Usage of these other symbols in combination to form complex symbols (for example, use as embedded symbols) is discouraged." This compromise was reached between the respective IEEE and IEC working groups to permit the IEEE and IEC standards to be in mutual compliance with one another.</p>

<p>A third style of symbols was in use in Europe and is still widely used in European academia. See the column "DIN 40700" in <a href=":de:Logikgatter#Typen_von_Logikgattern_und_Symbolik" title="wikilink">the table in the German Wikipedia</a>.</p>

<p>In the 1980s, schematics were the predominant method to design both <a href="circuit_boards" title="wikilink">circuit boards</a> and custom ICs known as <a href="gate_array" title="wikilink">gate arrays</a>. Today custom ICs and the <a href="field-programmable_gate_array" title="wikilink">field-programmable gate array</a> are typically designed with <a href="Hardware_description_language" title="wikilink">Hardware Description Languages</a> (HDL) such as <a class="uri" href="Verilog" title="wikilink">Verilog</a> or <a class="uri" href="VHDL" title="wikilink">VHDL</a>.</p>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>Type</p></th>
<th style="text-align: left;">
<p>Distinctive shape<br/>
(IEEE Std 91/91a-1991)</p></th>
<th style="text-align: left;">
<p>Rectangular shape<br/>
(IEEE Std 91/91a-1991<br/>
IEC 60617-12 : 1997)</p></th>
<th style="text-align: left;">
<p>Boolean algebra between A &amp; B</p></th>
<th style="text-align: left;">
<p>Truth table</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p><strong><a href="AND_gate" title="wikilink">AND</a></strong></p></td>
<td style="text-align: left;"></td>
<td style="text-align: left;"><figure><b>(Figure)</b>
<figcaption>AND symbol</figcaption>
</figure></td>
<td style="text-align: left;"></td>
<td style="text-align: left;"><figure><b>(Figure)</b>
<figcaption>AND symbol</figcaption>
</figure></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p><strong><a href="OR_gate" title="wikilink">OR</a></strong></p></td>
<td style="text-align: left;"><figure><b>(Figure)</b>
<figcaption><code>OR</code> <code>symbol</code></figcaption>
</figure></td>
<td style="text-align: left;"><figure><b>(Figure)</b>
<figcaption><code>OR</code> <code>symbol</code></figcaption>
</figure></td>
<td style="text-align: left;">
<p>

<math display="inline" id="Logic_gate:0">
 <semantics>
  <mrow>
   <mi>A</mi>
   <mo>+</mo>
   <mi>B</mi>
  </mrow>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <plus></plus>
    <ci>A</ci>
    <ci>B</ci>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   A+B
  </annotation>
 </semantics>
</math>

</p></td>
<td style="text-align: left;"><table>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p><strong>INPUT</strong></p></td>
<td style="text-align: left;">
<p><strong>OUTPUT</strong></p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>A</p></td>
<td style="text-align: left;">
<p>B</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>0</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>1</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>0</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>1</p></td>
</tr>
</tbody>
</table></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p><strong><a href="NOT_gate" title="wikilink">NOT</a></strong></p></td>
<td style="text-align: left;"><figure><b>(Figure)</b>
<figcaption><code>NOT</code> <code>symbol</code></figcaption>
</figure></td>
<td style="text-align: left;"><figure><b>(Figure)</b>
<figcaption><code>NOT</code> <code>symbol</code></figcaption>
</figure></td>
<td style="text-align: left;">
<p>

<math display="inline" id="Logic_gate:1">
 <semantics>
  <mover accent="true">
   <mi>A</mi>
   <mo>¯</mo>
  </mover>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <ci>normal-¯</ci>
    <ci>A</ci>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   \overline{A}
  </annotation>
 </semantics>
</math>

 or <big>~</big>

<math display="inline" id="Logic_gate:2">
 <semantics>
  <mi>A</mi>
  <annotation-xml encoding="MathML-Content">
   <ci>A</ci>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   A
  </annotation>
 </semantics>
</math>

</p></td>
<td style="text-align: left;"><table>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p><strong>INPUT</strong></p></td>
<td style="text-align: left;">
<p><strong>OUTPUT</strong></p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>A</p></td>
<td style="text-align: left;">
<p>NOT A</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>1</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>0</p></td>
</tr>
</tbody>
</table></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>In electronics a NOT gate is more commonly called an inverter. The circle on the symbol is called a <em>bubble</em>, and is used in logic diagrams to indicate a logic negation between the external logic state and the internal logic state (1 to 0 or vice versa). On a circuit diagram it must be accompanied by a statement asserting that the <em>positive logic convention</em> or <em>negative logic convention</em> is being used (high voltage level = 1 or high voltage level = 0, respectively). The <em>wedge</em> is used in circuit diagrams to directly indicate an active-low (high voltage level = 0) input or output without requiring a uniform convention throughout the circuit diagram. This is called <em>Direct Polarity Indication</em>. See IEEE Std 91/91A and IEC 60617-12. Both the <em>bubble</em> and the <em>wedge</em> can be used on distinctive-shape and <a href="rectangle" title="wikilink">rectangular</a>-shape symbols on circuit diagrams, depending on the logic convention used. On pure logic diagrams, only the <em>bubble</em> is meaningful.</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p><strong><a href="NAND_gate" title="wikilink">NAND</a></strong></p></td>
<td style="text-align: left;"><figure><b>(Figure)</b>
<figcaption><code>NAND</code> <code>symbol</code></figcaption>
</figure></td>
<td style="text-align: left;"><figure><b>(Figure)</b>
<figcaption>NAND symbol</figcaption>
</figure></td>
<td style="text-align: left;">
<p>

<math display="inline" id="Logic_gate:3">
 <semantics>
  <mover accent="true">
   <mrow>
    <mi>A</mi>
    <mo>⋅</mo>
    <mi>B</mi>
   </mrow>
   <mo>¯</mo>
  </mover>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <ci>normal-¯</ci>
    <apply>
     <ci>normal-⋅</ci>
     <ci>A</ci>
     <ci>B</ci>
    </apply>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   \overline{A\cdot B}
  </annotation>
 </semantics>
</math>


 or 

<math display="inline" id="Logic_gate:4">
 <semantics>
  <mrow>
   <mi>A</mi>
   <mo>↑</mo>
   <mi>B</mi>
  </mrow>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <ci>normal-↑</ci>
    <ci>A</ci>
    <ci>B</ci>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   A\uparrow B
  </annotation>
 </semantics>
</math>

</p></td>
<td style="text-align: left;"><table>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p><strong>INPUT</strong></p></td>
<td style="text-align: left;">
<p><strong>OUTPUT</strong></p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>A</p></td>
<td style="text-align: left;">
<p>B</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>0</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>1</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>0</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>1</p></td>
</tr>
</tbody>
</table></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p><strong><a href="NOR_gate" title="wikilink">NOR</a></strong></p></td>
<td style="text-align: left;"><figure><b>(Figure)</b>
<figcaption>NOR symbol</figcaption>
</figure></td>
<td style="text-align: left;"><figure><b>(Figure)</b>
<figcaption>NOR symbol</figcaption>
</figure></td>
<td style="text-align: left;">
<p>

<math display="inline" id="Logic_gate:5">
 <semantics>
  <mover accent="true">
   <mrow>
    <mi>A</mi>
    <mo>+</mo>
    <mi>B</mi>
   </mrow>
   <mo>¯</mo>
  </mover>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <ci>normal-¯</ci>
    <apply>
     <plus></plus>
     <ci>A</ci>
     <ci>B</ci>
    </apply>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   \overline{A+B}
  </annotation>
 </semantics>
</math>

 or 

<math display="inline" id="Logic_gate:6">
 <semantics>
  <mrow>
   <mi>A</mi>
   <mo>-</mo>
   <mi>B</mi>
  </mrow>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <minus></minus>
    <ci>A</ci>
    <ci>B</ci>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   A-B
  </annotation>
 </semantics>
</math>

</p></td>
<td style="text-align: left;"><table>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p><strong>INPUT</strong></p></td>
<td style="text-align: left;">
<p><strong>OUTPUT</strong></p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>A</p></td>
<td style="text-align: left;">
<p>B</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>0</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>1</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>0</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>1</p></td>
</tr>
</tbody>
</table></td>
</tr>
<tr class="odd">
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p><strong><a href="XOR_gate" title="wikilink">XOR</a></strong></p></td>
<td style="text-align: left;"><figure><b>(Figure)</b>
<figcaption>XOR symbol</figcaption>
</figure></td>
<td style="text-align: left;"><figure><b>(Figure)</b>
<figcaption>XOR symbol</figcaption>
</figure></td>
<td style="text-align: left;">
<p>

<math display="inline" id="Logic_gate:7">
 <semantics>
  <mrow>
   <mi>A</mi>
   <mo>⊕</mo>
   <mi>B</mi>
  </mrow>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <csymbol cd="latexml">direct-sum</csymbol>
    <ci>A</ci>
    <ci>B</ci>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   A\oplus B
  </annotation>
 </semantics>
</math>

</p></td>
<td style="text-align: left;"><table>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p><strong>INPUT</strong></p></td>
<td style="text-align: left;">
<p><strong>OUTPUT</strong></p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>A</p></td>
<td style="text-align: left;">
<p>B</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>0</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>1</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>0</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>1</p></td>
</tr>
</tbody>
</table></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p><strong><a href="XNOR_gate" title="wikilink">XNOR</a></strong></p></td>
<td style="text-align: left;"><figure><b>(Figure)</b>
<figcaption>XNOR symbol</figcaption>
</figure></td>
<td style="text-align: left;"><figure><b>(Figure)</b>
<figcaption>XNOR symbol</figcaption>
</figure></td>
<td style="text-align: left;">
<p>

<math display="inline" id="Logic_gate:8">
 <semantics>
  <mover accent="true">
   <mrow>
    <mi>A</mi>
    <mo>⊕</mo>
    <mi>B</mi>
   </mrow>
   <mo>¯</mo>
  </mover>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <ci>normal-¯</ci>
    <apply>
     <csymbol cd="latexml">direct-sum</csymbol>
     <ci>A</ci>
     <ci>B</ci>
    </apply>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   \overline{A\oplus B}
  </annotation>
 </semantics>
</math>


 or 

<math display="inline" id="Logic_gate:9">
 <semantics>
  <mrow>
   <mi>A</mi>
   <mo>⊙</mo>
   <mi>B</mi>
  </mrow>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <csymbol cd="latexml">direct-product</csymbol>
    <ci>A</ci>
    <ci>B</ci>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   {A\odot B}
  </annotation>
 </semantics>
</math>

</p></td>
<td style="text-align: left;"><table>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p><strong>INPUT</strong></p></td>
<td style="text-align: left;">
<p><strong>OUTPUT</strong></p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>A</p></td>
<td style="text-align: left;">
<p>B</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>0</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>1</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>0</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>1</p></td>
</tr>
</tbody>
</table></td>
</tr>
</tbody>
</table>

<p>The two input exclusive-OR is true only when the two input values are <em>different</em>, false if they are equal, regardless of the value. If there are more than two inputs, the gate generates a true at its output if the number of trues at its input is <em>odd</em>. In practice, these gates are built from combinations of simpler logic gates.</p>
<h2 id="universal-logic-gates">Universal logic gates</h2>

<p> <a href="Charles_Sanders_Peirce" title="wikilink">Charles Sanders Peirce</a> (winter of 1880–81) showed that <a href="NOR_gates" title="wikilink">NOR gates</a> alone (or alternatively <a href="NAND_gates" title="wikilink">NAND gates</a> alone) can be used to reproduce the functions of all the other logic gates, but his work on it was unpublished until 1933.<a class="footnoteRef" href="#fn5" id="fnref5"><sup>5</sup></a> The first published proof was by <a href="Henry_M._Sheffer" title="wikilink">Henry M. Sheffer</a> in 1913, so the NAND logical operation is sometimes called <a href="Sheffer_stroke" title="wikilink">Sheffer stroke</a>; the <a href="logical_NOR" title="wikilink">logical NOR</a> is sometimes called <em>Peirce's arrow</em>.<a class="footnoteRef" href="#fn6" id="fnref6"><sup>6</sup></a> Consequently, these gates are sometimes called <em>universal logic gates</em>.<a class="footnoteRef" href="#fn7" id="fnref7"><sup>7</sup></a></p>
<h2 id="de-morgan-equivalent-symbols">De Morgan equivalent symbols</h2>

<p>By use of <a href="De_Morgan's_laws" title="wikilink">De Morgan's laws</a>, an <em>AND</em> function is identical to an <em>OR</em> function with negated inputs and outputs. Likewise, an <em>OR</em> function is identical to an <em>AND</em> function with negated inputs and outputs. A NAND gate is equivalent to an OR gate with negated inputs, and a NOR gate is equivalent to an AND gate with negated inputs.</p>

<p>This leads to an alternative set of symbols for basic gates that use the opposite core symbol (<em>AND</em> or <em>OR</em>) but with the inputs and outputs negated. Use of these alternative symbols can make logic circuit diagrams much clearer and help to show accidental connection of an active high output to an active low input or vice versa. Any connection that has logic negations at both ends can be replaced by a negationless connection and a suitable change of gate or vice versa. Any connection that has a negation at one end and no negation at the other can be made easier to interpret by instead using the De Morgan equivalent symbol at either of the two ends. When negation or polarity indicators on both ends of a connection match, there is no logic negation in that path (effectively, bubbles "cancel"), making it easier to follow logic states from one symbol to the next. This is commonly seen in real logic diagrams - thus the reader must not get into the habit of associating the shapes exclusively as OR or AND shapes, but also take into account the bubbles at both inputs and outputs in order to determine the "true" logic function indicated.</p>

<p>A De Morgan symbol can show more clearly a gate's primary logical purpose and the polarity of its nodes that are considered in the "signaled" (active, on) state. Consider the simplified case where a two-input NAND gate is used to drive a motor when either of its inputs are brought low by a switch. The "signaled" state (motor on) occurs when either one OR the other switch is on. Unlike a regular NAND symbol, which suggests AND logic, the De Morgan version, a two negative-input OR gate, correctly shows that OR is of interest. The regular NAND symbol has a bubble at the output and none at the inputs (the opposite of the states that will turn the motor on), but the De Morgan symbol shows both inputs and output in the polarity that will drive the motor.</p>

<p>De Morgan's theorem is most commonly used to implement logic gates as combinations of only NAND gates, or as combinations of only NOR gates, for economic reasons.</p>
<h2 id="data-storage">Data storage</h2>

<p>Logic gates can also be used to store data. A storage element can be constructed by connecting several gates in a "<a href="Latch_(electronics)" title="wikilink">latch</a>" circuit. More complicated designs that use <a href="clock_signal" title="wikilink">clock signals</a> and that change only on a rising or falling edge of the clock are called edge-triggered "<a href="flip-flop_(electronics)" title="wikilink">flip-flops</a>". Formally, a flip-flop is called a bistable circuit, because it has two stable states which it can maintain indefinitely. The combination of multiple flip-flops in parallel, to store a multiple-bit value, is known as a register. When using any of these gate setups the overall system has memory; it is then called a <a href="sequential_logic" title="wikilink">sequential logic</a> system since its output can be influenced by its previous state(s), i.e. by the <em>sequence</em> of input states. In contrast, the output from <a href="combinatorial_logic" title="wikilink">combinatorial logic</a> is purely a combination of its present inputs, unaffected by the previous input and output states.</p>

<p>These logic circuits are known as computer <a href="computer_storage" title="wikilink">memory</a>. They vary in performance, based on factors of <a class="uri" href="speed" title="wikilink">speed</a>, complexity, and reliability of storage, and many different types of designs are used based on the application.</p>
<h2 id="three-state-logic-gates">Three-state logic gates</h2>
<figure><b>(Figure)</b>
<figcaption>A tristate buffer can be thought of as a switch. If <em>B</em> is on, the switch is closed. If B is off, the switch is open.</figcaption>
</figure>

<p>A three-state logic gate is a type of logic gate that can have three different outputs: high (H), low (L) and high-impedance (Z). The high-impedance state plays no role in the logic, which is strictly binary. These devices are used on <a href="Bus_(computing)" title="wikilink">buses</a> of the <a href="Central_Processing_Unit" title="wikilink">CPU</a> to allow multiple chips to send data. A group of three-states driving a line with a suitable control circuit is basically equivalent to a <a class="uri" href="multiplexer" title="wikilink">multiplexer</a>, which may be physically distributed over separate devices or plug-in cards.</p>

<p>In electronics, a high output would mean the output is sourcing current from the positive power terminal (positive voltage). A low output would mean the output is sinking current to the negative power terminal (zero voltage). High impedance would mean that the output is effectively disconnected from the circuit.</p>
<h2 id="history-and-development">History and development</h2>

<p>The <a href="binary_number_system" title="wikilink">binary number system</a> was refined by <a href="Gottfried_Wilhelm_Leibniz" title="wikilink">Gottfried Wilhelm Leibniz</a> (published in 1705) and he also established that by using the binary system, the principles of arithmetic and logic could be combined. In an 1886 letter, <a href="Charles_Sanders_Peirce" title="wikilink">Charles Sanders Peirce</a> described how logical operations could be carried out by electrical switching circuits.<a class="footnoteRef" href="#fn8" id="fnref8"><sup>8</sup></a> Eventually, <a href="vacuum_tube" title="wikilink">vacuum tubes</a> replaced relays for logic operations. <a href="Lee_De_Forest" title="wikilink">Lee De Forest</a>'s modification, in 1907, of the <a href="vacuum_tube" title="wikilink">Fleming valve</a> can be used as an AND logic gate. <a href="Ludwig_Wittgenstein" title="wikilink">Ludwig Wittgenstein</a> introduced a version of the 16-row <a href="truth_table" title="wikilink">truth table</a> as proposition 5.101 of <em><a href="Tractatus_Logico-Philosophicus" title="wikilink">Tractatus Logico-Philosophicus</a></em> (1921). <a href="Walther_Bothe" title="wikilink">Walther Bothe</a>, inventor of the <a href="coincidence_circuit" title="wikilink">coincidence circuit</a>, got part of the 1954 <a href="Nobel_Prize" title="wikilink">Nobel Prize</a> in physics, for the first modern electronic AND gate in 1924. <a href="Konrad_Zuse" title="wikilink">Konrad Zuse</a> designed and built electromechanical logic gates for his computer <a href="Z1_(computer)" title="wikilink">Z1</a> (from 1935–38). <a href="Claude_E._Shannon" title="wikilink">Claude E. Shannon</a> introduced the use of Boolean algebra in the analysis and design of switching circuits in 1937. Active research is taking place in <a href="molecular_logic_gate" title="wikilink">molecular logic gates</a>.</p>
<h2 id="implementations">Implementations</h2>

<p>Since the 1990s, most logic gates are made in <a class="uri" href="CMOS" title="wikilink">CMOS</a> technology (i.e. NMOS and PMOS transistors are used). Often millions of logic gates are <a href="chip_carrier" title="wikilink">packaged</a> in a single <a href="integrated_circuit" title="wikilink">integrated circuit</a>.</p>

<p>There are several <a href="logic_family" title="wikilink">logic families</a> with different characteristics (power consumption, speed, cost, size) such as: <a href="diode_logic" title="wikilink">RDL</a> (resistor-diode logic), <a href="resistor-transistor_logic" title="wikilink">RTL</a> (resistor-transistor logic), <a href="diode-transistor_logic" title="wikilink">DTL</a> (diode-transistor logic), <a href="transistor-transistor_logic" title="wikilink">TTL</a> (transistor-transistor logic) and <a class="uri" href="CMOS" title="wikilink">CMOS</a> (complementary metal oxide semiconductor). There are also sub-variants, e.g. standard CMOS logic vs. advanced types using still CMOS <a class="uri" href="technology" title="wikilink">technology</a>, but with some optimizations for avoiding loss of <a class="uri" href="speed" title="wikilink">speed</a> due to slower PMOS transistors.</p>

<p>Non-electronic implementations are varied, though few of them are used in practical applications. Many early electromechanical digital computers, such as the <a href="Harvard_Mark_I" title="wikilink">Harvard Mark I</a>, were built from <a href="relay_logic" title="wikilink">relay logic</a> gates, using electro-mechanical <a href="relay" title="wikilink">relays</a>. Logic gates can be made using <a class="uri" href="pneumatic" title="wikilink">pneumatic</a> devices, such as the <a href="Sorteberg_relay" title="wikilink">Sorteberg relay</a> or mechanical logic gates, including on a molecular scale.<a class="footnoteRef" href="#fn9" id="fnref9"><sup>9</sup></a> Logic gates have been made out of <a class="uri" href="DNA" title="wikilink">DNA</a> (see <a href="DNA_nanotechnology" title="wikilink">DNA nanotechnology</a>)<a class="footnoteRef" href="#fn10" id="fnref10"><sup>10</sup></a> and used to create a computer called MAYA (see <a href="MAYA_II" title="wikilink">MAYA II</a>). Logic gates can be made from <a href="Quantum_Mechanics" title="wikilink">quantum mechanical</a> effects (though <a href="quantum_computing" title="wikilink">quantum computing</a> usually diverges from boolean design). <a href="Photonic_logic" title="wikilink">Photonic logic</a> gates use <a href="non-linear_optics" title="wikilink">non-linear optical</a> effects.</p>

<p>In principle any method that leads to a gate that is <a href="Functional_completeness" title="wikilink">functionally complete</a> (for example, either a NOR or a NAND gate) can be used to make any kind of digital logic circuit. Note that the use of 3-state logic for bus systems is not needed, and can be replaced by digital multiplexers, which can be built using only simple logic gates (such as NAND gates, NOR gates, or AND and OR gates).</p>
<h2 id="see-also">See also</h2>
<ul>
<li><a href="And-inverter_graph" title="wikilink">And-inverter graph</a></li>
<li><a href="Boolean_algebra_topics" title="wikilink">Boolean algebra topics</a></li>
<li><a href="Boolean_function" title="wikilink">Boolean function</a></li>
<li><a href="Digital_circuit" title="wikilink">Digital circuit</a></li>
<li><a href="Minilog" title="wikilink">Espresso heuristic logic minimizer</a></li>
<li><a class="uri" href="Fanout" title="wikilink">Fanout</a></li>
<li><a href="Flip-flop_(electronics)" title="wikilink">Flip-flop (electronics)</a></li>
<li><a href="Functional_completeness" title="wikilink">Functional completeness</a></li>
<li><a href="Karnaugh_map" title="wikilink">Karnaugh map</a></li>
<li><a href="Combinational_logic" title="wikilink">Combinational logic</a></li>
<li><a href="Logic_family" title="wikilink">Logic family</a></li>
<li><a href="Logical_graph" title="wikilink">Logical graph</a></li>
<li><a href="NMOS_logic" title="wikilink">NMOS logic</a></li>
<li><a href="Programmable_Logic_Controller" title="wikilink">Programmable Logic Controller</a> (PLC)</li>
<li><a href="Programmable_Logic_Device" title="wikilink">Programmable Logic Device</a> (PLD)</li>
<li><a href="Propositional_calculus" title="wikilink">Propositional calculus</a></li>
<li><a href="Quantum_gate" title="wikilink">Quantum gate</a></li>
<li><a href="Race_hazard" title="wikilink">Race hazard</a></li>
<li><a href="Reversible_computing" title="wikilink">Reversible computing</a></li>
<li><a href="Truth_table" title="wikilink">Truth table</a></li>
</ul>
<h2 id="references">References</h2>
<h2 id="further-reading">Further reading</h2>
<ul>
<li></li>
<li></li>
<li></li>
</ul>

<p>"</p>

<p><a href="Category:Logic_gates" title="wikilink"> </a></p>
<section class="footnotes">
<hr/>
<ol>
<li id="fn1">Jaeger, Microelectronic Circuit Design, McGraw-Hill 1997, ISBN 0-07-032482-4, pp. 226-233<a href="#fnref1">↩</a></li>
<li id="fn2"><a href="#fnref2">↩</a></li>
<li id="fn3"><em><a href="http://www.ti.com/lit/ml/sdyz001a/sdyz001a.pdf">Overview of IEEE Standard 91-1984 Explanation of Logic Symbols</a></em>, Doc. No. SDYZ001A, Texas Instruments Semiconductor Group, 1996<a href="#fnref3">↩</a></li>
<li id="fn4"></li>
<li id="fn5">Peirce, C. S. (manuscript winter of 1880–81), "A Boolean Algebra with One Constant", published 1933 in <em><a href="Charles_Sanders_Peirce_bibliography#CP" title="wikilink">Collected Papers</a></em> v. 4, paragraphs 12–20. Reprinted 1989 in <em><a href="Charles_Sanders_Peirce_bibliography#W" title="wikilink">Writings of Charles S. Peirce</a></em> v. 4, pp. 218-21, Google [<a class="uri" href="http://books.google.com/books?id=E7ZUnx3FqrcC&amp;q">http://books.google.com/books?id=E7ZUnx3FqrcC&amp;q;</a>;=378+Winter Preview]. See Roberts, Don D. (2009), <em>The Existential Graphs of Charles S. Peirce</em>, p. 131.<a href="#fnref5">↩</a></li>
<li id="fn6"><a href="#fnref6">↩</a></li>
<li id="fn7"><a href="#fnref7">↩</a></li>
<li id="fn8">Peirce, C. S., "Letter, Peirce to <a href="Allan_Marquand" title="wikilink">A. Marquand</a>", dated 1886, <em><a href="Charles_Sanders_Peirce_bibliography#W" title="wikilink">Writings of Charles S. Peirce</a></em>, v. 5, 1993, pp. 541–3. Google [<a class="uri" href="http://books.google.com/books?id=DnvLHp919_wC&amp;q">http://books.google.com/books?id=DnvLHp919_wC&amp;q;</a>;=Marquand Preview]. See <a href="Arthur_W._Burks" title="wikilink">Burks, Arthur W.</a>, "Review: Charles S. Peirce, <em>The new elements of mathematics</em>", <em>Bulletin of the American Mathematical Society</em> v. 84, n. 5 (1978), pp. 913–18, see 917. [<a class="uri" href="http://projecteuclid.org/DPubS/Repository/1.0/Disseminate?view=body&amp;id">http://projecteuclid.org/DPubS/Repository/1.0/Disseminate?view=body&amp;id;</a>;=pdf_1&amp;handle;=euclid.bams/1183541145 PDF Eprint].<a href="#fnref8">↩</a></li>
<li id="fn9"><a href="http://www.zyvex.com/nanotech/mechano.html">Mechanical Logic gates (focused on molecular scale)</a><a href="#fnref9">↩</a></li>
<li id="fn10"><a href="https://digamma.cs.unm.edu/wiki/bin/view/McogPublicWeb/MolecularLogicGates">DNA Logic gates</a><a href="#fnref10">↩</a></li>
</ol>
</section>
</body>
</html>
