Design Assistant report for quartus_compile
Thu Apr 27 14:36:13 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant (Synthesized) Results - 2 of 11 Rules Failed
  3. RES-30134 - Registers Not Reachable from Reset Release IP
  4. RES-30132 - Registers May Not Be Properly Reset
  5. RES-30133 - Embedded Memory Blocks with Initialized Content That Might be Affected by Spurious Writes
  6. LNT-30023 - Reset Nets with Polarity Conflict
  7. TMC-20052 - Paths with Post Synthesis Inferred Latches
  8. FLP-10500 - Non Driving Top Level Inputs Found
  9. LNT-30010 - Nets Driving both Reset and Clock Enable Signals
 10. LNT-50006 - DSP Control Signal Registers Reset Mode Mismatch
 11. TMC-20053 - DSP Inputs Driven by High Fan-Out Net
 12. TMC-20500 - Hierarchical Tree Duplication was Shallower than Possible
 13. TMC-20501 - Hierarchical Tree Duplication was Shallower than Requested



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant (Synthesized) Results - 2 of 11 Rules Failed                                                                                                            ;
+-------------------------------------------------------------------------------------------------------+----------+------------+--------+---------------------------------+
; Rule                                                                                                  ; Severity ; Violations ; Waived ; Tags                            ;
+-------------------------------------------------------------------------------------------------------+----------+------------+--------+---------------------------------+
; RES-30134 - Registers Not Reachable from Reset Release IP                                             ; Medium   ; 772        ; 0      ; reset-usage, reset-reachability ;
; RES-30132 - Registers May Not Be Properly Reset                                                       ; Medium   ; 2          ; 0      ; reset-usage, reset-reachability ;
; RES-30133 - Embedded Memory Blocks with Initialized Content That Might be Affected by Spurious Writes ; High     ; 0          ; 0      ; ram, reset-usage                ;
; LNT-30023 - Reset Nets with Polarity Conflict                                                         ; Medium   ; 0          ; 0      ; reset-usage                     ;
; TMC-20052 - Paths with Post Synthesis Inferred Latches                                                ; Medium   ; 0          ; 0      ; nonstandard-timing, latch       ;
; FLP-10500 - Non Driving Top Level Inputs Found                                                        ; Low      ; 0          ; 0      ; system                          ;
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                          ; Low      ; 0          ; 0      ; reset-usage                     ;
; LNT-50006 - DSP Control Signal Registers Reset Mode Mismatch                                          ; Low      ; 0          ; 0      ; dsp, reset-usage                ;
; TMC-20053 - DSP Inputs Driven by High Fan-Out Net                                                     ; Low      ; 0          ; 0      ; dsp                             ;
; TMC-20500 - Hierarchical Tree Duplication was Shallower than Possible                                 ; Low      ; 0          ; 0      ; register-duplication, synthesis ;
; TMC-20501 - Hierarchical Tree Duplication was Shallower than Requested                                ; Low      ; 0          ; 0      ; register-duplication, synthesis ;
+-------------------------------------------------------------------------------------------------------+----------+------------+--------+---------------------------------+


Status:		FAIL
Severity:		Medium
Number of violations: 	772
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RES-30134 - Registers Not Reachable from Reset Release IP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+
; Register Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Waived ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+
; stencil_2d_inst|stencil_2d_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thewait_pulse_extender_inst|thewait_pulse_extender_inst|GEN_PULSE_EXTENDER.count[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|fast_incr_decr_counter|lo[0]                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|fast_incr_decr_counter|lo[2]                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|fast_incr_decr_counter|lo_helper[0]                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|fast_incr_decr_counter|threshold_reached                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|stall_out_reg_0_q[0]                                                                                                                                                                                                                                                                                                                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|stall_out_reg_1_q[0]                                                                                                                                                                                                                                                                                                                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|redist1_sync_together22_in_i_valid_2_delay_0[0]                                                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|redist1_sync_together22_in_i_valid_2_q[0]                                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|redist2_sync_together22_in_i_valid_3_q[0]                                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|valid_fanout_reg0_q[0]                                                                                                                                                                                                                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thewait_pulse_extender_inst|thewait_pulse_extender_inst|GEN_PULSE_EXTENDER.count[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|valid_before_fifo_q[0]                                                                                                                                                                                                                                                                                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d0|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                    ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d3|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1|fifo|valid_counter[0]                                                                                                                                                                                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|SE_out_i_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x_fromReg0[0]                                                                                                                                                                                                                                                                                                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thewait_pulse_extender_inst|thewait_pulse_extender_inst|GEN_PULSE_EXTENDER.count[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d3|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1|fifo|valid_counter[0]~SynDup_2                                                                                                                                                                                                                                                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                 ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|valid_fanout_reg20_q[0]                                                                                                                                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|valid_fanout_reg21_q[0]                                                                                                                                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2343_push31_stencil_2d41|thei_llvm_fpga_push_i1_notcmp2343_push31_stencil_2d1|fifo|r_valid_NO_SHIFT_REG[0]                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2343_push31_stencil_2d41|thei_llvm_fpga_push_i1_notcmp2343_push31_stencil_2d1|fifo|r_data_NO_SHIFT_REG[0]                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|valid_fanout_reg22_q[0]                                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2342_push23_stencil_2d0_i_llvm_fpga_push_i1_notcmp2342_push23_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg_clock_en                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2342_push23_stencil_2d0_i_llvm_fpga_push_i1_notcmp2342_push23_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[0]                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thewait_pulse_extender_inst|thewait_pulse_extender_inst|GEN_PULSE_EXTENDER.count[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|valid_fanout_reg19_q[0]                                                                                                                                                                                                                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2341_push18_stencil_2d0_i_llvm_fpga_push_i1_notcmp2341_push18_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg_clock_en                                                                                                                                                    ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2341_push18_stencil_2d0_i_llvm_fpga_push_i1_notcmp2341_push18_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[0]                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push12_stencil_2d0_i_llvm_fpga_push_i6_fpga_indvars_iv7_push12_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[3]                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push12_stencil_2d0_i_llvm_fpga_push_i6_fpga_indvars_iv7_push12_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[2]                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thewait_pulse_extender_inst|thewait_pulse_extender_inst|GEN_PULSE_EXTENDER.count[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push12_stencil_2d0_i_llvm_fpga_push_i6_fpga_indvars_iv7_push12_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[1]                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|redist11_i_llvm_fpga_dummy_thread_stencil_2d_b2_dummy_stencil_2d2_out_dummy_out_4_delay_0[0]                                                                                                                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|redist11_i_llvm_fpga_dummy_thread_stencil_2d_b2_dummy_stencil_2d2_out_dummy_out_4_delay_1[0]                                                                                                                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|redist11_i_llvm_fpga_dummy_thread_stencil_2d_b2_dummy_stencil_2d2_out_dummy_out_4_delay_2[0]                                                                                                                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|redist11_i_llvm_fpga_dummy_thread_stencil_2d_b2_dummy_stencil_2d2_out_dummy_out_4_q[0]                                                                                                                                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|redist4_sync_together42_aunroll_x_in_i_valid_3_q[0]                                                                                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|valid_fanout_reg2_q[0]                                                                                                                                                                                                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|theloop_admit|exit_table[0]                                                                                                                                                                                                                                                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|theloop_admit|thread_table[0]                                                                                                                                                                                                                                                                                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|redist3_sync_together42_aunroll_x_in_i_valid_2_delay_0[0]                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thewait_pulse_extender_inst|thewait_pulse_extender_inst|GEN_PULSE_EXTENDER.count[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|redist3_sync_together42_aunroll_x_in_i_valid_2_q[0]                                                                                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|valid_fanout_reg8_q[0]                                                                                                                                                                                                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push12_stencil_2d0_i_llvm_fpga_push_i6_fpga_indvars_iv7_push12_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg_clock_en                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push12_stencil_2d0_i_llvm_fpga_push_i6_fpga_indvars_iv7_push12_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[0]                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push12_stencil_2d0_i_llvm_fpga_push_i6_fpga_indvars_iv7_push12_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[4]                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push12_stencil_2d0_i_llvm_fpga_push_i6_fpga_indvars_iv7_push12_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[5]                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|redist2_i_exitcond9_stencil_2d12_cmp_nsign_q_1_q[0]                                                                                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|before_fifo_4_x_q[0]                                                                                                                                                                                                                                                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[104]     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thewait_pulse_extender_inst|thewait_pulse_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[104]         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4_sr_1_aunroll_x|sr_2_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|redist2_sync_together52_aunroll_x_in_c0_eni4_4_tpl_4_delay_0[0]                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|redist2_sync_together52_aunroll_x_in_c0_eni4_4_tpl_4_delay_1[0]                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|redist2_sync_together52_aunroll_x_in_c0_eni4_4_tpl_4_delay_2[0]                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|redist2_sync_together52_aunroll_x_in_c0_eni4_4_tpl_4_q[0]                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[3]                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|before_fifo_6_x_q[0]                                                                                                                                                                                                                                                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[128]     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[128]         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6_sr_1_aunroll_x|sr_7_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist8_sync_together66_aunroll_x_in_c0_eni9_5_tpl_8|delays[0][0]                                                                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist8_sync_together66_aunroll_x_in_c0_eni9_5_tpl_8|delays[1][0]                                                                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist8_sync_together66_aunroll_x_in_c0_eni9_5_tpl_8|delays[2][0]                                                                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist8_sync_together66_aunroll_x_in_c0_eni9_5_tpl_8|delays[3][0]                                                                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist8_sync_together66_aunroll_x_in_c0_eni9_5_tpl_8|delays[4][0]                                                                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist8_sync_together66_aunroll_x_in_c0_eni9_5_tpl_8|delays[5][0]                                                                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[2]                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist8_sync_together66_aunroll_x_in_c0_eni9_5_tpl_8|delays[6][0]                                                                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist8_sync_together66_aunroll_x_in_c0_eni9_5_tpl_8|delays[7][0]                                                                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|before_fifo_8_x_q[0]                                                                                                                                                                                                                                                                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[224] ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[224]     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9_sr_1_aunroll_x|sr_17_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thestencil_2d_B9_merge_reg_aunroll_x|stencil_2d_B9_merge_reg_data_reg_17_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist13_sync_together118_aunroll_x_in_c0_eni19_8_tpl_1_q[0]                                                                                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist36_i_llvm_fpga_pop_i1_notcmp2343_pop31_stencil_2d40_out_data_out_15|delays[0][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist36_i_llvm_fpga_pop_i1_notcmp2343_pop31_stencil_2d40_out_data_out_15|delays[1][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[1]                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist36_i_llvm_fpga_pop_i1_notcmp2343_pop31_stencil_2d40_out_data_out_15|delays[2][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist36_i_llvm_fpga_pop_i1_notcmp2343_pop31_stencil_2d40_out_data_out_15|delays[3][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist36_i_llvm_fpga_pop_i1_notcmp2343_pop31_stencil_2d40_out_data_out_15|delays[4][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist36_i_llvm_fpga_pop_i1_notcmp2343_pop31_stencil_2d40_out_data_out_15|delays[5][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist36_i_llvm_fpga_pop_i1_notcmp2343_pop31_stencil_2d40_out_data_out_15|delays[6][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist36_i_llvm_fpga_pop_i1_notcmp2343_pop31_stencil_2d40_out_data_out_15|delays[7][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist36_i_llvm_fpga_pop_i1_notcmp2343_pop31_stencil_2d40_out_data_out_15|delays[8][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist36_i_llvm_fpga_pop_i1_notcmp2343_pop31_stencil_2d40_out_data_out_15|delays[9][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist36_i_llvm_fpga_pop_i1_notcmp2343_pop31_stencil_2d40_out_data_out_15|delays[10][0]                                                                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist36_i_llvm_fpga_pop_i1_notcmp2343_pop31_stencil_2d40_out_data_out_15|delays[11][0]                                                                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[0]                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist36_i_llvm_fpga_pop_i1_notcmp2343_pop31_stencil_2d40_out_data_out_15|delays[12][0]                                                                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist36_i_llvm_fpga_pop_i1_notcmp2343_pop31_stencil_2d40_out_data_out_15|delays[13][0]                                                                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist36_i_llvm_fpga_pop_i1_notcmp2343_pop31_stencil_2d40_out_data_out_15|delays[14][0]                                                                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|before_fifo_5_x_q[0]                                                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[128]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[128]                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thestencil_2d_B9_branch|c0_exe5201_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8_sr_0_aunroll_x|sr_2_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thestencil_2d_B8_branch|c0_exe52017_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7_sr_0_aunroll_x|sr_2_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[4]                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|coalesced_delay_0_0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|coalesced_delay_0_1_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|SR_SE_coalesced_delay_0_2_r_data0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|coalesced_delay_0_2_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|SR_SE_coalesced_delay_0_3_r_data0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|coalesced_delay_0_3_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|SR_SE_coalesced_delay_0_4_r_data0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|coalesced_delay_0_4_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|SR_SE_coalesced_delay_0_5_r_data0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|coalesced_delay_0_5_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[3]                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thestencil_2d_B7_branch|c0_exe52016_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|valid_fanout_reg22_q[0]                                                                                                                                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|valid_fanout_reg23_q[0]                                                                                                                                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp1845_push32_stencil_2d43|thei_llvm_fpga_push_i1_notcmp1845_push32_stencil_2d1|fifo|r_valid_NO_SHIFT_REG[0]                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp1845_push32_stencil_2d43|thei_llvm_fpga_push_i1_notcmp1845_push32_stencil_2d1|fifo|r_data_NO_SHIFT_REG[0]                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|valid_fanout_reg25_q[0]                                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp1844_push24_stencil_2d0_i_llvm_fpga_push_i1_notcmp1844_push24_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg_clock_en                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp1844_push24_stencil_2d0_i_llvm_fpga_push_i1_notcmp1844_push24_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[0]                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[2]                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|before_fifo_2_x_q[0]                                                                                                                                                                                                                                                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[16]      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[1]                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16]          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6_sr_1_aunroll_x|sr_3_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist9_sync_together66_aunroll_x_in_c0_eni9_6_tpl_8|delays[0][0]                                                                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist9_sync_together66_aunroll_x_in_c0_eni9_6_tpl_8|delays[1][0]                                                                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist9_sync_together66_aunroll_x_in_c0_eni9_6_tpl_8|delays[2][0]                                                                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist9_sync_together66_aunroll_x_in_c0_eni9_6_tpl_8|delays[3][0]                                                                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist9_sync_together66_aunroll_x_in_c0_eni9_6_tpl_8|delays[4][0]                                                                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist9_sync_together66_aunroll_x_in_c0_eni9_6_tpl_8|delays[5][0]                                                                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist9_sync_together66_aunroll_x_in_c0_eni9_6_tpl_8|delays[6][0]                                                                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist9_sync_together66_aunroll_x_in_c0_eni9_6_tpl_8|delays[7][0]                                                                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[0]                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|before_fifo_9_x_q[0]                                                                                                                                                                                                                                                                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[232] ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[232]     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9_sr_1_aunroll_x|sr_18_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thestencil_2d_B9_merge_reg_aunroll_x|stencil_2d_B9_merge_reg_data_reg_18_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist14_sync_together118_aunroll_x_in_c0_eni19_9_tpl_1_q[0]                                                                                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist37_i_llvm_fpga_pop_i1_notcmp1845_pop32_stencil_2d42_out_data_out_15|delays[0][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist37_i_llvm_fpga_pop_i1_notcmp1845_pop32_stencil_2d42_out_data_out_15|delays[1][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist37_i_llvm_fpga_pop_i1_notcmp1845_pop32_stencil_2d42_out_data_out_15|delays[2][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist37_i_llvm_fpga_pop_i1_notcmp1845_pop32_stencil_2d42_out_data_out_15|delays[3][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[4]                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist37_i_llvm_fpga_pop_i1_notcmp1845_pop32_stencil_2d42_out_data_out_15|delays[4][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist37_i_llvm_fpga_pop_i1_notcmp1845_pop32_stencil_2d42_out_data_out_15|delays[5][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist37_i_llvm_fpga_pop_i1_notcmp1845_pop32_stencil_2d42_out_data_out_15|delays[6][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist37_i_llvm_fpga_pop_i1_notcmp1845_pop32_stencil_2d42_out_data_out_15|delays[7][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist37_i_llvm_fpga_pop_i1_notcmp1845_pop32_stencil_2d42_out_data_out_15|delays[8][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist37_i_llvm_fpga_pop_i1_notcmp1845_pop32_stencil_2d42_out_data_out_15|delays[9][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist37_i_llvm_fpga_pop_i1_notcmp1845_pop32_stencil_2d42_out_data_out_15|delays[10][0]                                                                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist37_i_llvm_fpga_pop_i1_notcmp1845_pop32_stencil_2d42_out_data_out_15|delays[11][0]                                                                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist37_i_llvm_fpga_pop_i1_notcmp1845_pop32_stencil_2d42_out_data_out_15|delays[12][0]                                                                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist37_i_llvm_fpga_pop_i1_notcmp1845_pop32_stencil_2d42_out_data_out_15|delays[13][0]                                                                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_sfc_s_c0_in_for_cond_cleanup10_stencil_2ds_c0_enter156_stencil_2d3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[3]                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist37_i_llvm_fpga_pop_i1_notcmp1845_pop32_stencil_2d42_out_data_out_15|delays[14][0]                                                                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|before_fifo_6_x_q[0]                                                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[136]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[136]                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thestencil_2d_B9_branch|c0_exe6202_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8_sr_0_aunroll_x|sr_3_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thestencil_2d_B8_branch|c0_exe62029_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7_sr_0_aunroll_x|sr_3_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|coalesced_delay_0_0_q[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|coalesced_delay_0_1_q[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_sfc_s_c0_in_for_cond_cleanup10_stencil_2ds_c0_enter156_stencil_2d3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[2]                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|SR_SE_coalesced_delay_0_2_r_data0[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|coalesced_delay_0_2_q[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|SR_SE_coalesced_delay_0_3_r_data0[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|coalesced_delay_0_3_q[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|SR_SE_coalesced_delay_0_4_r_data0[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|coalesced_delay_0_4_q[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|SR_SE_coalesced_delay_0_5_r_data0[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|coalesced_delay_0_5_q[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_sfc_s_c0_in_for_cond_cleanup10_stencil_2ds_c0_enter156_stencil_2d3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_sfc_s_c0_in_for_cond_cleanup10_stencil_2ds_c0_enter156_stencil_2d3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_sfc_s_c0_in_for_cond_cleanup10_stencil_2ds_c0_enter156_stencil_2d3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[1]                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_sfc_s_c0_in_for_cond_cleanup10_stencil_2ds_c0_enter156_stencil_2d3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_sfc_s_c0_in_for_cond_cleanup10_stencil_2ds_c0_enter156_stencil_2d3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_sfc_s_c0_in_for_cond_cleanup10_stencil_2ds_c0_enter156_stencil_2d3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_sfc_s_c0_in_for_cond_cleanup10_stencil_2ds_c0_enter156_stencil_2d3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_sfc_s_c0_in_for_cond_cleanup10_stencil_2ds_c0_enter156_stencil_2d3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_sfc_s_c0_in_for_cond_cleanup10_stencil_2ds_c0_enter156_stencil_2d3_aunroll_x|thei_sfc_logic_s_c0_in_for_cond_cleanup10_stencil_2ds_c0_enter156_stencil_2d0_aunroll_x|redist1_sync_together9_aunroll_x_in_i_valid_1_q[0]                                                                                                                                                                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_sfc_s_c0_in_for_cond_cleanup10_stencil_2ds_c0_enter156_stencil_2d3_aunroll_x|thei_sfc_logic_s_c0_in_for_cond_cleanup10_stencil_2ds_c0_enter156_stencil_2d0_aunroll_x|valid_fanout_reg0_q[0]                                                                                                                                                                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_sfc_s_c0_in_for_cond_cleanup10_stencil_2ds_c0_enter156_stencil_2d3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_aunroll_x|valid_before_fifo_q[0]                                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_sfc_s_c0_in_for_cond_cleanup10_stencil_2ds_c0_enter156_stencil_2d3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d0|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_sfc_s_c0_in_for_cond_cleanup10_stencil_2ds_c0_enter156_stencil_2d3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                 ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_sfc_s_c0_in_for_cond_cleanup10_stencil_2ds_c0_enter156_stencil_2d3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[0]                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_sfc_s_c0_in_for_cond_cleanup10_stencil_2ds_c0_enter156_stencil_2d3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_full_detector|fast_incr_decr_counter|INCR_DECR.mid[1]                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_sfc_s_c0_in_for_cond_cleanup10_stencil_2ds_c0_enter156_stencil_2d3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_full_detector|fast_incr_decr_counter|INCR_DECR.lo_3_0                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_sfc_s_c0_in_for_cond_cleanup10_stencil_2ds_c0_enter156_stencil_2d3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_full_detector|fast_incr_decr_counter|INCR_DECR.mid[0]                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_sfc_s_c0_in_for_cond_cleanup10_stencil_2ds_c0_enter156_stencil_2d3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_full_detector|fast_incr_decr_counter|INCR_DECR.mid[2]                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_sfc_s_c0_in_for_cond_cleanup10_stencil_2ds_c0_enter156_stencil_2d3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_full_detector|fast_incr_decr_counter|INCR_DECR.count_at_target                                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_sfc_s_c0_in_for_cond_cleanup10_stencil_2ds_c0_enter156_stencil_2d3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_full_detector|fast_incr_decr_counter|INCR_DECR.lo[1]                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|valid_fanout_reg26_q[0]                                                                                                                                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|valid_fanout_reg27_q[0]                                                                                                                                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp1352_push38_stencil_2d47|thei_llvm_fpga_push_i1_notcmp1352_push38_stencil_2d1|fifo|r_valid_NO_SHIFT_REG[0]                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp1352_push38_stencil_2d47|thei_llvm_fpga_push_i1_notcmp1352_push38_stencil_2d1|fifo|r_data_NO_SHIFT_REG[0]                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_sfc_s_c0_in_for_cond_cleanup10_stencil_2ds_c0_enter156_stencil_2d3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[4]                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|before_fifo_6_x_q[0]                                                                                                                                                                                                                                                                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[168] ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[3]                                                                                 ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[168]     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9_sr_1_aunroll_x|sr_15_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thestencil_2d_B9_merge_reg_aunroll_x|stencil_2d_B9_merge_reg_data_reg_15_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist16_sync_together118_aunroll_x_in_c0_eni19_11_tpl_1_q[0]                                                                                                                                                                                                                                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist7_sync_together118_aunroll_x_in_c0_eni19_2_tpl_1_q[0]                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist38_i_llvm_fpga_pop_i1_notcmp1352_pop38_stencil_2d46_out_data_out_15|delays[0][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist38_i_llvm_fpga_pop_i1_notcmp1352_pop38_stencil_2d46_out_data_out_15|delays[1][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist38_i_llvm_fpga_pop_i1_notcmp1352_pop38_stencil_2d46_out_data_out_15|delays[2][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[2]                                                                                 ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist38_i_llvm_fpga_pop_i1_notcmp1352_pop38_stencil_2d46_out_data_out_15|delays[3][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist38_i_llvm_fpga_pop_i1_notcmp1352_pop38_stencil_2d46_out_data_out_15|delays[4][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist38_i_llvm_fpga_pop_i1_notcmp1352_pop38_stencil_2d46_out_data_out_15|delays[5][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist38_i_llvm_fpga_pop_i1_notcmp1352_pop38_stencil_2d46_out_data_out_15|delays[6][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist38_i_llvm_fpga_pop_i1_notcmp1352_pop38_stencil_2d46_out_data_out_15|delays[7][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist38_i_llvm_fpga_pop_i1_notcmp1352_pop38_stencil_2d46_out_data_out_15|delays[8][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist38_i_llvm_fpga_pop_i1_notcmp1352_pop38_stencil_2d46_out_data_out_15|delays[9][0]                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist38_i_llvm_fpga_pop_i1_notcmp1352_pop38_stencil_2d46_out_data_out_15|delays[10][0]                                                                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist38_i_llvm_fpga_pop_i1_notcmp1352_pop38_stencil_2d46_out_data_out_15|delays[11][0]                                                                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist38_i_llvm_fpga_pop_i1_notcmp1352_pop38_stencil_2d46_out_data_out_15|delays[12][0]                                                                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[1]                                                                                 ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist38_i_llvm_fpga_pop_i1_notcmp1352_pop38_stencil_2d46_out_data_out_15|delays[13][0]                                                                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist38_i_llvm_fpga_pop_i1_notcmp1352_pop38_stencil_2d46_out_data_out_15|delays[14][0]                                                                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|before_fifo_8_x_q[0]                                                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[192]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[192]                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thestencil_2d_B9_branch|c0_exe8204_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8_sr_0_aunroll_x|sr_5_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[0]                                                                                 ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist3_i_exitcond_stencil_2d21_cmp_nsign_q_1_q[0]                                                                                                                                                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist4_i_exitcond_stencil_2d21_cmp_nsign_q_2_q[0]                                                                                                                                                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist5_i_exitcond_stencil_2d21_cmp_nsign_q_16|delays[0][0]                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist5_i_exitcond_stencil_2d21_cmp_nsign_q_16|delays[1][0]                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist5_i_exitcond_stencil_2d21_cmp_nsign_q_16|delays[2][0]                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist5_i_exitcond_stencil_2d21_cmp_nsign_q_16|delays[3][0]                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist5_i_exitcond_stencil_2d21_cmp_nsign_q_16|delays[4][0]                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist5_i_exitcond_stencil_2d21_cmp_nsign_q_16|delays[5][0]                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[4]                                                                                 ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist5_i_exitcond_stencil_2d21_cmp_nsign_q_16|delays[6][0]                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist5_i_exitcond_stencil_2d21_cmp_nsign_q_16|delays[7][0]                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist5_i_exitcond_stencil_2d21_cmp_nsign_q_16|delays[8][0]                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist5_i_exitcond_stencil_2d21_cmp_nsign_q_16|delays[9][0]                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist5_i_exitcond_stencil_2d21_cmp_nsign_q_16|delays[10][0]                                                                                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist5_i_exitcond_stencil_2d21_cmp_nsign_q_16|delays[11][0]                                                                                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist5_i_exitcond_stencil_2d21_cmp_nsign_q_16|delays[12][0]                                                                                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist5_i_exitcond_stencil_2d21_cmp_nsign_q_16|delays[13][0]                                                                                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|before_fifo_3_x_q[0]                                                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[72]                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[3]                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[72]                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[2]                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                 ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                 ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[1]                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|fast_incr_decr_counter|lo_wrap_7_0                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|fast_incr_decr_counter|mid                                                                 ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|fast_incr_decr_counter|hi_eq_zero_and_mid                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|fast_incr_decr_counter|lo_prev[2]                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|fast_incr_decr_counter|aux                                                                 ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|fast_incr_decr_counter|count_at_target                                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|fast_incr_decr_counter|lo_helper[1]                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|fast_incr_decr_counter|lo[2]                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|fast_incr_decr_counter|lo[0]                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|fast_incr_decr_counter|lo[1]                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[0]                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|valid_fanout_reg3_q[0]                                                                                                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_stencil_2d_b6_next_iter_isreal_push_stencil_2d0_i_llvm_fpga_push_i1_stencil_2d_b6_next_iter_isreal_push_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg_clock_en                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_pipeline_keep_going15_stencil_2d6_out_data_out_4_delay_0[0]                                                                                                                                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_pipeline_keep_going15_stencil_2d6_out_data_out_4_delay_1[0]                                                                                                                                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_pipeline_keep_going15_stencil_2d6_out_data_out_4_delay_2[0]                                                                                                                                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_pipeline_keep_going15_stencil_2d6_out_data_out_4_q[0]                                                                                                                                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_stencil_2d_b6_next_iter_isreal_push_stencil_2d0_i_llvm_fpga_push_i1_stencil_2d_b6_next_iter_isreal_push_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[0]                                                                                                                    ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist34_i_llvm_fpga_dummy_thread_stencil_2d_b6_dummy_stencil_2d2_out_dummy_out_4_delay_0[0]                                                                                                                                                                                                                    ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist34_i_llvm_fpga_dummy_thread_stencil_2d_b6_dummy_stencil_2d2_out_dummy_out_4_delay_1[0]                                                                                                                                                                                                                    ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist34_i_llvm_fpga_dummy_thread_stencil_2d_b6_dummy_stencil_2d2_out_dummy_out_4_delay_2[0]                                                                                                                                                                                                                    ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[4]                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist34_i_llvm_fpga_dummy_thread_stencil_2d_b6_dummy_stencil_2d2_out_dummy_out_4_q[0]                                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|valid_fanout_reg2_q[0]                                                                                                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|valid_fanout_reg14_q[0]                                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv1_push19_stencil_2d0_i_llvm_fpga_push_i3_fpga_indvars_iv1_push19_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg_clock_en                                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv1_push19_stencil_2d0_i_llvm_fpga_push_i3_fpga_indvars_iv1_push19_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[0]                                                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv1_push19_stencil_2d0_i_llvm_fpga_push_i3_fpga_indvars_iv1_push19_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[1]                                                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv1_push19_stencil_2d0_i_llvm_fpga_push_i3_fpga_indvars_iv1_push19_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[2]                                                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|theloop_admit|exit_table[0]                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|theloop_admit|thread_table[0]                                                                                                                                                                                                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist30_i_llvm_fpga_forked_stencil_2d_b6_forked_stencil_2d3_out_buffer_out_4_delay_0[0]                                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[3]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist30_i_llvm_fpga_forked_stencil_2d_b6_forked_stencil_2d3_out_buffer_out_4_delay_1[0]                                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist30_i_llvm_fpga_forked_stencil_2d_b6_forked_stencil_2d3_out_buffer_out_4_delay_2[0]                                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist30_i_llvm_fpga_forked_stencil_2d_b6_forked_stencil_2d3_out_buffer_out_4_q[0]                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist31_i_llvm_fpga_forked_stencil_2d_b6_forked_stencil_2d3_out_buffer_out_5_q[0]                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist32_i_llvm_fpga_forked_stencil_2d_b6_forked_stencil_2d3_out_buffer_out_7_delay_0[0]                                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist32_i_llvm_fpga_forked_stencil_2d_b6_forked_stencil_2d3_out_buffer_out_7_q[0]                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist33_i_llvm_fpga_forked_stencil_2d_b6_forked_stencil_2d3_out_buffer_out_8_q[0]                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|fast_incr_decr_counter|lo_helper[0]                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|fast_incr_decr_counter|threshold_reached                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|stall_out_reg_0_q[0]                                                                                                                                                                                                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[2]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|stall_out_reg_1_q[0]                                                                                                                                                                                                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|redist8_i_llvm_fpga_dummy_thread_stencil_2d_b4_dummy_stencil_2d2_out_dummy_out_4_delay_0[0]                                                                                                                                                                                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|redist8_i_llvm_fpga_dummy_thread_stencil_2d_b4_dummy_stencil_2d2_out_dummy_out_4_delay_1[0]                                                                                                                                                                                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[1]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|redist8_i_llvm_fpga_dummy_thread_stencil_2d_b4_dummy_stencil_2d2_out_dummy_out_4_delay_2[0]                                                                                                                                                                                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|redist8_i_llvm_fpga_dummy_thread_stencil_2d_b4_dummy_stencil_2d2_out_dummy_out_4_q[0]                                                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|valid_fanout_reg2_q[0]                                                                                                                                                                                                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv4_push14_stencil_2d0_i_llvm_fpga_push_i6_fpga_indvars_iv4_push14_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[3]                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv4_push14_stencil_2d0_i_llvm_fpga_push_i6_fpga_indvars_iv4_push14_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[2]                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv4_push14_stencil_2d0_i_llvm_fpga_push_i6_fpga_indvars_iv4_push14_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[1]                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|fast_incr_decr_counter|lo_helper[1]                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|fast_incr_decr_counter|lo_helper[0]                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|fast_incr_decr_counter|lo_wrap_7_0                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|fast_incr_decr_counter|mid                                                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[0]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|fast_incr_decr_counter|hi_eq_zero_and_mid                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|fast_incr_decr_counter|lo_prev[2]                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|fast_incr_decr_counter|aux                                                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|fast_incr_decr_counter|lo[2]                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|valid_fanout_reg3_q[0]                                                                                                                                                                                                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_stencil_2d_b4_next_iter_isreal_push_stencil_2d0_i_llvm_fpga_push_i1_stencil_2d_b4_next_iter_isreal_push_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg_clock_en                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_stencil_2d_b4_next_iter_isreal_push_stencil_2d0_i_llvm_fpga_push_i1_stencil_2d_b4_next_iter_isreal_push_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[0]                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|redist4_sync_together52_aunroll_x_in_i_valid_3_q[0]                                                                                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|valid_fanout_reg0_q[0]                                                                                                                                                                                                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|fast_incr_decr_counter|lo[0]                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[4]                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|fast_incr_decr_counter|lo[1]                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|fast_incr_decr_counter|count_at_target                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_full_detector|fast_incr_decr_counter|threshold_reached                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|stall_out_reg_0_q[0]                                                                                                                                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|stall_out_reg_1_q[0]                                                                                                                                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|redist3_sync_together52_aunroll_x_in_i_valid_2_delay_0[0]                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|redist3_sync_together52_aunroll_x_in_i_valid_2_q[0]                                                                                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|valid_fanout_reg7_q[0]                                                                                                                                                                                                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv4_push14_stencil_2d0_i_llvm_fpga_push_i6_fpga_indvars_iv4_push14_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg_clock_en                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv4_push14_stencil_2d0_i_llvm_fpga_push_i6_fpga_indvars_iv4_push14_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[0]                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[3]                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv4_push14_stencil_2d0_i_llvm_fpga_push_i6_fpga_indvars_iv4_push14_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[4]                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv4_push14_stencil_2d0_i_llvm_fpga_push_i6_fpga_indvars_iv4_push14_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[5]                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|theloop_admit|exit_table[0]                                                                                                                                                                                                                                                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|theloop_admit|thread_table[0]                                                                                                                                                                                                                                                                                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|redist7_i_llvm_fpga_forked_stencil_2d_b4_forked_stencil_2d3_out_buffer_out_4_delay_0[0]                                                                                                                                                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|redist7_i_llvm_fpga_forked_stencil_2d_b4_forked_stencil_2d3_out_buffer_out_4_delay_1[0]                                                                                                                                                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|redist7_i_llvm_fpga_forked_stencil_2d_b4_forked_stencil_2d3_out_buffer_out_4_delay_2[0]                                                                                                                                                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|redist7_i_llvm_fpga_forked_stencil_2d_b4_forked_stencil_2d3_out_buffer_out_4_q[0]                                                                                                                                                                                                                                 ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|valid_before_fifo_q[0]                                                                                                                                                                                                                                                                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d0|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[2]                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond8_preheader_stencil_2ds_c0_exit120_stencil_2d0|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist13_sync_together66_aunroll_x_in_i_valid_1_q[0]                                                                                                                                                                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist14_sync_together66_aunroll_x_in_i_valid_2_q[0]                                                                                                                                                                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist15_sync_together66_aunroll_x_in_i_valid_3_q[0]                                                                                                                                                                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist16_sync_together66_aunroll_x_in_i_valid_4_q[0]                                                                                                                                                                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist17_sync_together66_aunroll_x_in_i_valid_6_delay_0[0]                                                                                                                                                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist17_sync_together66_aunroll_x_in_i_valid_6_q[0]                                                                                                                                                                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist18_sync_together66_aunroll_x_in_i_valid_7_q[0]                                                                                                                                                                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[1]                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|valid_fanout_reg0_q[0]                                                                                                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|valid_before_fifo_q[0]                                                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d0|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                    ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv_push26_stencil_2d34|thei_llvm_fpga_push_i3_fpga_indvars_iv_push26_stencil_2d1|fifo|r_valid_NO_SHIFT_REG[0]                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv_push26_stencil_2d34|thei_llvm_fpga_push_i3_fpga_indvars_iv_push26_stencil_2d1|fifo|r_data_NO_SHIFT_REG[0]                                                                                                                                                                                    ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9_sr_1_aunroll_x|sr_0_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thestencil_2d_B9_merge_reg_aunroll_x|stencil_2d_B9_merge_reg_data_reg_0_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv_push26_stencil_2d34|thei_llvm_fpga_push_i3_fpga_indvars_iv_push26_stencil_2d1|fifo|r_data_NO_SHIFT_REG[1]                                                                                                                                                                                    ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv_push26_stencil_2d34|thei_llvm_fpga_push_i3_fpga_indvars_iv_push26_stencil_2d1|fifo|r_data_NO_SHIFT_REG[2]                                                                                                                                                                                    ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[0]                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_full_detector|fast_incr_decr_counter|INCR_DECR.mid[1]                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_full_detector|fast_incr_decr_counter|INCR_DECR.lo_3_0                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_full_detector|fast_incr_decr_counter|INCR_DECR.mid[0]                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_full_detector|fast_incr_decr_counter|INCR_DECR.mid[2]                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_full_detector|fast_incr_decr_counter|INCR_DECR.count_at_target                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_full_detector|fast_incr_decr_counter|INCR_DECR.lo[0]                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_full_detector|fast_incr_decr_counter|INCR_DECR.lo[1]                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_full_detector|fast_incr_decr_counter|threshold_reached                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going_stencil_2d4_sr|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d0|thelimiter|valid_allow[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[4]                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond12_preheader_stencil_2ds_c0_exit143_stencil_2d0|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thestencil_2d_B9_merge_reg_aunroll_x|stencil_2d_B9_merge_reg_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist25_sync_together118_aunroll_x_in_i_valid_1_q[0]                                                                                                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist26_sync_together118_aunroll_x_in_i_valid_2_q[0]                                                                                                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist27_sync_together118_aunroll_x_in_i_valid_15|delays[0][0]                                                                                                                                                                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist27_sync_together118_aunroll_x_in_i_valid_15|delays[1][0]                                                                                                                                                                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist27_sync_together118_aunroll_x_in_i_valid_15|delays[2][0]                                                                                                                                                                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist27_sync_together118_aunroll_x_in_i_valid_15|delays[3][0]                                                                                                                                                                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist27_sync_together118_aunroll_x_in_i_valid_15|delays[4][0]                                                                                                                                                                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d3|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1|fifo|valid_counter[0]~SynDup                                                                                                                                                                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist27_sync_together118_aunroll_x_in_i_valid_15|delays[5][0]                                                                                                                                                                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist27_sync_together118_aunroll_x_in_i_valid_15|delays[6][0]                                                                                                                                                                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist27_sync_together118_aunroll_x_in_i_valid_15|delays[7][0]                                                                                                                                                                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist27_sync_together118_aunroll_x_in_i_valid_15|delays[8][0]                                                                                                                                                                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist27_sync_together118_aunroll_x_in_i_valid_15|delays[9][0]                                                                                                                                                                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist27_sync_together118_aunroll_x_in_i_valid_15|delays[10][0]                                                                                                                                                                                                                                                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist27_sync_together118_aunroll_x_in_i_valid_15|delays[11][0]                                                                                                                                                                                                                                                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist27_sync_together118_aunroll_x_in_i_valid_15|delays[12][0]                                                                                                                                                                                                                                                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|valid_fanout_reg0_q[0]                                                                                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|valid_before_fifo_q[0]                                                                                                                                                                                                                                                                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|fast_incr_decr_counter|lo_helper[0]                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d0|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_stencil_2ds_c0_exit196_stencil_2d0|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                    ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thestencil_2d_B9_branch|valid_0_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8_sr_0_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thestencil_2d_B8_branch|valid_0_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_sfc_s_c0_in_for_cond_cleanup10_stencil_2ds_c0_enter156_stencil_2d3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_full_detector|fast_incr_decr_counter|INCR_DECR.lo[0]                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_sfc_s_c0_in_for_cond_cleanup10_stencil_2ds_c0_enter156_stencil_2d3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_full_detector|fast_incr_decr_counter|threshold_reached                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|SE_stall_entry_fromReg1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7_sr_0_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|fast_incr_decr_counter|lo_wrap_7_0                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|SE_stall_entry_fromReg0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|SE_coalesced_delay_0_0_R_v_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|SE_coalesced_delay_0_1_R_v_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|SR_SE_coalesced_delay_0_2_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|SE_coalesced_delay_0_2_R_v_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|SR_SE_coalesced_delay_0_3_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|SE_coalesced_delay_0_3_R_v_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|SR_SE_coalesced_delay_0_4_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|SE_coalesced_delay_0_4_R_v_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|SR_SE_coalesced_delay_0_5_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|fast_incr_decr_counter|mid                                                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|SE_coalesced_delay_0_5_R_v_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_sfc_s_c0_in_for_cond_cleanup10_stencil_2ds_c0_enter156_stencil_2d3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup10_stencil_2ds_c0_exit160_stencil_2d0|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thestencil_2d_B7_branch|valid_0_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5_sr_0_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5_sr_0_aunroll_x|sr_0_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_full_detector|fast_incr_decr_counter|INCR_DECR.mid[1]                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_full_detector|fast_incr_decr_counter|INCR_DECR.lo_3_0                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_full_detector|fast_incr_decr_counter|INCR_DECR.mid[0]                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_full_detector|fast_incr_decr_counter|INCR_DECR.mid[2]                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_full_detector|fast_incr_decr_counter|INCR_DECR.count_at_target                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|fast_incr_decr_counter|hi_eq_zero_and_mid                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d3|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1|fifo|valid_counter[0]~SynDup_4                                                                                                                                                                                                                                                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d3|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1|fifo|valid_counter[0]~SynDup_1                                                                                                                                                                                                                                                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_iowr_bl_return_stencil_2d_unnamed_stencil_2d4_stencil_2d2|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath                                                                                                                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_full_detector|fast_incr_decr_counter|INCR_DECR.lo[0]                                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_full_detector|fast_incr_decr_counter|INCR_DECR.lo[1]                                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_full_detector|fast_incr_decr_counter|threshold_reached                                                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3_sr_0_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thestencil_2d_B5_branch|valid_0_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_sfc_logic_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|valid_fanout_reg0_q[0]                                                                                                                                                                                                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|valid_before_fifo_q[0]                                                                                                                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|fast_incr_decr_counter|lo_prev[2]                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d0|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d0|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_iowr_bl_return_stencil_2d_unnamed_stencil_2d4_stencil_2d2|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream                                                                                                                                                                                                                                                                                                                                                 ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d3|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1|fifo|valid_counter[0]~SynDup_3                                                                                                                                                                                                                                                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|SE_out_i_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x_fromReg1[0]                                                                                                                                                                                                                                                                                                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d0|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|SE_redist0_i_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x_out_profile_loop_o_valid_1_0_R_v_0[0]                                                                                                                                                                                                                                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|redist10_i_llvm_fpga_forked_stencil_2d_b2_forked_stencil_2d3_out_buffer_out_4_delay_0[0]                                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|redist10_i_llvm_fpga_forked_stencil_2d_b2_forked_stencil_2d3_out_buffer_out_4_delay_1[0]                                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|fast_incr_decr_counter|aux                                                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|redist10_i_llvm_fpga_forked_stencil_2d_b2_forked_stencil_2d3_out_buffer_out_4_delay_2[0]                                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|redist10_i_llvm_fpga_forked_stencil_2d_b2_forked_stencil_2d3_out_buffer_out_4_q[0]                                                                                                                                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|redist9_i_llvm_fpga_pop_coalesce_i1_stencil_2d_b2_current_iter_isreal_stencil_2d0_i_llvm_fpga_pop_coalesce_i1_stencil_2d_b2_current_iter_isreal_stencil_2d4_mux_x_q_1_q[0]                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|valid_before_fifo_q[0]                                                                                                                                                                                                                                                                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d0|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d0|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|fast_incr_decr_counter|threshold_reached                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|stall_out_reg_0_q[0]                                                                                                                                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|fast_incr_decr_counter|count_at_target                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|stall_out_reg_1_q[0]                                                                                                                                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_iord_bl_call_stencil_2d_unnamed_stencil_2d1_stencil_2d2|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                                                                                                                                                                                                                                    ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1_reg_valid_reg_q[0]                                                                                                                                                                                                                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thestencil_2d_B9_merge_reg_aunroll_x|stencil_2d_B9_merge_reg_data_reg_9_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|fast_incr_decr_counter|lo[2]                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thestencil_2d_B9_merge_reg_aunroll_x|stencil_2d_B9_merge_reg_data_reg_14_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond351_push37_stencil_2d28|thei_llvm_fpga_push_i1_exitcond351_push37_stencil_2d1|staging_reg|r_valid                                                                                                                                                                                                    ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond351_push37_stencil_2d28|thei_llvm_fpga_push_i1_exitcond351_push37_stencil_2d1|staging_reg|r_data[0]                                                                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist39_i_llvm_fpga_pop_i1_exitcond351_pop37_stencil_2d27_out_data_out_1_q[0]                                                                                                                                                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_valid_NO_SHIFT_REG[0]                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k2_022_push27_stencil_2d26|thei_llvm_fpga_push_i32_k2_022_push27_stencil_2d1|staging_reg|r_valid                                                                                                                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k2_022_push27_stencil_2d26|thei_llvm_fpga_push_i32_k2_022_push27_stencil_2d1|staging_reg|r_data[0]                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist33_i_llvm_fpga_pop_i32_k2_022_pop27_stencil_2d5_out_data_out_1_q[0]                                                                                                                                                                                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k1_024_push20_stencil_2d0_i_llvm_fpga_push_i32_k1_024_push20_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[0]                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thestencil_2d_B9_merge_reg_aunroll_x|stencil_2d_B9_merge_reg_data_reg_10_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|fast_incr_decr_counter|lo[0]                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul16_add1149_push35_stencil_2d24|thei_llvm_fpga_push_i32_mul16_add1149_push35_stencil_2d1|fifo|r_valid_NO_SHIFT_REG[0]                                                                                                                                                                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul16_add1149_push35_stencil_2d24|thei_llvm_fpga_push_i32_mul16_add1149_push35_stencil_2d1|fifo|r_data_NO_SHIFT_REG[0]                                                                                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k2_022_push27_stencil_2d26|thei_llvm_fpga_push_i32_k2_022_push27_stencil_2d1|staging_reg|r_data[1]                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist33_i_llvm_fpga_pop_i32_k2_022_pop27_stencil_2d5_out_data_out_1_q[1]                                                                                                                                                                                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k1_024_push20_stencil_2d0_i_llvm_fpga_push_i32_k1_024_push20_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[1]                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thestencil_2d_B9_merge_reg_aunroll_x|stencil_2d_B9_merge_reg_data_reg_10_x_q[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul16_add1149_push35_stencil_2d24|thei_llvm_fpga_push_i32_mul16_add1149_push35_stencil_2d1|fifo|r_data_NO_SHIFT_REG[1]                                                                                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k2_022_push27_stencil_2d26|thei_llvm_fpga_push_i32_k2_022_push27_stencil_2d1|staging_reg|r_data[2]                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist33_i_llvm_fpga_pop_i32_k2_022_pop27_stencil_2d5_out_data_out_1_q[2]                                                                                                                                                                                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k1_024_push20_stencil_2d0_i_llvm_fpga_push_i32_k1_024_push20_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[2]                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|fast_incr_decr_counter|lo[1]                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thestencil_2d_B9_merge_reg_aunroll_x|stencil_2d_B9_merge_reg_data_reg_10_x_q[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul16_add1149_push35_stencil_2d24|thei_llvm_fpga_push_i32_mul16_add1149_push35_stencil_2d1|fifo|r_data_NO_SHIFT_REG[2]                                                                                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k2_022_push27_stencil_2d26|thei_llvm_fpga_push_i32_k2_022_push27_stencil_2d1|staging_reg|r_data[3]                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist33_i_llvm_fpga_pop_i32_k2_022_pop27_stencil_2d5_out_data_out_1_q[3]                                                                                                                                                                                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k1_024_push20_stencil_2d0_i_llvm_fpga_push_i32_k1_024_push20_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[3]                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thestencil_2d_B9_merge_reg_aunroll_x|stencil_2d_B9_merge_reg_data_reg_10_x_q[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul16_add1149_push35_stencil_2d24|thei_llvm_fpga_push_i32_mul16_add1149_push35_stencil_2d1|fifo|r_data_NO_SHIFT_REG[3]                                                                                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist5_sync_together66_aunroll_x_in_c0_eni9_3_tpl_7_wraddr_i[0]                                                                                                                                                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist5_sync_together66_aunroll_x_in_c0_eni9_3_tpl_7_wraddr_i[1]                                                                                                                                                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_push15_stencil_2d0_i_llvm_fpga_push_i32_c_025_push15_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[0]                                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_full_detector|fast_incr_decr_counter|lo_helper[1]                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_pop1546_push25_stencil_2d0_i_llvm_fpga_push_i32_c_025_pop1546_push25_stencil_2d1_x|zlreg.acl_zero_latency_fifo_inst|ll_fifo_inst|occ[0]~reg0                                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_pop1546_push25_stencil_2d0_i_llvm_fpga_push_i32_c_025_pop1546_push25_stencil_2d1_x|zlreg.acl_zero_latency_fifo_inst|ll_fifo_inst|occ_low_reset[0]                                                                                                                                 ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_pop1546_push25_stencil_2d0_i_llvm_fpga_push_i32_c_025_pop1546_push25_stencil_2d1_x|zlreg.acl_zero_latency_fifo_inst|ll_fifo_inst|data_out_reg[0]                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|i_llvm_fpga_pop_i32_c_025_pop1546_pop25_stencil_2d0_i_llvm_fpga_pop_i32_c_025_pop1546_pop25_stencil_2d14_mux_x_q[0]                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thestencil_2d_B9_merge_reg_aunroll_x|stencil_2d_B9_merge_reg_data_reg_13_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_add1950_push36_stencil_2d23|thei_llvm_fpga_push_i32_add1950_push36_stencil_2d1|staging_reg|r_valid                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_add1950_push36_stencil_2d23|thei_llvm_fpga_push_i32_add1950_push36_stencil_2d1|staging_reg|r_data[0]                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist35_i_llvm_fpga_pop_i32_add1950_pop36_stencil_2d11_out_data_out_1_q[0]                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_push15_stencil_2d0_i_llvm_fpga_push_i32_c_025_push15_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[1]                                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_pop1546_push25_stencil_2d0_i_llvm_fpga_push_i32_c_025_pop1546_push25_stencil_2d1_x|zlreg.acl_zero_latency_fifo_inst|ll_fifo_inst|data_out_reg[1]                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|i_llvm_fpga_pop_i32_c_025_pop1546_pop25_stencil_2d0_i_llvm_fpga_pop_i32_c_025_pop1546_pop25_stencil_2d14_mux_x_q[1]                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_push13_stencil_2d0_i_llvm_fpga_push_i32_r_026_push13_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[0]                                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_pop1335_push16_stencil_2d0_i_llvm_fpga_push_i32_r_026_pop1335_push16_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[0]                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_pop1336_push21_stencil_2d0_i_llvm_fpga_push_i32_r_026_pop1336_push21_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[0]                                                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thestencil_2d_B9_merge_reg_aunroll_x|stencil_2d_B9_merge_reg_data_reg_13_x_q[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_add1950_push36_stencil_2d23|thei_llvm_fpga_push_i32_add1950_push36_stencil_2d1|staging_reg|r_data[1]                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist35_i_llvm_fpga_pop_i32_add1950_pop36_stencil_2d11_out_data_out_1_q[1]                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_push15_stencil_2d0_i_llvm_fpga_push_i32_c_025_push15_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[2]                                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_pop1546_push25_stencil_2d0_i_llvm_fpga_push_i32_c_025_pop1546_push25_stencil_2d1_x|zlreg.acl_zero_latency_fifo_inst|ll_fifo_inst|data_out_reg[2]                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|i_llvm_fpga_pop_i32_c_025_pop1546_pop25_stencil_2d0_i_llvm_fpga_pop_i32_c_025_pop1546_pop25_stencil_2d14_mux_x_q[2]                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_push13_stencil_2d0_i_llvm_fpga_push_i32_r_026_push13_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[1]                                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_pop1335_push16_stencil_2d0_i_llvm_fpga_push_i32_r_026_pop1335_push16_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[1]                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_pop1336_push21_stencil_2d0_i_llvm_fpga_push_i32_r_026_pop1336_push21_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[1]                                                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thestencil_2d_B9_merge_reg_aunroll_x|stencil_2d_B9_merge_reg_data_reg_13_x_q[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_add1950_push36_stencil_2d23|thei_llvm_fpga_push_i32_add1950_push36_stencil_2d1|staging_reg|r_data[2]                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist35_i_llvm_fpga_pop_i32_add1950_pop36_stencil_2d11_out_data_out_1_q[2]                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_push15_stencil_2d0_i_llvm_fpga_push_i32_c_025_push15_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[3]                                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_pop1546_push25_stencil_2d0_i_llvm_fpga_push_i32_c_025_pop1546_push25_stencil_2d1_x|zlreg.acl_zero_latency_fifo_inst|ll_fifo_inst|data_out_reg[3]                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|i_llvm_fpga_pop_i32_c_025_pop1546_pop25_stencil_2d0_i_llvm_fpga_pop_i32_c_025_pop1546_pop25_stencil_2d14_mux_x_q[3]                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_push13_stencil_2d0_i_llvm_fpga_push_i32_r_026_push13_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[2]                                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_pop1335_push16_stencil_2d0_i_llvm_fpga_push_i32_r_026_pop1335_push16_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[2]                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_pop1336_push21_stencil_2d0_i_llvm_fpga_push_i32_r_026_pop1336_push21_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[2]                                                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thestencil_2d_B9_merge_reg_aunroll_x|stencil_2d_B9_merge_reg_data_reg_13_x_q[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_add1950_push36_stencil_2d23|thei_llvm_fpga_push_i32_add1950_push36_stencil_2d1|staging_reg|r_data[3]                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist35_i_llvm_fpga_pop_i32_add1950_pop36_stencil_2d11_out_data_out_1_q[3]                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k2_022_push27_stencil_2d26|thei_llvm_fpga_push_i32_k2_022_push27_stencil_2d1|staging_reg|r_data[4]                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist33_i_llvm_fpga_pop_i32_k2_022_pop27_stencil_2d5_out_data_out_1_q[4]                                                                                                                                                                                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_push15_stencil_2d0_i_llvm_fpga_push_i32_c_025_push15_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[4]                                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_pop1546_push25_stencil_2d0_i_llvm_fpga_push_i32_c_025_pop1546_push25_stencil_2d1_x|zlreg.acl_zero_latency_fifo_inst|ll_fifo_inst|data_out_reg[4]                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|i_llvm_fpga_pop_i32_c_025_pop1546_pop25_stencil_2d0_i_llvm_fpga_pop_i32_c_025_pop1546_pop25_stencil_2d14_mux_x_q[4]                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_push13_stencil_2d0_i_llvm_fpga_push_i32_r_026_push13_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[3]                                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_pop1335_push16_stencil_2d0_i_llvm_fpga_push_i32_r_026_pop1335_push16_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[3]                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_pop1336_push21_stencil_2d0_i_llvm_fpga_push_i32_r_026_pop1336_push21_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[3]                                                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thestencil_2d_B9_merge_reg_aunroll_x|stencil_2d_B9_merge_reg_data_reg_13_x_q[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_add1950_push36_stencil_2d23|thei_llvm_fpga_push_i32_add1950_push36_stencil_2d1|staging_reg|r_data[4]                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist35_i_llvm_fpga_pop_i32_add1950_pop36_stencil_2d11_out_data_out_1_q[4]                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k2_022_push27_stencil_2d26|thei_llvm_fpga_push_i32_k2_022_push27_stencil_2d1|staging_reg|r_data[5]                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist33_i_llvm_fpga_pop_i32_k2_022_pop27_stencil_2d5_out_data_out_1_q[5]                                                                                                                                                                                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_push15_stencil_2d0_i_llvm_fpga_push_i32_c_025_push15_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[5]                                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_pop1546_push25_stencil_2d0_i_llvm_fpga_push_i32_c_025_pop1546_push25_stencil_2d1_x|zlreg.acl_zero_latency_fifo_inst|ll_fifo_inst|data_out_reg[5]                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|i_llvm_fpga_pop_i32_c_025_pop1546_pop25_stencil_2d0_i_llvm_fpga_pop_i32_c_025_pop1546_pop25_stencil_2d14_mux_x_q[5]                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k1_024_push20_stencil_2d0_i_llvm_fpga_push_i32_k1_024_push20_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[4]                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_push13_stencil_2d0_i_llvm_fpga_push_i32_r_026_push13_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[4]                                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_pop1335_push16_stencil_2d0_i_llvm_fpga_push_i32_r_026_pop1335_push16_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[4]                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_pop1336_push21_stencil_2d0_i_llvm_fpga_push_i32_r_026_pop1336_push21_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[4]                                                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thestencil_2d_B9_merge_reg_aunroll_x|stencil_2d_B9_merge_reg_data_reg_13_x_q[5]                                                                                                                                                                                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_add1950_push36_stencil_2d23|thei_llvm_fpga_push_i32_add1950_push36_stencil_2d1|staging_reg|r_data[5]                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist35_i_llvm_fpga_pop_i32_add1950_pop36_stencil_2d11_out_data_out_1_q[5]                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k2_022_push27_stencil_2d26|thei_llvm_fpga_push_i32_k2_022_push27_stencil_2d1|staging_reg|r_data[6]                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist33_i_llvm_fpga_pop_i32_k2_022_pop27_stencil_2d5_out_data_out_1_q[6]                                                                                                                                                                                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_push15_stencil_2d0_i_llvm_fpga_push_i32_c_025_push15_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[6]                                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_pop1546_push25_stencil_2d0_i_llvm_fpga_push_i32_c_025_pop1546_push25_stencil_2d1_x|zlreg.acl_zero_latency_fifo_inst|ll_fifo_inst|data_out_reg[6]                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|i_llvm_fpga_pop_i32_c_025_pop1546_pop25_stencil_2d0_i_llvm_fpga_pop_i32_c_025_pop1546_pop25_stencil_2d14_mux_x_q[6]                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k1_024_push20_stencil_2d0_i_llvm_fpga_push_i32_k1_024_push20_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[5]                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_push13_stencil_2d0_i_llvm_fpga_push_i32_r_026_push13_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[5]                                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_pop1335_push16_stencil_2d0_i_llvm_fpga_push_i32_r_026_pop1335_push16_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[5]                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_pop1336_push21_stencil_2d0_i_llvm_fpga_push_i32_r_026_pop1336_push21_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[5]                                                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thestencil_2d_B9_merge_reg_aunroll_x|stencil_2d_B9_merge_reg_data_reg_13_x_q[6]                                                                                                                                                                                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_add1950_push36_stencil_2d23|thei_llvm_fpga_push_i32_add1950_push36_stencil_2d1|staging_reg|r_data[6]                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist35_i_llvm_fpga_pop_i32_add1950_pop36_stencil_2d11_out_data_out_1_q[6]                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_stencil_2ds_c0_exit107_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k2_022_push27_stencil_2d26|thei_llvm_fpga_push_i32_k2_022_push27_stencil_2d1|staging_reg|r_data[7]                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist33_i_llvm_fpga_pop_i32_k2_022_pop27_stencil_2d5_out_data_out_1_q[7]                                                                                                                                                                                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_push15_stencil_2d0_i_llvm_fpga_push_i32_c_025_push15_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[7]                                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_pop1546_push25_stencil_2d0_i_llvm_fpga_push_i32_c_025_pop1546_push25_stencil_2d1_x|zlreg.acl_zero_latency_fifo_inst|ll_fifo_inst|data_out_reg[7]                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|i_llvm_fpga_pop_i32_c_025_pop1546_pop25_stencil_2d0_i_llvm_fpga_pop_i32_c_025_pop1546_pop25_stencil_2d14_mux_x_q[7]                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k1_024_push20_stencil_2d0_i_llvm_fpga_push_i32_k1_024_push20_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[6]                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_push13_stencil_2d0_i_llvm_fpga_push_i32_r_026_push13_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[6]                                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_pop1335_push16_stencil_2d0_i_llvm_fpga_push_i32_r_026_pop1335_push16_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[6]                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_pop1336_push21_stencil_2d0_i_llvm_fpga_push_i32_r_026_pop1336_push21_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[6]                                                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thestencil_2d_B9_merge_reg_aunroll_x|stencil_2d_B9_merge_reg_data_reg_13_x_q[7]                                                                                                                                                                                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|redist5_sync_together42_aunroll_x_in_i_valid_4_q[0]                                                                                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_add1950_push36_stencil_2d23|thei_llvm_fpga_push_i32_add1950_push36_stencil_2d1|staging_reg|r_data[7]                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist35_i_llvm_fpga_pop_i32_add1950_pop36_stencil_2d11_out_data_out_1_q[7]                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k2_022_push27_stencil_2d26|thei_llvm_fpga_push_i32_k2_022_push27_stencil_2d1|staging_reg|r_data[8]                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist33_i_llvm_fpga_pop_i32_k2_022_pop27_stencil_2d5_out_data_out_1_q[8]                                                                                                                                                                                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_push15_stencil_2d0_i_llvm_fpga_push_i32_c_025_push15_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[8]                                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_pop1546_push25_stencil_2d0_i_llvm_fpga_push_i32_c_025_pop1546_push25_stencil_2d1_x|zlreg.acl_zero_latency_fifo_inst|ll_fifo_inst|data_out_reg[8]                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|i_llvm_fpga_pop_i32_c_025_pop1546_pop25_stencil_2d0_i_llvm_fpga_pop_i32_c_025_pop1546_pop25_stencil_2d14_mux_x_q[8]                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k1_024_push20_stencil_2d0_i_llvm_fpga_push_i32_k1_024_push20_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[7]                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_push13_stencil_2d0_i_llvm_fpga_push_i32_r_026_push13_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[7]                                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_pop1335_push16_stencil_2d0_i_llvm_fpga_push_i32_r_026_pop1335_push16_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[7]                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|valid_fanout_reg0_q[0]                                                                                                                                                                                                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_pop1336_push21_stencil_2d0_i_llvm_fpga_push_i32_r_026_pop1336_push21_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[7]                                                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thestencil_2d_B9_merge_reg_aunroll_x|stencil_2d_B9_merge_reg_data_reg_13_x_q[8]                                                                                                                                                                                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_add1950_push36_stencil_2d23|thei_llvm_fpga_push_i32_add1950_push36_stencil_2d1|staging_reg|r_data[8]                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist35_i_llvm_fpga_pop_i32_add1950_pop36_stencil_2d11_out_data_out_1_q[8]                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k2_022_push27_stencil_2d26|thei_llvm_fpga_push_i32_k2_022_push27_stencil_2d1|staging_reg|r_data[9]                                                                                                                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist33_i_llvm_fpga_pop_i32_k2_022_pop27_stencil_2d5_out_data_out_1_q[9]                                                                                                                                                                                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_push15_stencil_2d0_i_llvm_fpga_push_i32_c_025_push15_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[9]                                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_pop1546_push25_stencil_2d0_i_llvm_fpga_push_i32_c_025_pop1546_push25_stencil_2d1_x|zlreg.acl_zero_latency_fifo_inst|ll_fifo_inst|data_out_reg[9]                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|i_llvm_fpga_pop_i32_c_025_pop1546_pop25_stencil_2d0_i_llvm_fpga_pop_i32_c_025_pop1546_pop25_stencil_2d14_mux_x_q[9]                                                                                                                                                                                             ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k1_024_push20_stencil_2d0_i_llvm_fpga_push_i32_k1_024_push20_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[8]                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|valid_fanout_reg3_q[0]                                                                                                                                                                                                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_push13_stencil_2d0_i_llvm_fpga_push_i32_r_026_push13_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[8]                                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4_aunroll_x|thei_sfc_logic_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_pop1335_push16_stencil_2d0_i_llvm_fpga_push_i32_r_026_pop1335_push16_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[8]                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_pop1336_push21_stencil_2d0_i_llvm_fpga_push_i32_r_026_pop1336_push21_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[8]                                                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thestencil_2d_B9_merge_reg_aunroll_x|stencil_2d_B9_merge_reg_data_reg_13_x_q[9]                                                                                                                                                                                                                                                                                                                                                                                                                   ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_add1950_push36_stencil_2d23|thei_llvm_fpga_push_i32_add1950_push36_stencil_2d1|staging_reg|r_data[9]                                                                                                                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|redist35_i_llvm_fpga_pop_i32_add1950_pop36_stencil_2d11_out_data_out_1_q[9]                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[0]                                                                                                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_stencil_2d_b2_next_iter_isreal_push_stencil_2d0_i_llvm_fpga_push_i1_stencil_2d_b2_next_iter_isreal_push_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg_clock_en                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond_cleanup_stencil_2ds_c0_exit111_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[1]                                                                                                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[2]                                                                                                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[3]                                                                                                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[4]                                                                                                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[5]                                                                                                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[6]                                                                                                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[7]                                                                                                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[8]                                                                                                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_stencil_2d_b2_next_iter_isreal_push_stencil_2d0_i_llvm_fpga_push_i1_stencil_2d_b2_next_iter_isreal_push_stencil_2d1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[0]                                                                                                                      ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[9]                                                                                                                                                                                                ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[10]                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[11]                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[12]                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[13]                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[14]                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[15]                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[16]                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[17]                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[18]                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[19]                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[20]                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[21]                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[22]                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[23]                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[24]                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[25]                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[26]                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[27]                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[28]                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[29]                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[30]                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d30|thei_llvm_fpga_push_i32_temp_321_push28_stencil_2d1|fifo|r_data_NO_SHIFT_REG[31]                                                                                                                                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                               ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thebb_stencil_2d_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1|thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1|fifo|valid_counter[0]                                                                                                                                                                                                                                                                                                                                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestart_pulse|start_pulse_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestart_pulse|start_pulse_out_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thebb_stencil_2d_B0_runOnce_stall_region|thestencil_2d_B0_runOnce_merge_reg|stencil_2d_B0_runOnce_merge_reg_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thebb_stencil_2d_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1|thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1|fifo|valid_counter[0]~SynDup_1                                                                                                                                                                                                                                                                                                                                            ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thebb_stencil_2d_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1|thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1|fifo|valid_counter[0]~SynDup                                                                                                                                                                                                                                                                                                                                              ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thewait_pulse_extender_inst|thewait_pulse_extender_inst|GEN_PULSE_EXTENDER.count[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thebb_stencil_2d_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_stencil_2d0|thei_llvm_fpga_pop_token_i1_wt_limpop_stencil_2d0_reg|i_llvm_fpga_pop_token_i1_wt_limpop_stencil_2d0_reg_valid_reg_q[0]                                                                                                                                                                                                                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|theloop_admit|thread_table[0]                                                                                                                                                                                                                                                                                                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|fast_incr_decr_counter|lo_wrap_7_0                                                                                                         ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|fast_incr_decr_counter|mid                                                                                                                 ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|fast_incr_decr_counter|hi_eq_zero_and_mid                                                                                                  ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|fast_incr_decr_counter|lo_prev[2]                                                                                                          ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|fast_incr_decr_counter|aux                                                                                                                 ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|fast_incr_decr_counter|count_at_target                                                                                                     ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|fast_incr_decr_counter|lo_helper[1]                                                                                                        ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_full_detector|fast_incr_decr_counter|lo[1]                                                                                                               ;        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	2
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RES-30132 - Registers May Not Be Properly Reset                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+
; Register Node                                                                                                                                                                                                                                                                                                                                                                               ; Waived ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist5_sync_together66_aunroll_x_in_c0_eni9_3_tpl_7_wraddr_i[0] ;        ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9_aunroll_x|thei_sfc_logic_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d0_aunroll_x|redist5_sync_together66_aunroll_x_in_c0_eni9_3_tpl_7_wraddr_i[1] ;        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------------------------------+
; RES-30133 - Embedded Memory Blocks with Initialized Content That Might be Affected by Spurious Writes ;
+-------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; LNT-30023 - Reset Nets with Polarity Conflict ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------+
; TMC-20052 - Paths with Post Synthesis Inferred Latches ;
+--------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------+
; FLP-10500 - Non Driving Top Level Inputs Found ;
+------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; LNT-50006 - DSP Control Signal Registers Reset Mode Mismatch ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		DSP_HFN_Threshold = 500
+---------------------------------------------------+
; TMC-20053 - DSP Inputs Driven by High Fan-Out Net ;
+---------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------+
; TMC-20500 - Hierarchical Tree Duplication was Shallower than Possible ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------------------+
; TMC-20501 - Hierarchical Tree Duplication was Shallower than Requested ;
+------------------------------------------------------------------------+


