m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.0
vseq_det
Z0 !s110 1615119138
!i10b 1
!s100 ;<1MWK5IHR]<mCTU>naGF3
IooZJ<F]bF<LDIZhTIn<LJ1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab6. seq_det/sim
w1615002337
8D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab6. seq_det/rtl/seq_det.v
FD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab6. seq_det/rtl/seq_det.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1615119138.000000
!s107 D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab6. seq_det/rtl/seq_det.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab6. seq_det/rtl/seq_det.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vseq_det_tb
R0
!i10b 1
!s100 `?4lKUXIL8;_QGFZHo1XA3
IPE3GW@d;BMW9Ocfc:a_=H0
R1
R2
w1615002351
8D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab6. seq_det/tb/seq_det_tb.v
FD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab6. seq_det/tb/seq_det_tb.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab6. seq_det/tb/seq_det_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab6. seq_det/tb/seq_det_tb.v|
!i113 1
R5
R6
