Release 13.4 - xst O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: RegisterFile.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RegisterFile.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RegisterFile"
Output Format                      : NGC
Target Device                      : xc3s1600e-5-fg320

---- Source Options
Top Module Name                    : RegisterFile
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Mike/Desktop/organwsh/lab1b/mux.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "C:/Users/Mike/Desktop/organwsh/lab1b/mux32Bit.vhd" in Library work.
Architecture behavioral of Entity mux32bit is up to date.
Compiling vhdl file "C:/Users/Mike/Desktop/organwsh/lab1b/demux1bit.vhd" in Library work.
Architecture behavioral of Entity demux is up to date.
Compiling vhdl file "C:/Users/Mike/Desktop/organwsh/lab1b/mux4to1_32Bit.vhd" in Library work.
Architecture behavioral of Entity mux4to1_32bit is up to date.
Compiling vhdl file "C:/Users/Mike/Desktop/organwsh/lab1b/flipflop.vhd" in Library work.
Architecture behavioral of Entity flipflop is up to date.
Compiling vhdl file "C:/Users/Mike/Desktop/organwsh/lab1b/demux2to4.vhd" in Library work.
Architecture behavioral of Entity demux2to4 is up to date.
Compiling vhdl file "C:/Users/Mike/Desktop/organwsh/lab1b/mux8to1_32Bit.vhd" in Library work.
Architecture behavioral of Entity mux8to1_32bit is up to date.
Compiling vhdl file "C:/Users/Mike/Desktop/organwsh/lab1b/Reg1Bit.vhd" in Library work.
Architecture behavioral of Entity reg1bit is up to date.
Compiling vhdl file "C:/Users/Mike/Desktop/organwsh/lab1b/demux3to8.vhd" in Library work.
Architecture behavioral of Entity demux3to8 is up to date.
Compiling vhdl file "C:/Users/Mike/Desktop/organwsh/lab1b/mux16to1_32Bit.vhd" in Library work.
Architecture behavioral of Entity mux16to1_32bit is up to date.
Compiling vhdl file "C:/Users/Mike/Desktop/organwsh/lab1b/Reg4Bit.vhd" in Library work.
Architecture behavioral of Entity reg4bit is up to date.
Compiling vhdl file "C:/Users/Mike/Desktop/organwsh/lab1b/demux4to16.vhd" in Library work.
Architecture behavioral of Entity demux4to16 is up to date.
Compiling vhdl file "C:/Users/Mike/Desktop/organwsh/lab1b/demux5to32.vhd" in Library work.
Architecture behavioral of Entity decoder5to32 is up to date.
Compiling vhdl file "C:/Users/Mike/Desktop/organwsh/lab1b/Reg32Bit.vhd" in Library work.
Architecture structural of Entity reg32bit is up to date.
Compiling vhdl file "C:/Users/Mike/Desktop/organwsh/lab1b/mux32to1_32Bit.vhd" in Library work.
Architecture behavioral of Entity mux32to1_32bit is up to date.
Compiling vhdl file "C:/Users/Mike/Desktop/organwsh/lab1b/compareModule.vhd" in Library work.
Architecture behavioral of Entity comparemodule is up to date.
Compiling vhdl file "C:/Users/Mike/Desktop/organwsh/lab1b/RegisterFile.vhd" in Library work.
Entity <registerfile> compiled.
Entity <registerfile> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <RegisterFile> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Decoder5to32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg32Bit> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux32to1_32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <compareModule> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux4to16> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg4Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux16to1_32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux3to8> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg1Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux8to1_32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux2to4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <flipflop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4to1_32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <RegisterFile> in library <work> (Architecture <behavioral>).
Entity <RegisterFile> analyzed. Unit <RegisterFile> generated.

Analyzing Entity <Decoder5to32> in library <work> (Architecture <behavioral>).
Entity <Decoder5to32> analyzed. Unit <Decoder5to32> generated.

Analyzing Entity <demux> in library <work> (Architecture <behavioral>).
Entity <demux> analyzed. Unit <demux> generated.

Analyzing Entity <demux4to16> in library <work> (Architecture <behavioral>).
Entity <demux4to16> analyzed. Unit <demux4to16> generated.

Analyzing Entity <demux3to8> in library <work> (Architecture <behavioral>).
Entity <demux3to8> analyzed. Unit <demux3to8> generated.

Analyzing Entity <demux2to4> in library <work> (Architecture <behavioral>).
Entity <demux2to4> analyzed. Unit <demux2to4> generated.

Analyzing Entity <Reg32Bit> in library <work> (Architecture <structural>).
Entity <Reg32Bit> analyzed. Unit <Reg32Bit> generated.

Analyzing Entity <Reg4Bit> in library <work> (Architecture <behavioral>).
Entity <Reg4Bit> analyzed. Unit <Reg4Bit> generated.

Analyzing Entity <Reg1Bit> in library <work> (Architecture <behavioral>).
Entity <Reg1Bit> analyzed. Unit <Reg1Bit> generated.

Analyzing Entity <mux> in library <work> (Architecture <behavioral>).
Entity <mux> analyzed. Unit <mux> generated.

Analyzing Entity <flipflop> in library <work> (Architecture <behavioral>).
Entity <flipflop> analyzed. Unit <flipflop> generated.

Analyzing Entity <mux32to1_32Bit> in library <work> (Architecture <behavioral>).
Entity <mux32to1_32Bit> analyzed. Unit <mux32to1_32Bit> generated.

Analyzing Entity <mux16to1_32Bit> in library <work> (Architecture <behavioral>).
Entity <mux16to1_32Bit> analyzed. Unit <mux16to1_32Bit> generated.

Analyzing Entity <mux8to1_32Bit> in library <work> (Architecture <behavioral>).
Entity <mux8to1_32Bit> analyzed. Unit <mux8to1_32Bit> generated.

Analyzing Entity <mux4to1_32Bit> in library <work> (Architecture <behavioral>).
Entity <mux4to1_32Bit> analyzed. Unit <mux4to1_32Bit> generated.

Analyzing Entity <compareModule> in library <work> (Architecture <behavioral>).
Entity <compareModule> analyzed. Unit <compareModule> generated.

Analyzing Entity <mux32Bit> in library <work> (Architecture <behavioral>).
Entity <mux32Bit> analyzed. Unit <mux32Bit> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <compareModule>.
    Related source file is "C:/Users/Mike/Desktop/organwsh/lab1b/compareModule.vhd".
    Found 1-bit xor2 for signal <output$xor0000>.
    Found 1-bit xor2 for signal <output$xor0001>.
    Found 1-bit xor2 for signal <output$xor0002>.
    Found 1-bit xor2 for signal <output$xor0003>.
    Found 1-bit xor2 for signal <output$xor0004>.
Unit <compareModule> synthesized.


Synthesizing Unit <demux>.
    Related source file is "C:/Users/Mike/Desktop/organwsh/lab1b/demux1bit.vhd".
Unit <demux> synthesized.


Synthesizing Unit <mux>.
    Related source file is "C:/Users/Mike/Desktop/organwsh/lab1b/mux.vhd".
Unit <mux> synthesized.


Synthesizing Unit <flipflop>.
    Related source file is "C:/Users/Mike/Desktop/organwsh/lab1b/flipflop.vhd".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <flipflop> synthesized.


Synthesizing Unit <mux32Bit>.
    Related source file is "C:/Users/Mike/Desktop/organwsh/lab1b/mux32Bit.vhd".
Unit <mux32Bit> synthesized.


Synthesizing Unit <demux2to4>.
    Related source file is "C:/Users/Mike/Desktop/organwsh/lab1b/demux2to4.vhd".
Unit <demux2to4> synthesized.


Synthesizing Unit <Reg1Bit>.
    Related source file is "C:/Users/Mike/Desktop/organwsh/lab1b/Reg1Bit.vhd".
Unit <Reg1Bit> synthesized.


Synthesizing Unit <demux3to8>.
    Related source file is "C:/Users/Mike/Desktop/organwsh/lab1b/demux3to8.vhd".
Unit <demux3to8> synthesized.


Synthesizing Unit <Reg4Bit>.
    Related source file is "C:/Users/Mike/Desktop/organwsh/lab1b/Reg4Bit.vhd".
Unit <Reg4Bit> synthesized.


Synthesizing Unit <mux4to1_32Bit>.
    Related source file is "C:/Users/Mike/Desktop/organwsh/lab1b/mux4to1_32Bit.vhd".
Unit <mux4to1_32Bit> synthesized.


Synthesizing Unit <Reg32Bit>.
    Related source file is "C:/Users/Mike/Desktop/organwsh/lab1b/Reg32Bit.vhd".
Unit <Reg32Bit> synthesized.


Synthesizing Unit <demux4to16>.
    Related source file is "C:/Users/Mike/Desktop/organwsh/lab1b/demux4to16.vhd".
Unit <demux4to16> synthesized.


Synthesizing Unit <mux8to1_32Bit>.
    Related source file is "C:/Users/Mike/Desktop/organwsh/lab1b/mux8to1_32Bit.vhd".
Unit <mux8to1_32Bit> synthesized.


Synthesizing Unit <Decoder5to32>.
    Related source file is "C:/Users/Mike/Desktop/organwsh/lab1b/demux5to32.vhd".
Unit <Decoder5to32> synthesized.


Synthesizing Unit <mux16to1_32Bit>.
    Related source file is "C:/Users/Mike/Desktop/organwsh/lab1b/mux16to1_32Bit.vhd".
Unit <mux16to1_32Bit> synthesized.


Synthesizing Unit <mux32to1_32Bit>.
    Related source file is "C:/Users/Mike/Desktop/organwsh/lab1b/mux32to1_32Bit.vhd".
Unit <mux32to1_32Bit> synthesized.


Synthesizing Unit <RegisterFile>.
    Related source file is "C:/Users/Mike/Desktop/organwsh/lab1b/RegisterFile.vhd".
WARNING:Xst:646 - Signal <decoderEn<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <RegisterFile> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1024
 1-bit register                                        : 1024
# Xors                                                 : 10
 1-bit xor2                                            : 10

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <flipflop0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <Reg32Bit0> is unconnected in block <RegisterFile>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 1024
 Flip-Flops                                            : 1024
# Xors                                                 : 10
 1-bit xor2                                            : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <RegisterFile> ...

Optimizing unit <Reg32Bit> ...
WARNING:Xst:1710 - FF/Latch <Reg32Bit0/Reg4Bit0/Reg1Bit3/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit0/Reg1Bit2/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit0/Reg1Bit1/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit0/Reg1Bit0/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit1/Reg1Bit3/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit1/Reg1Bit2/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit1/Reg1Bit1/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit1/Reg1Bit0/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit2/Reg1Bit3/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit2/Reg1Bit2/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit2/Reg1Bit1/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit2/Reg1Bit0/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit3/Reg1Bit3/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit3/Reg1Bit2/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit3/Reg1Bit1/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit3/Reg1Bit0/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit4/Reg1Bit3/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit4/Reg1Bit2/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit4/Reg1Bit1/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit4/Reg1Bit0/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit5/Reg1Bit3/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit5/Reg1Bit2/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit5/Reg1Bit1/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit5/Reg1Bit0/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit6/Reg1Bit3/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit6/Reg1Bit2/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit6/Reg1Bit1/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit6/Reg1Bit0/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit7/Reg1Bit3/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit7/Reg1Bit2/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit7/Reg1Bit1/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg32Bit0/Reg4Bit7/Reg1Bit0/flipflop0/q> (without init value) has a constant value of 0 in block <RegisterFile>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RegisterFile, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 992
 Flip-Flops                                            : 992

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : RegisterFile.ngr
Top Level Output File Name         : RegisterFile
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 113

Cell Usage :
# BELS                             : 1769
#      LUT3                        : 388
#      LUT4                        : 1125
#      MUXF5                       : 256
# FlipFlops/Latches                : 992
#      FDE                         : 992
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 112
#      IBUF                        : 48
#      OBUF                        : 64
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1600efg320-5 

 Number of Slices:                      832  out of  14752     5%  
 Number of Slice Flip Flops:            992  out of  29504     3%  
 Number of 4 input LUTs:               1513  out of  29504     5%  
 Number of IOs:                         113
 Number of bonded IOBs:                 113  out of    250    45%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 992   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 5.280ns
   Maximum output required time after clock: 8.507ns
   Maximum combinational path delay: 9.908ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 6944 / 1984
-------------------------------------------------------------------------
Offset:              5.280ns (Levels of Logic = 3)
  Source:            Awr<0> (PAD)
  Destination:       Reg32Bit30/Reg4Bit7/Reg1Bit0/flipflop0/q (FF)
  Destination Clock: Clk rising

  Data Path: Awr<0> to Reg32Bit30/Reg4Bit7/Reg1Bit0/flipflop0/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.106   0.721  Awr_0_IBUF (Awr_0_IBUF)
     LUT3:I0->O            8   0.612   0.673  we<16>31 (we<16>_bdd4)
     LUT4:I2->O           32   0.612   1.073  we<30>1 (we<30>)
     FDE:CE                    0.483          Reg32Bit30/Reg4Bit7/Reg1Bit0/flipflop0/q
    ----------------------------------------
    Total                      5.280ns (2.813ns logic, 2.467ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 2112 / 64
-------------------------------------------------------------------------
Offset:              8.507ns (Levels of Logic = 6)
  Source:            Reg32Bit1/Reg4Bit7/Reg1Bit3/flipflop0/q (FF)
  Destination:       Dout1<31> (PAD)
  Source Clock:      Clk rising

  Data Path: Reg32Bit1/Reg4Bit7/Reg1Bit3/flipflop0/q to Dout1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.514   0.568  Reg32Bit1/Reg4Bit7/Reg1Bit3/flipflop0/q (Reg32Bit1/Reg4Bit7/Reg1Bit3/flipflop0/q)
     LUT4:I1->O            1   0.612   0.000  mux32Bit_1/mux31/output5131 (mux32Bit_1/mux31/output5131)
     MUXF5:I1->O           1   0.278   0.387  mux32Bit_1/mux31/output513_f5 (mux32Bit_1/mux31/output513)
     LUT4:I2->O            1   0.612   0.426  mux32Bit_1/mux31/output536 (mux32Bit_1/mux31/output536)
     LUT4:I1->O            1   0.612   0.360  mux32Bit_1/mux31/output623_SW0 (N140)
     LUT4:I3->O            1   0.612   0.357  mux32Bit_1/mux31/output623 (Dout2_31_OBUF)
     OBUF:I->O                 3.169          Dout2_31_OBUF (Dout2<31>)
    ----------------------------------------
    Total                      8.507ns (6.409ns logic, 2.098ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3072 / 64
-------------------------------------------------------------------------
Delay:               9.908ns (Levels of Logic = 7)
  Source:            Ard1<0> (PAD)
  Destination:       Dout1<31> (PAD)

  Data Path: Ard1<0> to Dout1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           513   1.106   1.350  Ard1_0_IBUF (Ard1_0_IBUF)
     LUT3:I0->O            1   0.612   0.000  mux32Bit_0/mux9/output221_F (N454)
     MUXF5:I0->O           1   0.278   0.387  mux32Bit_0/mux9/output221 (mux32Bit_0/mux9/output221)
     LUT4:I2->O            1   0.612   0.387  mux32Bit_0/mux9/output249 (mux32Bit_0/mux9/output249)
     LUT4:I2->O            1   0.612   0.426  mux32Bit_0/mux9/output293 (mux32Bit_0/mux9/output293)
     LUT4:I1->O            1   0.612   0.357  mux32Bit_0/mux9/output623 (Dout1_9_OBUF)
     OBUF:I->O                 3.169          Dout1_9_OBUF (Dout1<9>)
    ----------------------------------------
    Total                      9.908ns (7.001ns logic, 2.908ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.29 secs
 
--> 

Total memory usage is 306496 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   66 (   0 filtered)
Number of infos    :    0 (   0 filtered)

