Time resolution is 1 ps
Stopped at time : 0 fs : File "D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/sources_1/imports/AD7606/AD7606.v" Line 216
XilinxAXIVIP: Found at Path: laser_receiver_block_wrapper.laser_receiver_block_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: laser_receiver_block_wrapper.laser_receiver_block_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: laser_receiver_block_wrapper.laser_receiver_block_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: laser_receiver_block_wrapper.laser_receiver_block_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: laser_receiver_block_wrapper.laser_receiver_block_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP0 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: laser_receiver_block_wrapper.laser_receiver_block_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP1 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: laser_receiver_block_wrapper.laser_receiver_block_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP2 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: laser_receiver_block_wrapper.laser_receiver_block_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP3 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: laser_receiver_block_wrapper.laser_receiver_block_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_ACP : Port is DISABLED.
                   0 else checking line ......x
Stopped at time : 5 ns : File "D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/sources_1/imports/AD7606/AD7606.v" Line 83
WARNING: 5 ns laser_receiver_block_wrapper.laser_receiver_block_i.processing_system7_0.inst.M_AXI_GP0.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Stopped at time : 4025 ns : File "D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/sources_1/imports/AD7606/AD7606.v" Line 89
Stopped at time : 304045 ns : File "D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/sources_1/imports/AD7606/AD7606.v" Line 95
Stopped at time : 304045 ns : File "D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/sources_1/imports/AD7606/AD7606.v" Line 216
Stopped at time : 304055 ns : File "D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/sources_1/imports/AD7606/AD7606.v" Line 103
Stopped at time : 304065 ns : File "D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/sources_1/imports/AD7606/AD7606.v" Line 109
Stopped at time : 304065 ns : File "D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/sources_1/imports/AD7606/AD7606.v" Line 216
Stopped at time : 304075 ns : File "D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/sources_1/imports/AD7606/AD7606.v" Line 117
Stopped at time : 304085 ns : File "D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/sources_1/imports/AD7606/AD7606.v" Line 123
Stopped at time : 304085 ns : File "D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/sources_1/imports/AD7606/AD7606.v" Line 216
Stopped at time : 304095 ns : File "D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/sources_1/imports/AD7606/AD7606.v" 