{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 13:32:51 2017 " "Info: Processing started: Mon Oct 30 13:32:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sim2 -c sim2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sim2 -c sim2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "16fc " "Info: Assuming node \"16fc\" is an undefined clock" {  } { { "sim2.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim2/sim2.bdf" { { 112 88 256 128 "16fc" "" } { 176 1064 1112 195 "16fc" "" } { 352 744 792 371 "16fc" "" } { 232 624 664 251 "16fc" "" } { 432 184 221 451 "16fc" "" } { 504 1936 1984 523 "16fc" "" } { 408 1496 1544 427 "16fc" "" } { 512 1328 1368 531 "16fc" "" } { 664 1752 1789 683 "16fc" "" } } } } { "d:/programs/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "16fc" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "16fc register c4r:10\|lpm_counter:lpm_counter_component\|cntr_q2i:auto_generated\|safe_q\[1\] register 17 304.32 MHz 3.286 ns Internal " "Info: Clock \"16fc\" has Internal fmax of 304.32 MHz between source register \"c4r:10\|lpm_counter:lpm_counter_component\|cntr_q2i:auto_generated\|safe_q\[1\]\" and destination register \"17\" (period= 3.286 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.049 ns + Longest register register " "Info: + Longest register to register delay is 3.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns c4r:10\|lpm_counter:lpm_counter_component\|cntr_q2i:auto_generated\|safe_q\[1\] 1 REG LCFF_X14_Y9_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y9_N9; Fanout = 3; REG Node = 'c4r:10\|lpm_counter:lpm_counter_component\|cntr_q2i:auto_generated\|safe_q\[1\]'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c4r:10|lpm_counter:lpm_counter_component|cntr_q2i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_q2i.tdf" "" { Text "H:/Students/Digital/Qua/UART/sim2/db/cntr_q2i.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.565 ns) 1.797 ns dc7:16\|lpm_decode:lpm_decode_component\|decode_c8f:auto_generated\|w_anode71w\[3\]~0 2 COMB LCCOMB_X19_Y9_N14 12 " "Info: 2: + IC(1.232 ns) + CELL(0.565 ns) = 1.797 ns; Loc. = LCCOMB_X19_Y9_N14; Fanout = 12; COMB Node = 'dc7:16\|lpm_decode:lpm_decode_component\|decode_c8f:auto_generated\|w_anode71w\[3\]~0'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { c4r:10|lpm_counter:lpm_counter_component|cntr_q2i:auto_generated|safe_q[1] dc7:16|lpm_decode:lpm_decode_component|decode_c8f:auto_generated|w_anode71w[3]~0 } "NODE_NAME" } } { "db/decode_c8f.tdf" "" { Text "H:/Students/Digital/Qua/UART/sim2/db/decode_c8f.tdf" 47 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.784 ns) 3.049 ns 17 3 REG LCFF_X18_Y9_N13 1 " "Info: 3: + IC(0.468 ns) + CELL(0.784 ns) = 3.049 ns; Loc. = LCFF_X18_Y9_N13; Fanout = 1; REG Node = '17'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { dc7:16|lpm_decode:lpm_decode_component|decode_c8f:auto_generated|w_anode71w[3]~0 17 } "NODE_NAME" } } { "sim2.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim2/sim2.bdf" { { 328 792 856 408 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.349 ns ( 44.24 % ) " "Info: Total cell delay = 1.349 ns ( 44.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.700 ns ( 55.76 % ) " "Info: Total interconnect delay = 1.700 ns ( 55.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.049 ns" { c4r:10|lpm_counter:lpm_counter_component|cntr_q2i:auto_generated|safe_q[1] dc7:16|lpm_decode:lpm_decode_component|decode_c8f:auto_generated|w_anode71w[3]~0 17 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.049 ns" { c4r:10|lpm_counter:lpm_counter_component|cntr_q2i:auto_generated|safe_q[1] {} dc7:16|lpm_decode:lpm_decode_component|decode_c8f:auto_generated|w_anode71w[3]~0 {} 17 {} } { 0.000ns 1.232ns 0.468ns } { 0.000ns 0.565ns 0.784ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.010 ns - Smallest " "Info: - Smallest clock skew is 0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "16fc destination 2.618 ns + Shortest register " "Info: + Shortest clock path from clock \"16fc\" to destination register is 2.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns 16fc 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_17; Fanout = 1; CLK Node = '16fc'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16fc } "NODE_NAME" } } { "sim2.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim2/sim2.bdf" { { 112 88 256 128 "16fc" "" } { 176 1064 1112 195 "16fc" "" } { 352 744 792 371 "16fc" "" } { 232 624 664 251 "16fc" "" } { 432 184 221 451 "16fc" "" } { 504 1936 1984 523 "16fc" "" } { 408 1496 1544 427 "16fc" "" } { 512 1328 1368 531 "16fc" "" } { 664 1752 1789 683 "16fc" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.195 ns 16fc~clkctrl 2 COMB CLKCTRL_G2 29 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.195 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = '16fc~clkctrl'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { 16fc 16fc~clkctrl } "NODE_NAME" } } { "sim2.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim2/sim2.bdf" { { 112 88 256 128 "16fc" "" } { 176 1064 1112 195 "16fc" "" } { 352 744 792 371 "16fc" "" } { 232 624 664 251 "16fc" "" } { 432 184 221 451 "16fc" "" } { 504 1936 1984 523 "16fc" "" } { 408 1496 1544 427 "16fc" "" } { 512 1328 1368 531 "16fc" "" } { 664 1752 1789 683 "16fc" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.623 ns) 2.618 ns 17 3 REG LCFF_X18_Y9_N13 1 " "Info: 3: + IC(0.800 ns) + CELL(0.623 ns) = 2.618 ns; Loc. = LCFF_X18_Y9_N13; Fanout = 1; REG Node = '17'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { 16fc~clkctrl 17 } "NODE_NAME" } } { "sim2.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim2/sim2.bdf" { { 328 792 856 408 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 64.25 % ) " "Info: Total cell delay = 1.682 ns ( 64.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 35.75 % ) " "Info: Total interconnect delay = 0.936 ns ( 35.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { 16fc 16fc~clkctrl 17 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { 16fc {} 16fc~combout {} 16fc~clkctrl {} 17 {} } { 0.000ns 0.000ns 0.136ns 0.800ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "16fc source 2.608 ns - Longest register " "Info: - Longest clock path from clock \"16fc\" to source register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns 16fc 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_17; Fanout = 1; CLK Node = '16fc'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16fc } "NODE_NAME" } } { "sim2.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim2/sim2.bdf" { { 112 88 256 128 "16fc" "" } { 176 1064 1112 195 "16fc" "" } { 352 744 792 371 "16fc" "" } { 232 624 664 251 "16fc" "" } { 432 184 221 451 "16fc" "" } { 504 1936 1984 523 "16fc" "" } { 408 1496 1544 427 "16fc" "" } { 512 1328 1368 531 "16fc" "" } { 664 1752 1789 683 "16fc" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.195 ns 16fc~clkctrl 2 COMB CLKCTRL_G2 29 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.195 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = '16fc~clkctrl'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { 16fc 16fc~clkctrl } "NODE_NAME" } } { "sim2.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim2/sim2.bdf" { { 112 88 256 128 "16fc" "" } { 176 1064 1112 195 "16fc" "" } { 352 744 792 371 "16fc" "" } { 232 624 664 251 "16fc" "" } { 432 184 221 451 "16fc" "" } { 504 1936 1984 523 "16fc" "" } { 408 1496 1544 427 "16fc" "" } { 512 1328 1368 531 "16fc" "" } { 664 1752 1789 683 "16fc" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.623 ns) 2.608 ns c4r:10\|lpm_counter:lpm_counter_component\|cntr_q2i:auto_generated\|safe_q\[1\] 3 REG LCFF_X14_Y9_N9 3 " "Info: 3: + IC(0.790 ns) + CELL(0.623 ns) = 2.608 ns; Loc. = LCFF_X14_Y9_N9; Fanout = 3; REG Node = 'c4r:10\|lpm_counter:lpm_counter_component\|cntr_q2i:auto_generated\|safe_q\[1\]'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.413 ns" { 16fc~clkctrl c4r:10|lpm_counter:lpm_counter_component|cntr_q2i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_q2i.tdf" "" { Text "H:/Students/Digital/Qua/UART/sim2/db/cntr_q2i.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 64.49 % ) " "Info: Total cell delay = 1.682 ns ( 64.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.926 ns ( 35.51 % ) " "Info: Total interconnect delay = 0.926 ns ( 35.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { 16fc 16fc~clkctrl c4r:10|lpm_counter:lpm_counter_component|cntr_q2i:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { 16fc {} 16fc~combout {} 16fc~clkctrl {} c4r:10|lpm_counter:lpm_counter_component|cntr_q2i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.136ns 0.790ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { 16fc 16fc~clkctrl 17 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { 16fc {} 16fc~combout {} 16fc~clkctrl {} 17 {} } { 0.000ns 0.000ns 0.136ns 0.800ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { 16fc 16fc~clkctrl c4r:10|lpm_counter:lpm_counter_component|cntr_q2i:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { 16fc {} 16fc~combout {} 16fc~clkctrl {} c4r:10|lpm_counter:lpm_counter_component|cntr_q2i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.136ns 0.790ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.286 ns + " "Info: + Micro clock to output delay of source is 0.286 ns" {  } { { "db/cntr_q2i.tdf" "" { Text "H:/Students/Digital/Qua/UART/sim2/db/cntr_q2i.tdf" 62 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.039 ns + " "Info: + Micro setup delay of destination is -0.039 ns" {  } { { "sim2.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim2/sim2.bdf" { { 328 792 856 408 "17" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.049 ns" { c4r:10|lpm_counter:lpm_counter_component|cntr_q2i:auto_generated|safe_q[1] dc7:16|lpm_decode:lpm_decode_component|decode_c8f:auto_generated|w_anode71w[3]~0 17 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.049 ns" { c4r:10|lpm_counter:lpm_counter_component|cntr_q2i:auto_generated|safe_q[1] {} dc7:16|lpm_decode:lpm_decode_component|decode_c8f:auto_generated|w_anode71w[3]~0 {} 17 {} } { 0.000ns 1.232ns 0.468ns } { 0.000ns 0.565ns 0.784ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { 16fc 16fc~clkctrl 17 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { 16fc {} 16fc~combout {} 16fc~clkctrl {} 17 {} } { 0.000ns 0.000ns 0.136ns 0.800ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { 16fc 16fc~clkctrl c4r:10|lpm_counter:lpm_counter_component|cntr_q2i:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { 16fc {} 16fc~combout {} 16fc~clkctrl {} c4r:10|lpm_counter:lpm_counter_component|cntr_q2i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.136ns 0.790ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "srg12:20\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\] RxD 16fc 0.442 ns register " "Info: tsu for register \"srg12:20\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\]\" (data pin = \"RxD\", clock pin = \"16fc\") is 0.442 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.100 ns + Longest pin register " "Info: + Longest pin to register delay is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns RxD 1 PIN PIN_22 3 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_22; Fanout = 3; PIN Node = 'RxD'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RxD } "NODE_NAME" } } { "sim2.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim2/sim2.bdf" { { 224 400 568 240 "RxD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.611 ns) + CELL(0.330 ns) 3.000 ns 11 2 COMB LCCOMB_X19_Y9_N28 1 " "Info: 2: + IC(1.611 ns) + CELL(0.330 ns) = 3.000 ns; Loc. = LCCOMB_X19_Y9_N28; Fanout = 1; COMB Node = '11'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.941 ns" { RxD 11 } "NODE_NAME" } } { "sim2.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim2/sim2.bdf" { { 200 824 888 248 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 3.100 ns srg12:20\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\] 3 REG LCFF_X19_Y9_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.100 ns) = 3.100 ns; Loc. = LCFF_X19_Y9_N29; Fanout = 2; REG Node = 'srg12:20\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\]'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { 11 srg12:20|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/programs/altera/9.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.489 ns ( 48.03 % ) " "Info: Total cell delay = 1.489 ns ( 48.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.611 ns ( 51.97 % ) " "Info: Total interconnect delay = 1.611 ns ( 51.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { RxD 11 srg12:20|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { RxD {} RxD~combout {} 11 {} srg12:20|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} } { 0.000ns 0.000ns 1.611ns 0.000ns } { 0.000ns 1.059ns 0.330ns 0.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.039 ns + " "Info: + Micro setup delay of destination is -0.039 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/programs/altera/9.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "16fc destination 2.619 ns - Shortest register " "Info: - Shortest clock path from clock \"16fc\" to destination register is 2.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns 16fc 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_17; Fanout = 1; CLK Node = '16fc'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16fc } "NODE_NAME" } } { "sim2.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim2/sim2.bdf" { { 112 88 256 128 "16fc" "" } { 176 1064 1112 195 "16fc" "" } { 352 744 792 371 "16fc" "" } { 232 624 664 251 "16fc" "" } { 432 184 221 451 "16fc" "" } { 504 1936 1984 523 "16fc" "" } { 408 1496 1544 427 "16fc" "" } { 512 1328 1368 531 "16fc" "" } { 664 1752 1789 683 "16fc" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.195 ns 16fc~clkctrl 2 COMB CLKCTRL_G2 29 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.195 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = '16fc~clkctrl'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { 16fc 16fc~clkctrl } "NODE_NAME" } } { "sim2.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim2/sim2.bdf" { { 112 88 256 128 "16fc" "" } { 176 1064 1112 195 "16fc" "" } { 352 744 792 371 "16fc" "" } { 232 624 664 251 "16fc" "" } { 432 184 221 451 "16fc" "" } { 504 1936 1984 523 "16fc" "" } { 408 1496 1544 427 "16fc" "" } { 512 1328 1368 531 "16fc" "" } { 664 1752 1789 683 "16fc" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.623 ns) 2.619 ns srg12:20\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\] 3 REG LCFF_X19_Y9_N29 2 " "Info: 3: + IC(0.801 ns) + CELL(0.623 ns) = 2.619 ns; Loc. = LCFF_X19_Y9_N29; Fanout = 2; REG Node = 'srg12:20\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\]'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.424 ns" { 16fc~clkctrl srg12:20|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/programs/altera/9.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 64.22 % ) " "Info: Total cell delay = 1.682 ns ( 64.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.937 ns ( 35.78 % ) " "Info: Total interconnect delay = 0.937 ns ( 35.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { 16fc 16fc~clkctrl srg12:20|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.619 ns" { 16fc {} 16fc~combout {} 16fc~clkctrl {} srg12:20|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} } { 0.000ns 0.000ns 0.136ns 0.801ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { RxD 11 srg12:20|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { RxD {} RxD~combout {} 11 {} srg12:20|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} } { 0.000ns 0.000ns 1.611ns 0.000ns } { 0.000ns 1.059ns 0.330ns 0.100ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { 16fc 16fc~clkctrl srg12:20|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.619 ns" { 16fc {} 16fc~combout {} 16fc~clkctrl {} srg12:20|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} } { 0.000ns 0.000ns 0.136ns 0.801ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "16fc db\[0\] 25\[0\] 8.390 ns register " "Info: tco from clock \"16fc\" to destination pin \"db\[0\]\" through register \"25\[0\]\" is 8.390 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "16fc source 2.604 ns + Longest register " "Info: + Longest clock path from clock \"16fc\" to source register is 2.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns 16fc 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_17; Fanout = 1; CLK Node = '16fc'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16fc } "NODE_NAME" } } { "sim2.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim2/sim2.bdf" { { 112 88 256 128 "16fc" "" } { 176 1064 1112 195 "16fc" "" } { 352 744 792 371 "16fc" "" } { 232 624 664 251 "16fc" "" } { 432 184 221 451 "16fc" "" } { 504 1936 1984 523 "16fc" "" } { 408 1496 1544 427 "16fc" "" } { 512 1328 1368 531 "16fc" "" } { 664 1752 1789 683 "16fc" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.195 ns 16fc~clkctrl 2 COMB CLKCTRL_G2 29 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.195 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = '16fc~clkctrl'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { 16fc 16fc~clkctrl } "NODE_NAME" } } { "sim2.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim2/sim2.bdf" { { 112 88 256 128 "16fc" "" } { 176 1064 1112 195 "16fc" "" } { 352 744 792 371 "16fc" "" } { 232 624 664 251 "16fc" "" } { 432 184 221 451 "16fc" "" } { 504 1936 1984 523 "16fc" "" } { 408 1496 1544 427 "16fc" "" } { 512 1328 1368 531 "16fc" "" } { 664 1752 1789 683 "16fc" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.623 ns) 2.604 ns 25\[0\] 3 REG LCFF_X15_Y8_N15 1 " "Info: 3: + IC(0.786 ns) + CELL(0.623 ns) = 2.604 ns; Loc. = LCFF_X15_Y8_N15; Fanout = 1; REG Node = '25\[0\]'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { 16fc~clkctrl 25[0] } "NODE_NAME" } } { "sim2.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim2/sim2.bdf" { { 480 1984 2048 560 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 64.59 % ) " "Info: Total cell delay = 1.682 ns ( 64.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.922 ns ( 35.41 % ) " "Info: Total interconnect delay = 0.922 ns ( 35.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { 16fc 16fc~clkctrl 25[0] } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { 16fc {} 16fc~combout {} 16fc~clkctrl {} 25[0] {} } { 0.000ns 0.000ns 0.136ns 0.786ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.286 ns + " "Info: + Micro clock to output delay of source is 0.286 ns" {  } { { "sim2.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim2/sim2.bdf" { { 480 1984 2048 560 "25" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.500 ns + Longest register pin " "Info: + Longest register to pin delay is 5.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 25\[0\] 1 REG LCFF_X15_Y8_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y8_N15; Fanout = 1; REG Node = '25\[0\]'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25[0] } "NODE_NAME" } } { "sim2.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim2/sim2.bdf" { { 480 1984 2048 560 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.545 ns) + CELL(2.955 ns) 5.500 ns db\[0\] 2 PIN PIN_30 0 " "Info: 2: + IC(2.545 ns) + CELL(2.955 ns) = 5.500 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'db\[0\]'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { 25[0] db[0] } "NODE_NAME" } } { "sim2.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim2/sim2.bdf" { { 592 872 1048 608 "db\[7..0\]" "" } { 488 2048 2130 507 "db\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.955 ns ( 53.73 % ) " "Info: Total cell delay = 2.955 ns ( 53.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.545 ns ( 46.27 % ) " "Info: Total interconnect delay = 2.545 ns ( 46.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { 25[0] db[0] } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "5.500 ns" { 25[0] {} db[0] {} } { 0.000ns 2.545ns } { 0.000ns 2.955ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { 16fc 16fc~clkctrl 25[0] } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { 16fc {} 16fc~combout {} 16fc~clkctrl {} 25[0] {} } { 0.000ns 0.000ns 0.136ns 0.786ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { 25[0] db[0] } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "5.500 ns" { 25[0] {} db[0] {} } { 0.000ns 2.545ns } { 0.000ns 2.955ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "1 RxD 16fc -0.184 ns register " "Info: th for register \"1\" (data pin = \"RxD\", clock pin = \"16fc\") is -0.184 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "16fc destination 2.619 ns + Longest register " "Info: + Longest clock path from clock \"16fc\" to destination register is 2.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns 16fc 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_17; Fanout = 1; CLK Node = '16fc'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16fc } "NODE_NAME" } } { "sim2.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim2/sim2.bdf" { { 112 88 256 128 "16fc" "" } { 176 1064 1112 195 "16fc" "" } { 352 744 792 371 "16fc" "" } { 232 624 664 251 "16fc" "" } { 432 184 221 451 "16fc" "" } { 504 1936 1984 523 "16fc" "" } { 408 1496 1544 427 "16fc" "" } { 512 1328 1368 531 "16fc" "" } { 664 1752 1789 683 "16fc" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.195 ns 16fc~clkctrl 2 COMB CLKCTRL_G2 29 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.195 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = '16fc~clkctrl'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { 16fc 16fc~clkctrl } "NODE_NAME" } } { "sim2.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim2/sim2.bdf" { { 112 88 256 128 "16fc" "" } { 176 1064 1112 195 "16fc" "" } { 352 744 792 371 "16fc" "" } { 232 624 664 251 "16fc" "" } { 432 184 221 451 "16fc" "" } { 504 1936 1984 523 "16fc" "" } { 408 1496 1544 427 "16fc" "" } { 512 1328 1368 531 "16fc" "" } { 664 1752 1789 683 "16fc" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.623 ns) 2.619 ns 1 3 REG LCFF_X19_Y9_N13 2 " "Info: 3: + IC(0.801 ns) + CELL(0.623 ns) = 2.619 ns; Loc. = LCFF_X19_Y9_N13; Fanout = 2; REG Node = '1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.424 ns" { 16fc~clkctrl 1 } "NODE_NAME" } } { "sim2.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim2/sim2.bdf" { { 208 664 728 288 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 64.22 % ) " "Info: Total cell delay = 1.682 ns ( 64.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.937 ns ( 35.78 % ) " "Info: Total interconnect delay = 0.937 ns ( 35.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { 16fc 16fc~clkctrl 1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.619 ns" { 16fc {} 16fc~combout {} 16fc~clkctrl {} 1 {} } { 0.000ns 0.000ns 0.136ns 0.801ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.296 ns + " "Info: + Micro hold delay of destination is 0.296 ns" {  } { { "sim2.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim2/sim2.bdf" { { 208 664 728 288 "1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.099 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns RxD 1 PIN PIN_22 3 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_22; Fanout = 3; PIN Node = 'RxD'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RxD } "NODE_NAME" } } { "sim2.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim2/sim2.bdf" { { 224 400 568 240 "RxD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.427 ns) 3.099 ns 1 2 REG LCFF_X19_Y9_N13 2 " "Info: 2: + IC(1.613 ns) + CELL(0.427 ns) = 3.099 ns; Loc. = LCFF_X19_Y9_N13; Fanout = 2; REG Node = '1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.040 ns" { RxD 1 } "NODE_NAME" } } { "sim2.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/sim2/sim2.bdf" { { 208 664 728 288 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 47.95 % ) " "Info: Total cell delay = 1.486 ns ( 47.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.613 ns ( 52.05 % ) " "Info: Total interconnect delay = 1.613 ns ( 52.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.099 ns" { RxD 1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.099 ns" { RxD {} RxD~combout {} 1 {} } { 0.000ns 0.000ns 1.613ns } { 0.000ns 1.059ns 0.427ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { 16fc 16fc~clkctrl 1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.619 ns" { 16fc {} 16fc~combout {} 16fc~clkctrl {} 1 {} } { 0.000ns 0.000ns 0.136ns 0.801ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.099 ns" { RxD 1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.099 ns" { RxD {} RxD~combout {} 1 {} } { 0.000ns 0.000ns 1.613ns } { 0.000ns 1.059ns 0.427ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 13:32:52 2017 " "Info: Processing ended: Mon Oct 30 13:32:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
