/*
 * Timer0_Prog.c
 *
 *  Created on: Dec 30, 2023
 *      Author: Sherif Abuelyazid
 */
#include "../LIBRARIES/STD.h"
#include "../LIBRARIES/BIT_MATH.h"
#include "Timer_config.h"
#include "Timer_registers.h"
#include "Timer_private.h"
#include "Timer_interface.h"

void (*Timer0_CTC_CallBackFun)(void)=NULL;
void (*Timer0_Normal_CallBackFun)(void)=NULL;
void (*Timer1_Normal_CallBackFun)(void)=NULL;
void (*Timer1_CTC_CallBackFun)(void)=NULL;

static float32 OV_Counts_Timer0=0;
static float32 OV_Counts_Timer1=0;


void Timer0_Normal(void)
{
	CLEARBIT(TCCR0,TCCR0_FOC0);
	/*Mode of operation : Normal*/
	CLEARBIT(TCCR0,TCCR0_WGM00);
	CLEARBIT(TCCR0,TCCR0_WGM01);

	/* Output Mode */
	CLEARBIT(TCCR0,TCCR0_COM00);
	CLEARBIT(TCCR0,TCCR0_COM01);
	TCCR0 |=OC0_MODE;

	/*Clock Select*/
	CLEARBIT(TCCR0,TCCR0_CS00);
	CLEARBIT(TCCR0,TCCR0_CS01);
	CLEARBIT(TCCR0,TCCR0_CS02);
	TCCR0 |=CLOCKSELECT;

	/*enable interrupt for Normal mode*/
	SETBIT(TIMSK,TIMSK_TOIE0);
	/*enable global interrupt*/
	SETBIT(SREG,GIE);
}
uint8 Timer0_Normal_CallBack(void (*Copy_Timer0_Normal_CallBackFun)(void),uint32 copy_time_ms)
{
	uint8 localError=1;

#if CLOCKSELECT ==CLOCK_DIV_BY_1
static float32 overflow_time=1*256.0/(16000.0); //in ms
#elif CLOCKSELECT ==CLOCK_DIV_BY_8
static float32 overflow_time=8*256.0/(16000.0); //in ms
#elif CLOCKSELECT ==CLOCK_DIV_BY_64
static float32 overflow_time=64*256.0/(16000.0); //in ms
#elif CLOCKSELECT ==CLOCK_DIV_BY_256
static float32 overflow_time=256*256.0/(16000.0); //in ms
#elif CLOCKSELECT ==CLOCK_DIV_BY_1024
static float32 overflow_time =1024.0*256.0/(16000.0); //in ms
#endif

	if(Copy_Timer0_Normal_CallBackFun==NULL)
	{
		localError=0;
	}
	else
	{
		Timer0_Normal_CallBackFun=Copy_Timer0_Normal_CallBackFun;
		OV_Counts_Timer0=copy_time_ms/overflow_time;
	}
	return localError;
}

void __vector_11(void) __attribute__((signal));
void __vector_11(void)
{
	static uint32 counter=0;
	counter++;
	if(counter>=OV_Counts_Timer0)
	{
		if(Timer0_Normal_CallBackFun != NULL)
		{
			Timer0_Normal_CallBackFun();
		}
		counter=0;
	}

}

void Timer0_CTC(void)
{
	CLEARBIT(TCCR0,TCCR0_FOC0);

	/*Mode of operation : CTC*/
	CLEARBIT(TCCR0,TCCR0_WGM00);
	SETBIT(TCCR0,TCCR0_WGM01);

	/* Output Mode */
	CLEARBIT(TCCR0,TCCR0_COM00);
	CLEARBIT(TCCR0,TCCR0_COM01);
	TCCR0 |=OC0_MODE;

	/*Clock Select*/
	CLEARBIT(TCCR0,TCCR0_CS00);
	CLEARBIT(TCCR0,TCCR0_CS01);
	CLEARBIT(TCCR0,TCCR0_CS02);
	TCCR0 |=CLOCKSELECT;
	/*enable interrupt for CTC mode*/
	SETBIT(TIMSK,TIMSK_OCIE0);
	/*enable global interrupt*/
	SETBIT(SREG,GIE);
	/*set compare match value*/
	OCR0 = TIMER0_COMPARE_MATCH_VALUE;

}
uint8 Timer0_CTC_CallBack( void (*Copy_Timer0_CTC_CallBackFun)(void) , uint32 copy_time_ms)
{
	uint8 localError=1;

	#if CLOCKSELECT ==CLOCK_DIV_BY_1
	float32 Overflow_time=1.0*TIMER0_COMPARE_MATCH_VALUE/(16000.0); //in ms
	#elif CLOCKSELECT ==CLOCK_DIV_BY_8
	static float32 Overflow_time=8.0*TIMER0_COMPARE_MATCH_VALUE/(16000.0); //in ms
	#elif CLOCKSELECT ==CLOCK_DIV_BY_64
	float32 Overflow_time=64.0*TIMER0_COMPARE_MATCH_VALUE/(16000.0); //in ms
	#elif CLOCKSELECT ==CLOCK_DIV_BY_256
	float32 Overflow_time=256.0*TIMER0_COMPARE_MATCH_VALUE/(16000.0); //in ms
	#elif CLOCKSELECT ==CLOCK_DIV_BY_1024
	float32 Overflow_time =1024.0*TIMER0_COMPARE_MATCH_VALUE/(16000.0); //in ms
	#endif

	if(Copy_Timer0_CTC_CallBackFun==NULL)
	{
		localError=0;
	}
	else
	{
		Timer0_CTC_CallBackFun=Copy_Timer0_CTC_CallBackFun;
		OV_Counts_Timer0=copy_time_ms/Overflow_time;

	}
	return localError;
}

void __vector_10 (void) __attribute__((signal));
void __vector_10 (void)
{
	static uint32 Counter=0;
	Counter++;
	if(Counter >= OV_Counts_Timer0)
	{
		if(Timer0_CTC_CallBackFun != NULL)
		{
			Timer0_CTC_CallBackFun();
		}
		Counter=0;
	}

}

void Timer0_PWM_Fast(void)
{
	CLEARBIT(TCCR0,TCCR0_FOC0);
	/*Waveform generation MODE : Fast PWM*/
	SETBIT(TCCR0,TCCR0_WGM00);
	SETBIT(TCCR0,TCCR0_WGM01);

	/* Output Mode */
	CLEARBIT(TCCR0,TCCR0_COM00);
	CLEARBIT(TCCR0,TCCR0_COM01);
	TCCR0 |=OC0_PWM_MODE;

	/*Clock Select*/
	CLEARBIT(TCCR0,TCCR0_CS00);
	CLEARBIT(TCCR0,TCCR0_CS01);
	CLEARBIT(TCCR0,TCCR0_CS02);
	TCCR0 |=CLOCKSELECT;

	/*set compare match value*/
	OCR0 = TIMER0_COMPARE_MATCH_VALUE;

}

void Timer0_PWM_Phase_Correct(void)
{
	/*force output compare =0*/
	CLEARBIT(TCCR0,TCCR0_FOC0);
	/*Waveform generation MODE: PWM_Phase_Correct */
	SETBIT(TCCR0,TCCR0_WGM00);
	CLEARBIT(TCCR0,TCCR0_WGM01);
	/*Output Mode*/
	CLEARBIT(TCCR0,TCCR0_COM00);
	CLEARBIT(TCCR0,TCCR0_COM01);
	TCCR0 |= OC0_PWM_MODE;
	/*Clock Select*/
	CLEARBIT(TCCR0,TCCR0_CS00);
	CLEARBIT(TCCR0,TCCR0_CS01);
	CLEARBIT(TCCR0,TCCR0_CS02);
	TCCR0 |=CLOCKSELECT;
	/*set compare match value*/
	OCR0= TIMER0_COMPARE_MATCH_VALUE;
}
void Delay_mS(uint32 copy_dtime_ms)
{
	uint32 counter=0;
	CLEARBIT(TCCR0,TCCR0_FOC0);

	/*Mode of operation : CTC*/
	CLEARBIT(TCCR0,TCCR0_WGM00);
	SETBIT(TCCR0,TCCR0_WGM01);

	/* OC0 is disconnected */
	CLEARBIT(TCCR0,TCCR0_COM00);
	CLEARBIT(TCCR0,TCCR0_COM01);

	/*Clock Select div by 256*/
	TCCR0 |=0x04;
	/*set compare match value*/
	OCR0 = 250;  //this will generate 4 ms every cycle
	uint16 CTC_Interrupt_counts=0;
	CTC_Interrupt_counts=copy_dtime_ms/4;
	while(counter<CTC_Interrupt_counts)
	{
		while(!GETBIT(TIFR,TIFR_OCF0));
		SETBIT(TIFR,TIFR_OCF0);//clearing the flag
		counter++;
	}
}

/*****************************************Timer1******************************************************/
void Timer1_Servo(uint8 copy_Angle)
{
	TCCR1A|=0x80; //non inverting
	CLEARBIT(TCCR1A,2); //force output compare =0
	CLEARBIT(TCCR1A,3);
	SETBIT(TCCR1A,1); //Waveform Generation Mode
	CLEARBIT(TCCR1A,0);
	SETBIT(TCCR1B,3);
	SETBIT(TCCR1B,4);
	TCCR1B|=0x02; //prescaler 8
	ICR1L=40000; //max count value
	OCR1AL=2000+(copy_Angle)*(2000/180)+0.111111111*copy_Angle; //output compare
}
uint8 ADC_To_Angle(uint8 copy_ADC_val)
{
	uint8 Angle =0;
	Angle=copy_ADC_val*180/255;
	return Angle;

}
void Timer1_Normal(void)
{
	/*Clear force output compare*/
	CLEARBIT(TCCR1A,TCCR1A_FOC1B);
	CLEARBIT(TCCR1A,TCCR1A_FOC1A);
	/*waveform generation mode: normal*/
	CLEARBIT(TCCR1A,TCCR1A_WGM10);
	CLEARBIT(TCCR1A,TCCR1A_WGM11);
	CLEARBIT(TCCR1B,TCCR1B_WGM12);
	CLEARBIT(TCCR1B,TCCR1B_WGM13);
	/*Clock select*/
	TCCR1B |= CLOCKSELECT;
	/*Output mode: Toggle OC1A and OC1B*/
	TCCR1A &=0x0f;
	TCCR1A |=OC1A_MODE;
	TCCR1A |=OC1B_MODE;
	/*Enable Interrupt*/
	SETBIT(TIMSK,TIMSK_TOIE1);
	/*Enable Global Interrupt*/
	SETBIT(SREG,GIE);

}
uint8 Timer1_Normal_CallBack(void (*Copy_Timer1_Normal_CallBackFun)(void) , uint32 copy_time_ms)
{
	uint8 localError=1;

	#if CLOCKSELECT ==CLOCK_DIV_BY_1
	static float32 overflow_time=1*65535.0/(16000.0); //in ms
	#elif CLOCKSELECT ==CLOCK_DIV_BY_8
	static float32 overflow_time=8*65535.0/(16000.0); //in ms
	#elif CLOCKSELECT ==CLOCK_DIV_BY_64
	static float32 overflow_time=64*65535.0/(16000.0); //in ms
	#elif CLOCKSELECT ==CLOCK_DIV_BY_256
	static float32 overflow_time=256*65535.0/(16000.0); //in ms
	#elif CLOCKSELECT ==CLOCK_DIV_BY_1024
	static float32 overflow_time =1024.0*65535.0/(16000.0); //in ms
	#endif

		if(Copy_Timer1_Normal_CallBackFun==NULL)
		{
			localError=0;
		}
		else
		{
			Timer1_Normal_CallBackFun=Copy_Timer1_Normal_CallBackFun;
			OV_Counts_Timer1=copy_time_ms/overflow_time;
		}
		return localError;

}
void __vector_9(void) __attribute__((signal));
void __vector_9(void)
{
	static uint32 counter=0;
	counter++;
	if(counter>=OV_Counts_Timer1)
	{
		if(Timer1_Normal_CallBackFun != NULL)
		{
			Timer1_Normal_CallBackFun();
		}
		counter=0;
	}

}
void Timer1_CTC(void)
{
	/*Clear force output compare*/
	CLEARBIT(TCCR1A,TCCR1A_FOC1B);
	CLEARBIT(TCCR1A,TCCR1A_FOC1A);
	/*waveform generation mode: CTC*/
	CLEARBIT(TCCR1A,TCCR1A_WGM10);
	CLEARBIT(TCCR1A,TCCR1A_WGM11);
	SETBIT(TCCR1B,TCCR1B_WGM12);
	CLEARBIT(TCCR1B,TCCR1B_WGM13);
	/*Clock select*/
	TCCR1B |= CLOCKSELECT;
	/*compare match value "OCR1A" */
	OCR1AL=TIMER1_COMPARE_MATCH_VALUE_A;
	/*Output mode: Toggle OC1A and OC1B*/
	TCCR1A &=0x0f;
	TCCR1A |=OC1A_MODE;
	TCCR1A |=OC1B_MODE;
	/*Enable Interrupt*/
	SETBIT(TIMSK,TIMSK_OCIE1A);
	/*Enable Global Interrupt*/
	SETBIT(SREG,GIE);
}
uint8 Timer1_CTC_CallBack(void (*Copy_Timer1_CTC_CallBackFun)(void) , uint32 copy_time_ms)
{
	uint8 localError=1;

	#if CLOCKSELECT ==CLOCK_DIV_BY_1
	static float32 overflow_time=1.0*TIMER1_COMPARE_MATCH_VALUE_A/(16000.0); //in ms
	#elif CLOCKSELECT ==CLOCK_DIV_BY_8
	static float32 overflow_time=8.0*TIMER1_COMPARE_MATCH_VALUE_A/(16000.0); //in ms
	#elif CLOCKSELECT ==CLOCK_DIV_BY_64
	static float32 overflow_time=64.0*TIMER1_COMPARE_MATCH_VALUE_A/(16000.0); //in ms
	#elif CLOCKSELECT ==CLOCK_DIV_BY_256
	static float32 overflow_time=256.0*TIMER1_COMPARE_MATCH_VALUE_A/(16000.0); //in ms
	#elif CLOCKSELECT ==CLOCK_DIV_BY_1024
	static float32 overflow_time =1024.0*TIMER1_COMPARE_MATCH_VALUE_A/(16000.0); //in ms
	#endif

		if(Copy_Timer1_CTC_CallBackFun==NULL)
		{
			localError=0;
		}
		else
		{
			Timer1_CTC_CallBackFun=Copy_Timer1_CTC_CallBackFun;
			OV_Counts_Timer1=copy_time_ms/overflow_time;
		}
		return localError;
}

void __vector_7(void) __attribute__((signal));
void __vector_7(void)
{
	static uint32 counter=0;
	counter++;
	if(counter>=OV_Counts_Timer1)
	{
		if(Timer1_CTC_CallBackFun != NULL)
		{
			Timer1_CTC_CallBackFun();
		}
		counter=0;
	}
}
void Timer1_PWM_Fast_8_bit(void)
{
	/*Clear force output compare*/
	CLEARBIT(TCCR1A,TCCR1A_FOC1B);
	CLEARBIT(TCCR1A,TCCR1A_FOC1A);
	/*waveform generation mode: Fast PWM 8 bit*/
	SETBIT(TCCR1A,TCCR1A_WGM10);
	CLEARBIT(TCCR1A,TCCR1A_WGM11);
	SETBIT(TCCR1B,TCCR1B_WGM12);
	CLEARBIT(TCCR1B,TCCR1B_WGM13);
	/*Clock select*/
	TCCR1B |= CLOCKSELECT;
	/*Output mode OC1A & OC1B*/
	TCCR1A &=0x0f;
	TCCR1A |=OC1A_PWM_MODE;
	TCCR1A |=OC1B_PWM_MODE;
	/*compare match value "OCR1A" */
	OCR1AL=TIMER1_COMPARE_MATCH_VALUE_A;
	/*compare match value "OCR1B" */
	OCR1BL=TIMER1_COMPARE_MATCH_VALUE_B;
}
void Timer1_PWM_Fast_9_bit(void)
{
	/*Clear force output compare*/
	CLEARBIT(TCCR1A,TCCR1A_FOC1B);
	CLEARBIT(TCCR1A,TCCR1A_FOC1A);
	/*waveform generation mode: Fast PWM 9 bit*/
	CLEARBIT(TCCR1A,TCCR1A_WGM10);
	SETBIT(TCCR1A,TCCR1A_WGM11);
	SETBIT(TCCR1B,TCCR1B_WGM12);
	CLEARBIT(TCCR1B,TCCR1B_WGM13);
	/*Clock select*/
	TCCR1B |= CLOCKSELECT;
	/*Output mode OC1A & OC1B*/
	TCCR1A &=0x0f;
	TCCR1A |=OC1A_PWM_MODE;
	TCCR1A |=OC1B_PWM_MODE;
	/*compare match value "OCR1A" */
	OCR1AL=TIMER1_COMPARE_MATCH_VALUE_A;
	/*compare match value "OCR1B" */
	OCR1BL=TIMER1_COMPARE_MATCH_VALUE_B;
}
void Timer1_PWM_Fast_10_bit(void)
{
	/*Clear force output compare*/
	CLEARBIT(TCCR1A,TCCR1A_FOC1B);
	CLEARBIT(TCCR1A,TCCR1A_FOC1A);
	/*waveform generation mode: Fast PWM 10 bit*/
	SETBIT(TCCR1A,TCCR1A_WGM10);
	SETBIT(TCCR1A,TCCR1A_WGM11);
	SETBIT(TCCR1B,TCCR1B_WGM12);
	CLEARBIT(TCCR1B,TCCR1B_WGM13);
	/*Clock select*/
	TCCR1B |= CLOCKSELECT;
	/*Output mode OC1A & OC1B*/
	TCCR1A &=0x0f;
	TCCR1A |=OC1A_PWM_MODE;
	TCCR1A |=OC1B_PWM_MODE;
	/*compare match value "OCR1A" */
	OCR1AL=TIMER1_COMPARE_MATCH_VALUE_A;
	/*compare match value "OCR1B" */
	OCR1BL=TIMER1_COMPARE_MATCH_VALUE_B;
}
void Timer1_PWM_Phase_Correct_8_bit(void)
{
	/*Clear force output compare*/
	CLEARBIT(TCCR1A,TCCR1A_FOC1B);
	CLEARBIT(TCCR1A,TCCR1A_FOC1A);
	/*waveform generation mode: Phase Correct PWM 8 bit*/
	SETBIT(TCCR1A,TCCR1A_WGM10);
	CLEARBIT(TCCR1A,TCCR1A_WGM11);
	CLEARBIT(TCCR1B,TCCR1B_WGM12);
	CLEARBIT(TCCR1B,TCCR1B_WGM13);
	/*Clock select*/
	TCCR1B |= CLOCKSELECT;
	/*Output mode OC1A & OC1B*/
	TCCR1A &=0x0f;
	TCCR1A |=OC1A_PWM_MODE;
	TCCR1A |=OC1B_PWM_MODE;
	/*compare match value "OCR1A" */
	OCR1AL=TIMER1_COMPARE_MATCH_VALUE_A;
	/*compare match value "OCR1B" */
	OCR1BL=TIMER1_COMPARE_MATCH_VALUE_B;
}
void Timer1_PWM_Phase_Correct_9_bit(void)
{
	/*Clear force output compare*/
	CLEARBIT(TCCR1A,TCCR1A_FOC1B);
	CLEARBIT(TCCR1A,TCCR1A_FOC1A);
	/*waveform generation mode: Phase Correct PWM 9 bit*/
	CLEARBIT(TCCR1A,TCCR1A_WGM10);
	SETBIT(TCCR1A,TCCR1A_WGM11);
	CLEARBIT(TCCR1B,TCCR1B_WGM12);
	CLEARBIT(TCCR1B,TCCR1B_WGM13);
	/*Clock select*/
	TCCR1B |= CLOCKSELECT;
	/*Output mode OC1A & OC1B*/
	TCCR1A &=0x0f;
	TCCR1A |=OC1A_PWM_MODE;
	TCCR1A |=OC1B_PWM_MODE;
	/*compare match value "OCR1A" */
	OCR1AL=TIMER1_COMPARE_MATCH_VALUE_A;
	/*compare match value "OCR1B" */
	OCR1BL=TIMER1_COMPARE_MATCH_VALUE_B;
}
void Timer1_PWM_Phase_Correct_10_bit(void)
{
	/*Clear force output compare*/
	CLEARBIT(TCCR1A,TCCR1A_FOC1B);
	CLEARBIT(TCCR1A,TCCR1A_FOC1A);
	/*waveform generation mode: Phase Correct PWM 10 bit*/
	SETBIT(TCCR1A,TCCR1A_WGM10);
	SETBIT(TCCR1A,TCCR1A_WGM11);
	CLEARBIT(TCCR1B,TCCR1B_WGM12);
	CLEARBIT(TCCR1B,TCCR1B_WGM13);
	/*Clock select*/
	TCCR1B |= CLOCKSELECT;
	/*Output mode OC1A & OC1B*/
	TCCR1A &=0x0f;
	TCCR1A |=OC1A_PWM_MODE;
	TCCR1A |=OC1B_PWM_MODE;
	/*compare match value "OCR1A" */
	OCR1AL=TIMER1_COMPARE_MATCH_VALUE_A;
	/*compare match value "OCR1B" */
	OCR1BL=TIMER1_COMPARE_MATCH_VALUE_B;
}
void Timer1_PWM_Fast_ICR1(uint16 copy_Req_Freq)
{
	uint16 top=0;
	/*Clear force output compare*/
	CLEARBIT(TCCR1A,TCCR1A_FOC1B);
	CLEARBIT(TCCR1A,TCCR1A_FOC1A);
	/*waveform generation mode: Fast PWM with ICR1*/
	CLEARBIT(TCCR1A,TCCR1A_WGM10);
	SETBIT(TCCR1A,TCCR1A_WGM11);
	SETBIT(TCCR1B,TCCR1B_WGM12);
	SETBIT(TCCR1B,TCCR1B_WGM13);
	/*ICR Value*/
	top=(16000000UL/CLOCKSELECT)/copy_Req_Freq;
	ICR1L=top;
	/*Clock select*/
	TCCR1B |= CLOCKSELECT;
	/*Output mode OC1A & OC1B*/
	TCCR1A &=0x0f;
	TCCR1A |=OC1A_PWM_MODE;
	TCCR1A |=OC1B_PWM_MODE;
	/*compare match value "OCR1A" */
	OCR1AL=TIMER1_COMPARE_MATCH_VALUE_A;
	/*compare match value "OCR1B" */
	OCR1BL=TIMER1_COMPARE_MATCH_VALUE_B;
}

void Timer1_PWM_Phase_Correct_ICR1(uint16 copy_Req_Freq)
{
	uint16 top=0;
	/*Clear force output compare*/
	CLEARBIT(TCCR1A,TCCR1A_FOC1B);
	CLEARBIT(TCCR1A,TCCR1A_FOC1A);
	/*waveform generation mode: Phase Correct PWM with ICR1*/
	CLEARBIT(TCCR1A,TCCR1A_WGM10);
	SETBIT(TCCR1A,TCCR1A_WGM11);
	CLEARBIT(TCCR1B,TCCR1B_WGM12);
	SETBIT(TCCR1B,TCCR1B_WGM13);
	/*ICR Value*/
	top=(8000000/CLOCKSELECT)/copy_Req_Freq;
	ICR1L=top;
	/*Clock select*/
	TCCR1B |= CLOCKSELECT;
	/*Output mode OC1A & OC1B*/
	TCCR1A &=0x0f;
	TCCR1A |=OC1A_PWM_MODE;
	TCCR1A |=OC1B_PWM_MODE;
	/*compare match value "OCR1A" */
	OCR1AL=TIMER1_COMPARE_MATCH_VALUE_A;
	/*compare match value "OCR1B" */
	OCR1BL=TIMER1_COMPARE_MATCH_VALUE_B;
}
/*************************************Timer2*****************************************************/
void Timer2_PWM_Fast(void)
{
	CLEARBIT(TCCR2,TCCR2_FOC2);
	/*Waveform generation MODE : Fast PWM*/
	SETBIT(TCCR2,TCCR2_WGM20);
	SETBIT(TCCR2,TCCR2_WGM21);

	/* Output Mode */
	CLEARBIT(TCCR2,TCCR2_COM20);
	CLEARBIT(TCCR2,TCCR2_COM21);
	TCCR2 |=OC2_PWM_MODE;

	/*Clock Select*/
	CLEARBIT(TCCR2,TCCR2_CS20);
	CLEARBIT(TCCR2,TCCR2_CS21);
	CLEARBIT(TCCR2,TCCR2_CS22);
	TCCR2 |=CLOCKSELECT;

	/*set compare match value*/
	OCR2 = TIMER2_COMPARE_MATCH_VALUE;

}

void Timer2_PWM_Phase_Correct(void)
{
	/*force output compare =0*/
	CLEARBIT(TCCR2,TCCR2_FOC2);
	/*Waveform generation MODE: PWM_Phase_Correct */
	SETBIT(TCCR2,TCCR2_WGM20);
	CLEARBIT(TCCR2,TCCR2_WGM21);
	/*Output Mode*/
	CLEARBIT(TCCR2,TCCR2_COM20);
	CLEARBIT(TCCR2,TCCR2_COM21);
	TCCR2 |= OC2_PWM_MODE;
	/*Clock Select*/
	CLEARBIT(TCCR2,TCCR2_CS20);
	CLEARBIT(TCCR2,TCCR2_CS21);
	CLEARBIT(TCCR2,TCCR2_CS22);
	TCCR2 |=CLOCKSELECT;
	/*set compare match value*/
	OCR2= TIMER2_COMPARE_MATCH_VALUE;
}
void Timer2_PWM_Controllable(uint8 copy_Val)
{
	CLEARBIT(TCCR2,TCCR2_FOC2);
	/*Waveform generation MODE : Fast PWM*/
	SETBIT(TCCR2,TCCR2_WGM20);
	SETBIT(TCCR2,TCCR2_WGM21);

	/* Output Mode */
	CLEARBIT(TCCR2,TCCR2_COM20);
	CLEARBIT(TCCR2,TCCR2_COM21);
	TCCR2 |=OC2_PWM_MODE;

	/*Clock Select*/
	CLEARBIT(TCCR2,TCCR2_CS20);
	CLEARBIT(TCCR2,TCCR2_CS21);
	CLEARBIT(TCCR2,TCCR2_CS22);
	TCCR2 |=CLOCKSELECT;

	/*set compare match value*/
	OCR2 = copy_Val;
}

