0.6
2016.4
Jan 23 2017
19:37:30
Z:/demo/demo.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
Z:/demo/demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v,1541135673,verilog,,,,clk_wiz_0,,,../../../demo.srcs/sources_1/ip/clk_wiz_0_1,,,,,
Z:/demo/demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v,1541135672,verilog,,,,clk_wiz_0_clk_wiz,,,../../../demo.srcs/sources_1/ip/clk_wiz_0_1,,,,,
Z:/demo/demo.srcs/sources_1/new/lfsr.v,1541486082,verilog,,,,m_7segcon;m_7segled;m_lfsr;m_test_lfsr,,,../../../demo.srcs/sources_1/ip/clk_wiz_0_1,,,,,
Z:/demo/demo.srcs/sources_1/new/main.v,1541496576,verilog,,,,m_main;sram,,,../../../demo.srcs/sources_1/ip/clk_wiz_0_1,,,,,
