
Blink_prova.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001b3c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08001cc4  08001cc4  00011cc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001cf4  08001cf4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001cf4  08001cf4  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001cf4  08001cf4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001cf4  08001cf4  00011cf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001cf8  08001cf8  00011cf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001cfc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001d08  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001d08  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008d01  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000143f  00000000  00000000  00028d3d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000003f8  00000000  00000000  0002a180  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000360  00000000  00000000  0002a578  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016cef  00000000  00000000  0002a8d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000056f6  00000000  00000000  000415c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007c31a  00000000  00000000  00046cbd  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c2fd7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000db8  00000000  00000000  000c3054  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001cac 	.word	0x08001cac

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08001cac 	.word	0x08001cac

080001c8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001cc:	4b08      	ldr	r3, [pc, #32]	; (80001f0 <HAL_Init+0x28>)
 80001ce:	681b      	ldr	r3, [r3, #0]
 80001d0:	4a07      	ldr	r2, [pc, #28]	; (80001f0 <HAL_Init+0x28>)
 80001d2:	f043 0310 	orr.w	r3, r3, #16
 80001d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001d8:	2003      	movs	r0, #3
 80001da:	f000 f92f 	bl	800043c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80001de:	2000      	movs	r0, #0
 80001e0:	f000 f808 	bl	80001f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80001e4:	f001 fc70 	bl	8001ac8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80001e8:	2300      	movs	r3, #0
}
 80001ea:	4618      	mov	r0, r3
 80001ec:	bd80      	pop	{r7, pc}
 80001ee:	bf00      	nop
 80001f0:	40022000 	.word	0x40022000

080001f4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b082      	sub	sp, #8
 80001f8:	af00      	add	r7, sp, #0
 80001fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80001fc:	4b12      	ldr	r3, [pc, #72]	; (8000248 <HAL_InitTick+0x54>)
 80001fe:	681a      	ldr	r2, [r3, #0]
 8000200:	4b12      	ldr	r3, [pc, #72]	; (800024c <HAL_InitTick+0x58>)
 8000202:	781b      	ldrb	r3, [r3, #0]
 8000204:	4619      	mov	r1, r3
 8000206:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800020a:	fbb3 f3f1 	udiv	r3, r3, r1
 800020e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000212:	4618      	mov	r0, r3
 8000214:	f000 f939 	bl	800048a <HAL_SYSTICK_Config>
 8000218:	4603      	mov	r3, r0
 800021a:	2b00      	cmp	r3, #0
 800021c:	d001      	beq.n	8000222 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800021e:	2301      	movs	r3, #1
 8000220:	e00e      	b.n	8000240 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	2b0f      	cmp	r3, #15
 8000226:	d80a      	bhi.n	800023e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000228:	2200      	movs	r2, #0
 800022a:	6879      	ldr	r1, [r7, #4]
 800022c:	f04f 30ff 	mov.w	r0, #4294967295
 8000230:	f000 f90f 	bl	8000452 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000234:	4a06      	ldr	r2, [pc, #24]	; (8000250 <HAL_InitTick+0x5c>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800023a:	2300      	movs	r3, #0
 800023c:	e000      	b.n	8000240 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800023e:	2301      	movs	r3, #1
}
 8000240:	4618      	mov	r0, r3
 8000242:	3708      	adds	r7, #8
 8000244:	46bd      	mov	sp, r7
 8000246:	bd80      	pop	{r7, pc}
 8000248:	20000008 	.word	0x20000008
 800024c:	20000004 	.word	0x20000004
 8000250:	20000000 	.word	0x20000000

08000254 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000254:	b480      	push	{r7}
 8000256:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000258:	4b06      	ldr	r3, [pc, #24]	; (8000274 <HAL_IncTick+0x20>)
 800025a:	781b      	ldrb	r3, [r3, #0]
 800025c:	461a      	mov	r2, r3
 800025e:	4b06      	ldr	r3, [pc, #24]	; (8000278 <HAL_IncTick+0x24>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	4413      	add	r3, r2
 8000264:	4a04      	ldr	r2, [pc, #16]	; (8000278 <HAL_IncTick+0x24>)
 8000266:	6013      	str	r3, [r2, #0]
}
 8000268:	bf00      	nop
 800026a:	46bd      	mov	sp, r7
 800026c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000270:	4770      	bx	lr
 8000272:	bf00      	nop
 8000274:	20000004 	.word	0x20000004
 8000278:	20000028 	.word	0x20000028

0800027c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800027c:	b480      	push	{r7}
 800027e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000280:	4b03      	ldr	r3, [pc, #12]	; (8000290 <HAL_GetTick+0x14>)
 8000282:	681b      	ldr	r3, [r3, #0]
}
 8000284:	4618      	mov	r0, r3
 8000286:	46bd      	mov	sp, r7
 8000288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop
 8000290:	20000028 	.word	0x20000028

08000294 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b084      	sub	sp, #16
 8000298:	af00      	add	r7, sp, #0
 800029a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800029c:	f7ff ffee 	bl	800027c <HAL_GetTick>
 80002a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002a6:	68fb      	ldr	r3, [r7, #12]
 80002a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80002ac:	d005      	beq.n	80002ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80002ae:	4b09      	ldr	r3, [pc, #36]	; (80002d4 <HAL_Delay+0x40>)
 80002b0:	781b      	ldrb	r3, [r3, #0]
 80002b2:	461a      	mov	r2, r3
 80002b4:	68fb      	ldr	r3, [r7, #12]
 80002b6:	4413      	add	r3, r2
 80002b8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80002ba:	bf00      	nop
 80002bc:	f7ff ffde 	bl	800027c <HAL_GetTick>
 80002c0:	4602      	mov	r2, r0
 80002c2:	68bb      	ldr	r3, [r7, #8]
 80002c4:	1ad3      	subs	r3, r2, r3
 80002c6:	68fa      	ldr	r2, [r7, #12]
 80002c8:	429a      	cmp	r2, r3
 80002ca:	d8f7      	bhi.n	80002bc <HAL_Delay+0x28>
  {
  }
}
 80002cc:	bf00      	nop
 80002ce:	3710      	adds	r7, #16
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bd80      	pop	{r7, pc}
 80002d4:	20000004 	.word	0x20000004

080002d8 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80002d8:	b480      	push	{r7}
 80002da:	b085      	sub	sp, #20
 80002dc:	af00      	add	r7, sp, #0
 80002de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	f003 0307 	and.w	r3, r3, #7
 80002e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002e8:	4b0c      	ldr	r3, [pc, #48]	; (800031c <NVIC_SetPriorityGrouping+0x44>)
 80002ea:	68db      	ldr	r3, [r3, #12]
 80002ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80002ee:	68ba      	ldr	r2, [r7, #8]
 80002f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80002f4:	4013      	ands	r3, r2
 80002f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80002f8:	68fb      	ldr	r3, [r7, #12]
 80002fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80002fc:	68bb      	ldr	r3, [r7, #8]
 80002fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000300:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000304:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000308:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800030a:	4a04      	ldr	r2, [pc, #16]	; (800031c <NVIC_SetPriorityGrouping+0x44>)
 800030c:	68bb      	ldr	r3, [r7, #8]
 800030e:	60d3      	str	r3, [r2, #12]
}
 8000310:	bf00      	nop
 8000312:	3714      	adds	r7, #20
 8000314:	46bd      	mov	sp, r7
 8000316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031a:	4770      	bx	lr
 800031c:	e000ed00 	.word	0xe000ed00

08000320 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000320:	b480      	push	{r7}
 8000322:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000324:	4b04      	ldr	r3, [pc, #16]	; (8000338 <NVIC_GetPriorityGrouping+0x18>)
 8000326:	68db      	ldr	r3, [r3, #12]
 8000328:	0a1b      	lsrs	r3, r3, #8
 800032a:	f003 0307 	and.w	r3, r3, #7
}
 800032e:	4618      	mov	r0, r3
 8000330:	46bd      	mov	sp, r7
 8000332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000336:	4770      	bx	lr
 8000338:	e000ed00 	.word	0xe000ed00

0800033c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800033c:	b480      	push	{r7}
 800033e:	b083      	sub	sp, #12
 8000340:	af00      	add	r7, sp, #0
 8000342:	4603      	mov	r3, r0
 8000344:	6039      	str	r1, [r7, #0]
 8000346:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000348:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800034c:	2b00      	cmp	r3, #0
 800034e:	da0b      	bge.n	8000368 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000350:	683b      	ldr	r3, [r7, #0]
 8000352:	b2da      	uxtb	r2, r3
 8000354:	490c      	ldr	r1, [pc, #48]	; (8000388 <NVIC_SetPriority+0x4c>)
 8000356:	79fb      	ldrb	r3, [r7, #7]
 8000358:	f003 030f 	and.w	r3, r3, #15
 800035c:	3b04      	subs	r3, #4
 800035e:	0112      	lsls	r2, r2, #4
 8000360:	b2d2      	uxtb	r2, r2
 8000362:	440b      	add	r3, r1
 8000364:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000366:	e009      	b.n	800037c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000368:	683b      	ldr	r3, [r7, #0]
 800036a:	b2da      	uxtb	r2, r3
 800036c:	4907      	ldr	r1, [pc, #28]	; (800038c <NVIC_SetPriority+0x50>)
 800036e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000372:	0112      	lsls	r2, r2, #4
 8000374:	b2d2      	uxtb	r2, r2
 8000376:	440b      	add	r3, r1
 8000378:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800037c:	bf00      	nop
 800037e:	370c      	adds	r7, #12
 8000380:	46bd      	mov	sp, r7
 8000382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000386:	4770      	bx	lr
 8000388:	e000ed00 	.word	0xe000ed00
 800038c:	e000e100 	.word	0xe000e100

08000390 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000390:	b480      	push	{r7}
 8000392:	b089      	sub	sp, #36	; 0x24
 8000394:	af00      	add	r7, sp, #0
 8000396:	60f8      	str	r0, [r7, #12]
 8000398:	60b9      	str	r1, [r7, #8]
 800039a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800039c:	68fb      	ldr	r3, [r7, #12]
 800039e:	f003 0307 	and.w	r3, r3, #7
 80003a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80003a4:	69fb      	ldr	r3, [r7, #28]
 80003a6:	f1c3 0307 	rsb	r3, r3, #7
 80003aa:	2b04      	cmp	r3, #4
 80003ac:	bf28      	it	cs
 80003ae:	2304      	movcs	r3, #4
 80003b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80003b2:	69fb      	ldr	r3, [r7, #28]
 80003b4:	3304      	adds	r3, #4
 80003b6:	2b06      	cmp	r3, #6
 80003b8:	d902      	bls.n	80003c0 <NVIC_EncodePriority+0x30>
 80003ba:	69fb      	ldr	r3, [r7, #28]
 80003bc:	3b03      	subs	r3, #3
 80003be:	e000      	b.n	80003c2 <NVIC_EncodePriority+0x32>
 80003c0:	2300      	movs	r3, #0
 80003c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003c4:	f04f 32ff 	mov.w	r2, #4294967295
 80003c8:	69bb      	ldr	r3, [r7, #24]
 80003ca:	fa02 f303 	lsl.w	r3, r2, r3
 80003ce:	43da      	mvns	r2, r3
 80003d0:	68bb      	ldr	r3, [r7, #8]
 80003d2:	401a      	ands	r2, r3
 80003d4:	697b      	ldr	r3, [r7, #20]
 80003d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80003d8:	f04f 31ff 	mov.w	r1, #4294967295
 80003dc:	697b      	ldr	r3, [r7, #20]
 80003de:	fa01 f303 	lsl.w	r3, r1, r3
 80003e2:	43d9      	mvns	r1, r3
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003e8:	4313      	orrs	r3, r2
         );
}
 80003ea:	4618      	mov	r0, r3
 80003ec:	3724      	adds	r7, #36	; 0x24
 80003ee:	46bd      	mov	sp, r7
 80003f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f4:	4770      	bx	lr
	...

080003f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b082      	sub	sp, #8
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	3b01      	subs	r3, #1
 8000404:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000408:	d301      	bcc.n	800040e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800040a:	2301      	movs	r3, #1
 800040c:	e00f      	b.n	800042e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800040e:	4a0a      	ldr	r2, [pc, #40]	; (8000438 <SysTick_Config+0x40>)
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	3b01      	subs	r3, #1
 8000414:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000416:	210f      	movs	r1, #15
 8000418:	f04f 30ff 	mov.w	r0, #4294967295
 800041c:	f7ff ff8e 	bl	800033c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000420:	4b05      	ldr	r3, [pc, #20]	; (8000438 <SysTick_Config+0x40>)
 8000422:	2200      	movs	r2, #0
 8000424:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000426:	4b04      	ldr	r3, [pc, #16]	; (8000438 <SysTick_Config+0x40>)
 8000428:	2207      	movs	r2, #7
 800042a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800042c:	2300      	movs	r3, #0
}
 800042e:	4618      	mov	r0, r3
 8000430:	3708      	adds	r7, #8
 8000432:	46bd      	mov	sp, r7
 8000434:	bd80      	pop	{r7, pc}
 8000436:	bf00      	nop
 8000438:	e000e010 	.word	0xe000e010

0800043c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	b082      	sub	sp, #8
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000444:	6878      	ldr	r0, [r7, #4]
 8000446:	f7ff ff47 	bl	80002d8 <NVIC_SetPriorityGrouping>
}
 800044a:	bf00      	nop
 800044c:	3708      	adds	r7, #8
 800044e:	46bd      	mov	sp, r7
 8000450:	bd80      	pop	{r7, pc}

08000452 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000452:	b580      	push	{r7, lr}
 8000454:	b086      	sub	sp, #24
 8000456:	af00      	add	r7, sp, #0
 8000458:	4603      	mov	r3, r0
 800045a:	60b9      	str	r1, [r7, #8]
 800045c:	607a      	str	r2, [r7, #4]
 800045e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000460:	2300      	movs	r3, #0
 8000462:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000464:	f7ff ff5c 	bl	8000320 <NVIC_GetPriorityGrouping>
 8000468:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800046a:	687a      	ldr	r2, [r7, #4]
 800046c:	68b9      	ldr	r1, [r7, #8]
 800046e:	6978      	ldr	r0, [r7, #20]
 8000470:	f7ff ff8e 	bl	8000390 <NVIC_EncodePriority>
 8000474:	4602      	mov	r2, r0
 8000476:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800047a:	4611      	mov	r1, r2
 800047c:	4618      	mov	r0, r3
 800047e:	f7ff ff5d 	bl	800033c <NVIC_SetPriority>
}
 8000482:	bf00      	nop
 8000484:	3718      	adds	r7, #24
 8000486:	46bd      	mov	sp, r7
 8000488:	bd80      	pop	{r7, pc}

0800048a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800048a:	b580      	push	{r7, lr}
 800048c:	b082      	sub	sp, #8
 800048e:	af00      	add	r7, sp, #0
 8000490:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000492:	6878      	ldr	r0, [r7, #4]
 8000494:	f7ff ffb0 	bl	80003f8 <SysTick_Config>
 8000498:	4603      	mov	r3, r0
}
 800049a:	4618      	mov	r0, r3
 800049c:	3708      	adds	r7, #8
 800049e:	46bd      	mov	sp, r7
 80004a0:	bd80      	pop	{r7, pc}
	...

080004a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80004a4:	b480      	push	{r7}
 80004a6:	b087      	sub	sp, #28
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	6078      	str	r0, [r7, #4]
 80004ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80004ae:	2300      	movs	r3, #0
 80004b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80004b2:	2300      	movs	r3, #0
 80004b4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80004b6:	2300      	movs	r3, #0
 80004b8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80004ba:	e154      	b.n	8000766 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80004bc:	683b      	ldr	r3, [r7, #0]
 80004be:	681a      	ldr	r2, [r3, #0]
 80004c0:	2101      	movs	r1, #1
 80004c2:	697b      	ldr	r3, [r7, #20]
 80004c4:	fa01 f303 	lsl.w	r3, r1, r3
 80004c8:	4013      	ands	r3, r2
 80004ca:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 80004cc:	68fb      	ldr	r3, [r7, #12]
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	f000 8146 	beq.w	8000760 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80004d4:	683b      	ldr	r3, [r7, #0]
 80004d6:	685b      	ldr	r3, [r3, #4]
 80004d8:	2b02      	cmp	r3, #2
 80004da:	d003      	beq.n	80004e4 <HAL_GPIO_Init+0x40>
 80004dc:	683b      	ldr	r3, [r7, #0]
 80004de:	685b      	ldr	r3, [r3, #4]
 80004e0:	2b12      	cmp	r3, #18
 80004e2:	d123      	bne.n	800052c <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80004e4:	697b      	ldr	r3, [r7, #20]
 80004e6:	08da      	lsrs	r2, r3, #3
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	3208      	adds	r2, #8
 80004ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80004f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80004f2:	697b      	ldr	r3, [r7, #20]
 80004f4:	f003 0307 	and.w	r3, r3, #7
 80004f8:	009b      	lsls	r3, r3, #2
 80004fa:	220f      	movs	r2, #15
 80004fc:	fa02 f303 	lsl.w	r3, r2, r3
 8000500:	43db      	mvns	r3, r3
 8000502:	693a      	ldr	r2, [r7, #16]
 8000504:	4013      	ands	r3, r2
 8000506:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000508:	683b      	ldr	r3, [r7, #0]
 800050a:	691a      	ldr	r2, [r3, #16]
 800050c:	697b      	ldr	r3, [r7, #20]
 800050e:	f003 0307 	and.w	r3, r3, #7
 8000512:	009b      	lsls	r3, r3, #2
 8000514:	fa02 f303 	lsl.w	r3, r2, r3
 8000518:	693a      	ldr	r2, [r7, #16]
 800051a:	4313      	orrs	r3, r2
 800051c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 800051e:	697b      	ldr	r3, [r7, #20]
 8000520:	08da      	lsrs	r2, r3, #3
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	3208      	adds	r2, #8
 8000526:	6939      	ldr	r1, [r7, #16]
 8000528:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000532:	697b      	ldr	r3, [r7, #20]
 8000534:	005b      	lsls	r3, r3, #1
 8000536:	2203      	movs	r2, #3
 8000538:	fa02 f303 	lsl.w	r3, r2, r3
 800053c:	43db      	mvns	r3, r3
 800053e:	693a      	ldr	r2, [r7, #16]
 8000540:	4013      	ands	r3, r2
 8000542:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000544:	683b      	ldr	r3, [r7, #0]
 8000546:	685b      	ldr	r3, [r3, #4]
 8000548:	f003 0203 	and.w	r2, r3, #3
 800054c:	697b      	ldr	r3, [r7, #20]
 800054e:	005b      	lsls	r3, r3, #1
 8000550:	fa02 f303 	lsl.w	r3, r2, r3
 8000554:	693a      	ldr	r2, [r7, #16]
 8000556:	4313      	orrs	r3, r2
 8000558:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	693a      	ldr	r2, [r7, #16]
 800055e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000560:	683b      	ldr	r3, [r7, #0]
 8000562:	685b      	ldr	r3, [r3, #4]
 8000564:	2b01      	cmp	r3, #1
 8000566:	d00b      	beq.n	8000580 <HAL_GPIO_Init+0xdc>
 8000568:	683b      	ldr	r3, [r7, #0]
 800056a:	685b      	ldr	r3, [r3, #4]
 800056c:	2b02      	cmp	r3, #2
 800056e:	d007      	beq.n	8000580 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000570:	683b      	ldr	r3, [r7, #0]
 8000572:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000574:	2b11      	cmp	r3, #17
 8000576:	d003      	beq.n	8000580 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000578:	683b      	ldr	r3, [r7, #0]
 800057a:	685b      	ldr	r3, [r3, #4]
 800057c:	2b12      	cmp	r3, #18
 800057e:	d130      	bne.n	80005e2 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	689b      	ldr	r3, [r3, #8]
 8000584:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000586:	697b      	ldr	r3, [r7, #20]
 8000588:	005b      	lsls	r3, r3, #1
 800058a:	2203      	movs	r2, #3
 800058c:	fa02 f303 	lsl.w	r3, r2, r3
 8000590:	43db      	mvns	r3, r3
 8000592:	693a      	ldr	r2, [r7, #16]
 8000594:	4013      	ands	r3, r2
 8000596:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000598:	683b      	ldr	r3, [r7, #0]
 800059a:	68da      	ldr	r2, [r3, #12]
 800059c:	697b      	ldr	r3, [r7, #20]
 800059e:	005b      	lsls	r3, r3, #1
 80005a0:	fa02 f303 	lsl.w	r3, r2, r3
 80005a4:	693a      	ldr	r2, [r7, #16]
 80005a6:	4313      	orrs	r3, r2
 80005a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	693a      	ldr	r2, [r7, #16]
 80005ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	685b      	ldr	r3, [r3, #4]
 80005b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80005b6:	2201      	movs	r2, #1
 80005b8:	697b      	ldr	r3, [r7, #20]
 80005ba:	fa02 f303 	lsl.w	r3, r2, r3
 80005be:	43db      	mvns	r3, r3
 80005c0:	693a      	ldr	r2, [r7, #16]
 80005c2:	4013      	ands	r3, r2
 80005c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80005c6:	683b      	ldr	r3, [r7, #0]
 80005c8:	685b      	ldr	r3, [r3, #4]
 80005ca:	091b      	lsrs	r3, r3, #4
 80005cc:	f003 0201 	and.w	r2, r3, #1
 80005d0:	697b      	ldr	r3, [r7, #20]
 80005d2:	fa02 f303 	lsl.w	r3, r2, r3
 80005d6:	693a      	ldr	r2, [r7, #16]
 80005d8:	4313      	orrs	r3, r2
 80005da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	693a      	ldr	r2, [r7, #16]
 80005e0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	68db      	ldr	r3, [r3, #12]
 80005e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80005e8:	697b      	ldr	r3, [r7, #20]
 80005ea:	005b      	lsls	r3, r3, #1
 80005ec:	2203      	movs	r2, #3
 80005ee:	fa02 f303 	lsl.w	r3, r2, r3
 80005f2:	43db      	mvns	r3, r3
 80005f4:	693a      	ldr	r2, [r7, #16]
 80005f6:	4013      	ands	r3, r2
 80005f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80005fa:	683b      	ldr	r3, [r7, #0]
 80005fc:	689a      	ldr	r2, [r3, #8]
 80005fe:	697b      	ldr	r3, [r7, #20]
 8000600:	005b      	lsls	r3, r3, #1
 8000602:	fa02 f303 	lsl.w	r3, r2, r3
 8000606:	693a      	ldr	r2, [r7, #16]
 8000608:	4313      	orrs	r3, r2
 800060a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	693a      	ldr	r2, [r7, #16]
 8000610:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000612:	683b      	ldr	r3, [r7, #0]
 8000614:	685b      	ldr	r3, [r3, #4]
 8000616:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800061a:	2b00      	cmp	r3, #0
 800061c:	f000 80a0 	beq.w	8000760 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000620:	4b58      	ldr	r3, [pc, #352]	; (8000784 <HAL_GPIO_Init+0x2e0>)
 8000622:	699b      	ldr	r3, [r3, #24]
 8000624:	4a57      	ldr	r2, [pc, #348]	; (8000784 <HAL_GPIO_Init+0x2e0>)
 8000626:	f043 0301 	orr.w	r3, r3, #1
 800062a:	6193      	str	r3, [r2, #24]
 800062c:	4b55      	ldr	r3, [pc, #340]	; (8000784 <HAL_GPIO_Init+0x2e0>)
 800062e:	699b      	ldr	r3, [r3, #24]
 8000630:	f003 0301 	and.w	r3, r3, #1
 8000634:	60bb      	str	r3, [r7, #8]
 8000636:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8000638:	4a53      	ldr	r2, [pc, #332]	; (8000788 <HAL_GPIO_Init+0x2e4>)
 800063a:	697b      	ldr	r3, [r7, #20]
 800063c:	089b      	lsrs	r3, r3, #2
 800063e:	3302      	adds	r3, #2
 8000640:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000644:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000646:	697b      	ldr	r3, [r7, #20]
 8000648:	f003 0303 	and.w	r3, r3, #3
 800064c:	009b      	lsls	r3, r3, #2
 800064e:	220f      	movs	r2, #15
 8000650:	fa02 f303 	lsl.w	r3, r2, r3
 8000654:	43db      	mvns	r3, r3
 8000656:	693a      	ldr	r2, [r7, #16]
 8000658:	4013      	ands	r3, r2
 800065a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000662:	d019      	beq.n	8000698 <HAL_GPIO_Init+0x1f4>
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	4a49      	ldr	r2, [pc, #292]	; (800078c <HAL_GPIO_Init+0x2e8>)
 8000668:	4293      	cmp	r3, r2
 800066a:	d013      	beq.n	8000694 <HAL_GPIO_Init+0x1f0>
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	4a48      	ldr	r2, [pc, #288]	; (8000790 <HAL_GPIO_Init+0x2ec>)
 8000670:	4293      	cmp	r3, r2
 8000672:	d00d      	beq.n	8000690 <HAL_GPIO_Init+0x1ec>
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	4a47      	ldr	r2, [pc, #284]	; (8000794 <HAL_GPIO_Init+0x2f0>)
 8000678:	4293      	cmp	r3, r2
 800067a:	d007      	beq.n	800068c <HAL_GPIO_Init+0x1e8>
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	4a46      	ldr	r2, [pc, #280]	; (8000798 <HAL_GPIO_Init+0x2f4>)
 8000680:	4293      	cmp	r3, r2
 8000682:	d101      	bne.n	8000688 <HAL_GPIO_Init+0x1e4>
 8000684:	2304      	movs	r3, #4
 8000686:	e008      	b.n	800069a <HAL_GPIO_Init+0x1f6>
 8000688:	2305      	movs	r3, #5
 800068a:	e006      	b.n	800069a <HAL_GPIO_Init+0x1f6>
 800068c:	2303      	movs	r3, #3
 800068e:	e004      	b.n	800069a <HAL_GPIO_Init+0x1f6>
 8000690:	2302      	movs	r3, #2
 8000692:	e002      	b.n	800069a <HAL_GPIO_Init+0x1f6>
 8000694:	2301      	movs	r3, #1
 8000696:	e000      	b.n	800069a <HAL_GPIO_Init+0x1f6>
 8000698:	2300      	movs	r3, #0
 800069a:	697a      	ldr	r2, [r7, #20]
 800069c:	f002 0203 	and.w	r2, r2, #3
 80006a0:	0092      	lsls	r2, r2, #2
 80006a2:	4093      	lsls	r3, r2
 80006a4:	693a      	ldr	r2, [r7, #16]
 80006a6:	4313      	orrs	r3, r2
 80006a8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80006aa:	4937      	ldr	r1, [pc, #220]	; (8000788 <HAL_GPIO_Init+0x2e4>)
 80006ac:	697b      	ldr	r3, [r7, #20]
 80006ae:	089b      	lsrs	r3, r3, #2
 80006b0:	3302      	adds	r3, #2
 80006b2:	693a      	ldr	r2, [r7, #16]
 80006b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80006b8:	4b38      	ldr	r3, [pc, #224]	; (800079c <HAL_GPIO_Init+0x2f8>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	43db      	mvns	r3, r3
 80006c2:	693a      	ldr	r2, [r7, #16]
 80006c4:	4013      	ands	r3, r2
 80006c6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	685b      	ldr	r3, [r3, #4]
 80006cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d003      	beq.n	80006dc <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80006d4:	693a      	ldr	r2, [r7, #16]
 80006d6:	68fb      	ldr	r3, [r7, #12]
 80006d8:	4313      	orrs	r3, r2
 80006da:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80006dc:	4a2f      	ldr	r2, [pc, #188]	; (800079c <HAL_GPIO_Init+0x2f8>)
 80006de:	693b      	ldr	r3, [r7, #16]
 80006e0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80006e2:	4b2e      	ldr	r3, [pc, #184]	; (800079c <HAL_GPIO_Init+0x2f8>)
 80006e4:	685b      	ldr	r3, [r3, #4]
 80006e6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	43db      	mvns	r3, r3
 80006ec:	693a      	ldr	r2, [r7, #16]
 80006ee:	4013      	ands	r3, r2
 80006f0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80006f2:	683b      	ldr	r3, [r7, #0]
 80006f4:	685b      	ldr	r3, [r3, #4]
 80006f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d003      	beq.n	8000706 <HAL_GPIO_Init+0x262>
        {
          temp |= iocurrent;
 80006fe:	693a      	ldr	r2, [r7, #16]
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	4313      	orrs	r3, r2
 8000704:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000706:	4a25      	ldr	r2, [pc, #148]	; (800079c <HAL_GPIO_Init+0x2f8>)
 8000708:	693b      	ldr	r3, [r7, #16]
 800070a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800070c:	4b23      	ldr	r3, [pc, #140]	; (800079c <HAL_GPIO_Init+0x2f8>)
 800070e:	689b      	ldr	r3, [r3, #8]
 8000710:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	43db      	mvns	r3, r3
 8000716:	693a      	ldr	r2, [r7, #16]
 8000718:	4013      	ands	r3, r2
 800071a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800071c:	683b      	ldr	r3, [r7, #0]
 800071e:	685b      	ldr	r3, [r3, #4]
 8000720:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000724:	2b00      	cmp	r3, #0
 8000726:	d003      	beq.n	8000730 <HAL_GPIO_Init+0x28c>
        {
          temp |= iocurrent;
 8000728:	693a      	ldr	r2, [r7, #16]
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	4313      	orrs	r3, r2
 800072e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000730:	4a1a      	ldr	r2, [pc, #104]	; (800079c <HAL_GPIO_Init+0x2f8>)
 8000732:	693b      	ldr	r3, [r7, #16]
 8000734:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000736:	4b19      	ldr	r3, [pc, #100]	; (800079c <HAL_GPIO_Init+0x2f8>)
 8000738:	68db      	ldr	r3, [r3, #12]
 800073a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	43db      	mvns	r3, r3
 8000740:	693a      	ldr	r2, [r7, #16]
 8000742:	4013      	ands	r3, r2
 8000744:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000746:	683b      	ldr	r3, [r7, #0]
 8000748:	685b      	ldr	r3, [r3, #4]
 800074a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800074e:	2b00      	cmp	r3, #0
 8000750:	d003      	beq.n	800075a <HAL_GPIO_Init+0x2b6>
        {
          temp |= iocurrent;
 8000752:	693a      	ldr	r2, [r7, #16]
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	4313      	orrs	r3, r2
 8000758:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800075a:	4a10      	ldr	r2, [pc, #64]	; (800079c <HAL_GPIO_Init+0x2f8>)
 800075c:	693b      	ldr	r3, [r7, #16]
 800075e:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8000760:	697b      	ldr	r3, [r7, #20]
 8000762:	3301      	adds	r3, #1
 8000764:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000766:	683b      	ldr	r3, [r7, #0]
 8000768:	681a      	ldr	r2, [r3, #0]
 800076a:	697b      	ldr	r3, [r7, #20]
 800076c:	fa22 f303 	lsr.w	r3, r2, r3
 8000770:	2b00      	cmp	r3, #0
 8000772:	f47f aea3 	bne.w	80004bc <HAL_GPIO_Init+0x18>
  }
}
 8000776:	bf00      	nop
 8000778:	371c      	adds	r7, #28
 800077a:	46bd      	mov	sp, r7
 800077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000780:	4770      	bx	lr
 8000782:	bf00      	nop
 8000784:	40021000 	.word	0x40021000
 8000788:	40010000 	.word	0x40010000
 800078c:	48000400 	.word	0x48000400
 8000790:	48000800 	.word	0x48000800
 8000794:	48000c00 	.word	0x48000c00
 8000798:	48001000 	.word	0x48001000
 800079c:	40010400 	.word	0x40010400

080007a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80007a0:	b480      	push	{r7}
 80007a2:	b083      	sub	sp, #12
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
 80007a8:	460b      	mov	r3, r1
 80007aa:	807b      	strh	r3, [r7, #2]
 80007ac:	4613      	mov	r3, r2
 80007ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80007b0:	787b      	ldrb	r3, [r7, #1]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d003      	beq.n	80007be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80007b6:	887a      	ldrh	r2, [r7, #2]
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80007bc:	e002      	b.n	80007c4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80007be:	887a      	ldrh	r2, [r7, #2]
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80007c4:	bf00      	nop
 80007c6:	370c      	adds	r7, #12
 80007c8:	46bd      	mov	sp, r7
 80007ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ce:	4770      	bx	lr

080007d0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b083      	sub	sp, #12
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
 80007d8:	460b      	mov	r3, r1
 80007da:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	695a      	ldr	r2, [r3, #20]
 80007e0:	887b      	ldrh	r3, [r7, #2]
 80007e2:	405a      	eors	r2, r3
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	615a      	str	r2, [r3, #20]
}
 80007e8:	bf00      	nop
 80007ea:	370c      	adds	r7, #12
 80007ec:	46bd      	mov	sp, r7
 80007ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f2:	4770      	bx	lr

080007f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80007fa:	af00      	add	r7, sp, #0
 80007fc:	1d3b      	adds	r3, r7, #4
 80007fe:	6018      	str	r0, [r3, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000800:	1d3b      	adds	r3, r7, #4
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	2b00      	cmp	r3, #0
 8000806:	d102      	bne.n	800080e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000808:	2301      	movs	r3, #1
 800080a:	f000 beda 	b.w	80015c2 <HAL_RCC_OscConfig+0xdce>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800080e:	1d3b      	adds	r3, r7, #4
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	f003 0301 	and.w	r3, r3, #1
 8000818:	2b00      	cmp	r3, #0
 800081a:	f000 816e 	beq.w	8000afa <HAL_RCC_OscConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800081e:	4bb5      	ldr	r3, [pc, #724]	; (8000af4 <HAL_RCC_OscConfig+0x300>)
 8000820:	685b      	ldr	r3, [r3, #4]
 8000822:	f003 030c 	and.w	r3, r3, #12
 8000826:	2b04      	cmp	r3, #4
 8000828:	d00c      	beq.n	8000844 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800082a:	4bb2      	ldr	r3, [pc, #712]	; (8000af4 <HAL_RCC_OscConfig+0x300>)
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	f003 030c 	and.w	r3, r3, #12
 8000832:	2b08      	cmp	r3, #8
 8000834:	d15a      	bne.n	80008ec <HAL_RCC_OscConfig+0xf8>
 8000836:	4baf      	ldr	r3, [pc, #700]	; (8000af4 <HAL_RCC_OscConfig+0x300>)
 8000838:	685b      	ldr	r3, [r3, #4]
 800083a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800083e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000842:	d153      	bne.n	80008ec <HAL_RCC_OscConfig+0xf8>
 8000844:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000848:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800084c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8000850:	fa93 f3a3 	rbit	r3, r3
 8000854:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8000858:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800085c:	fab3 f383 	clz	r3, r3
 8000860:	b2db      	uxtb	r3, r3
 8000862:	095b      	lsrs	r3, r3, #5
 8000864:	b2db      	uxtb	r3, r3
 8000866:	f043 0301 	orr.w	r3, r3, #1
 800086a:	b2db      	uxtb	r3, r3
 800086c:	2b01      	cmp	r3, #1
 800086e:	d102      	bne.n	8000876 <HAL_RCC_OscConfig+0x82>
 8000870:	4ba0      	ldr	r3, [pc, #640]	; (8000af4 <HAL_RCC_OscConfig+0x300>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	e015      	b.n	80008a2 <HAL_RCC_OscConfig+0xae>
 8000876:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800087a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800087e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8000882:	fa93 f3a3 	rbit	r3, r3
 8000886:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 800088a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800088e:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000892:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8000896:	fa93 f3a3 	rbit	r3, r3
 800089a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800089e:	4b95      	ldr	r3, [pc, #596]	; (8000af4 <HAL_RCC_OscConfig+0x300>)
 80008a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008a2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80008a6:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80008aa:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80008ae:	fa92 f2a2 	rbit	r2, r2
 80008b2:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return(result);
 80008b6:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80008ba:	fab2 f282 	clz	r2, r2
 80008be:	b252      	sxtb	r2, r2
 80008c0:	f042 0220 	orr.w	r2, r2, #32
 80008c4:	b252      	sxtb	r2, r2
 80008c6:	b2d2      	uxtb	r2, r2
 80008c8:	f002 021f 	and.w	r2, r2, #31
 80008cc:	2101      	movs	r1, #1
 80008ce:	fa01 f202 	lsl.w	r2, r1, r2
 80008d2:	4013      	ands	r3, r2
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	f000 810f 	beq.w	8000af8 <HAL_RCC_OscConfig+0x304>
 80008da:	1d3b      	adds	r3, r7, #4
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	685b      	ldr	r3, [r3, #4]
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	f040 8109 	bne.w	8000af8 <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 80008e6:	2301      	movs	r3, #1
 80008e8:	f000 be6b 	b.w	80015c2 <HAL_RCC_OscConfig+0xdce>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80008ec:	1d3b      	adds	r3, r7, #4
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	685b      	ldr	r3, [r3, #4]
 80008f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80008f6:	d106      	bne.n	8000906 <HAL_RCC_OscConfig+0x112>
 80008f8:	4b7e      	ldr	r3, [pc, #504]	; (8000af4 <HAL_RCC_OscConfig+0x300>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	4a7d      	ldr	r2, [pc, #500]	; (8000af4 <HAL_RCC_OscConfig+0x300>)
 80008fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000902:	6013      	str	r3, [r2, #0]
 8000904:	e030      	b.n	8000968 <HAL_RCC_OscConfig+0x174>
 8000906:	1d3b      	adds	r3, r7, #4
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	685b      	ldr	r3, [r3, #4]
 800090c:	2b00      	cmp	r3, #0
 800090e:	d10c      	bne.n	800092a <HAL_RCC_OscConfig+0x136>
 8000910:	4b78      	ldr	r3, [pc, #480]	; (8000af4 <HAL_RCC_OscConfig+0x300>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4a77      	ldr	r2, [pc, #476]	; (8000af4 <HAL_RCC_OscConfig+0x300>)
 8000916:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800091a:	6013      	str	r3, [r2, #0]
 800091c:	4b75      	ldr	r3, [pc, #468]	; (8000af4 <HAL_RCC_OscConfig+0x300>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	4a74      	ldr	r2, [pc, #464]	; (8000af4 <HAL_RCC_OscConfig+0x300>)
 8000922:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000926:	6013      	str	r3, [r2, #0]
 8000928:	e01e      	b.n	8000968 <HAL_RCC_OscConfig+0x174>
 800092a:	1d3b      	adds	r3, r7, #4
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	685b      	ldr	r3, [r3, #4]
 8000930:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000934:	d10c      	bne.n	8000950 <HAL_RCC_OscConfig+0x15c>
 8000936:	4b6f      	ldr	r3, [pc, #444]	; (8000af4 <HAL_RCC_OscConfig+0x300>)
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	4a6e      	ldr	r2, [pc, #440]	; (8000af4 <HAL_RCC_OscConfig+0x300>)
 800093c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000940:	6013      	str	r3, [r2, #0]
 8000942:	4b6c      	ldr	r3, [pc, #432]	; (8000af4 <HAL_RCC_OscConfig+0x300>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	4a6b      	ldr	r2, [pc, #428]	; (8000af4 <HAL_RCC_OscConfig+0x300>)
 8000948:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800094c:	6013      	str	r3, [r2, #0]
 800094e:	e00b      	b.n	8000968 <HAL_RCC_OscConfig+0x174>
 8000950:	4b68      	ldr	r3, [pc, #416]	; (8000af4 <HAL_RCC_OscConfig+0x300>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	4a67      	ldr	r2, [pc, #412]	; (8000af4 <HAL_RCC_OscConfig+0x300>)
 8000956:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800095a:	6013      	str	r3, [r2, #0]
 800095c:	4b65      	ldr	r3, [pc, #404]	; (8000af4 <HAL_RCC_OscConfig+0x300>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	4a64      	ldr	r2, [pc, #400]	; (8000af4 <HAL_RCC_OscConfig+0x300>)
 8000962:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000966:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000968:	4b62      	ldr	r3, [pc, #392]	; (8000af4 <HAL_RCC_OscConfig+0x300>)
 800096a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800096c:	f023 020f 	bic.w	r2, r3, #15
 8000970:	1d3b      	adds	r3, r7, #4
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	689b      	ldr	r3, [r3, #8]
 8000976:	495f      	ldr	r1, [pc, #380]	; (8000af4 <HAL_RCC_OscConfig+0x300>)
 8000978:	4313      	orrs	r3, r2
 800097a:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800097c:	1d3b      	adds	r3, r7, #4
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	685b      	ldr	r3, [r3, #4]
 8000982:	2b00      	cmp	r3, #0
 8000984:	d05a      	beq.n	8000a3c <HAL_RCC_OscConfig+0x248>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000986:	f7ff fc79 	bl	800027c <HAL_GetTick>
 800098a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800098e:	e00a      	b.n	80009a6 <HAL_RCC_OscConfig+0x1b2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000990:	f7ff fc74 	bl	800027c <HAL_GetTick>
 8000994:	4602      	mov	r2, r0
 8000996:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800099a:	1ad3      	subs	r3, r2, r3
 800099c:	2b64      	cmp	r3, #100	; 0x64
 800099e:	d902      	bls.n	80009a6 <HAL_RCC_OscConfig+0x1b2>
          {
            return HAL_TIMEOUT;
 80009a0:	2303      	movs	r3, #3
 80009a2:	f000 be0e 	b.w	80015c2 <HAL_RCC_OscConfig+0xdce>
 80009a6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80009aa:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009ae:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80009b2:	fa93 f3a3 	rbit	r3, r3
 80009b6:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return(result);
 80009ba:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009be:	fab3 f383 	clz	r3, r3
 80009c2:	b2db      	uxtb	r3, r3
 80009c4:	095b      	lsrs	r3, r3, #5
 80009c6:	b2db      	uxtb	r3, r3
 80009c8:	f043 0301 	orr.w	r3, r3, #1
 80009cc:	b2db      	uxtb	r3, r3
 80009ce:	2b01      	cmp	r3, #1
 80009d0:	d102      	bne.n	80009d8 <HAL_RCC_OscConfig+0x1e4>
 80009d2:	4b48      	ldr	r3, [pc, #288]	; (8000af4 <HAL_RCC_OscConfig+0x300>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	e015      	b.n	8000a04 <HAL_RCC_OscConfig+0x210>
 80009d8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80009dc:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009e0:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80009e4:	fa93 f3a3 	rbit	r3, r3
 80009e8:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80009ec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80009f0:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80009f4:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80009f8:	fa93 f3a3 	rbit	r3, r3
 80009fc:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000a00:	4b3c      	ldr	r3, [pc, #240]	; (8000af4 <HAL_RCC_OscConfig+0x300>)
 8000a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a04:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000a08:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8000a0c:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8000a10:	fa92 f2a2 	rbit	r2, r2
 8000a14:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return(result);
 8000a18:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000a1c:	fab2 f282 	clz	r2, r2
 8000a20:	b252      	sxtb	r2, r2
 8000a22:	f042 0220 	orr.w	r2, r2, #32
 8000a26:	b252      	sxtb	r2, r2
 8000a28:	b2d2      	uxtb	r2, r2
 8000a2a:	f002 021f 	and.w	r2, r2, #31
 8000a2e:	2101      	movs	r1, #1
 8000a30:	fa01 f202 	lsl.w	r2, r1, r2
 8000a34:	4013      	ands	r3, r2
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d0aa      	beq.n	8000990 <HAL_RCC_OscConfig+0x19c>
 8000a3a:	e05e      	b.n	8000afa <HAL_RCC_OscConfig+0x306>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a3c:	f7ff fc1e 	bl	800027c <HAL_GetTick>
 8000a40:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a44:	e00a      	b.n	8000a5c <HAL_RCC_OscConfig+0x268>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a46:	f7ff fc19 	bl	800027c <HAL_GetTick>
 8000a4a:	4602      	mov	r2, r0
 8000a4c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000a50:	1ad3      	subs	r3, r2, r3
 8000a52:	2b64      	cmp	r3, #100	; 0x64
 8000a54:	d902      	bls.n	8000a5c <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8000a56:	2303      	movs	r3, #3
 8000a58:	f000 bdb3 	b.w	80015c2 <HAL_RCC_OscConfig+0xdce>
 8000a5c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a60:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a64:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8000a68:	fa93 f3a3 	rbit	r3, r3
 8000a6c:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return(result);
 8000a70:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a74:	fab3 f383 	clz	r3, r3
 8000a78:	b2db      	uxtb	r3, r3
 8000a7a:	095b      	lsrs	r3, r3, #5
 8000a7c:	b2db      	uxtb	r3, r3
 8000a7e:	f043 0301 	orr.w	r3, r3, #1
 8000a82:	b2db      	uxtb	r3, r3
 8000a84:	2b01      	cmp	r3, #1
 8000a86:	d102      	bne.n	8000a8e <HAL_RCC_OscConfig+0x29a>
 8000a88:	4b1a      	ldr	r3, [pc, #104]	; (8000af4 <HAL_RCC_OscConfig+0x300>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	e015      	b.n	8000aba <HAL_RCC_OscConfig+0x2c6>
 8000a8e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a92:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a96:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8000a9a:	fa93 f3a3 	rbit	r3, r3
 8000a9e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8000aa2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000aa6:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000aaa:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8000aae:	fa93 f3a3 	rbit	r3, r3
 8000ab2:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000ab6:	4b0f      	ldr	r3, [pc, #60]	; (8000af4 <HAL_RCC_OscConfig+0x300>)
 8000ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000aba:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000abe:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8000ac2:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8000ac6:	fa92 f2a2 	rbit	r2, r2
 8000aca:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return(result);
 8000ace:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000ad2:	fab2 f282 	clz	r2, r2
 8000ad6:	b252      	sxtb	r2, r2
 8000ad8:	f042 0220 	orr.w	r2, r2, #32
 8000adc:	b252      	sxtb	r2, r2
 8000ade:	b2d2      	uxtb	r2, r2
 8000ae0:	f002 021f 	and.w	r2, r2, #31
 8000ae4:	2101      	movs	r1, #1
 8000ae6:	fa01 f202 	lsl.w	r2, r1, r2
 8000aea:	4013      	ands	r3, r2
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d1aa      	bne.n	8000a46 <HAL_RCC_OscConfig+0x252>
 8000af0:	e003      	b.n	8000afa <HAL_RCC_OscConfig+0x306>
 8000af2:	bf00      	nop
 8000af4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000af8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000afa:	1d3b      	adds	r3, r7, #4
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	f003 0302 	and.w	r3, r3, #2
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	f000 8170 	beq.w	8000dea <HAL_RCC_OscConfig+0x5f6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000b0a:	4bd0      	ldr	r3, [pc, #832]	; (8000e4c <HAL_RCC_OscConfig+0x658>)
 8000b0c:	685b      	ldr	r3, [r3, #4]
 8000b0e:	f003 030c 	and.w	r3, r3, #12
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d00b      	beq.n	8000b2e <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000b16:	4bcd      	ldr	r3, [pc, #820]	; (8000e4c <HAL_RCC_OscConfig+0x658>)
 8000b18:	685b      	ldr	r3, [r3, #4]
 8000b1a:	f003 030c 	and.w	r3, r3, #12
 8000b1e:	2b08      	cmp	r3, #8
 8000b20:	d16d      	bne.n	8000bfe <HAL_RCC_OscConfig+0x40a>
 8000b22:	4bca      	ldr	r3, [pc, #808]	; (8000e4c <HAL_RCC_OscConfig+0x658>)
 8000b24:	685b      	ldr	r3, [r3, #4]
 8000b26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d167      	bne.n	8000bfe <HAL_RCC_OscConfig+0x40a>
 8000b2e:	2302      	movs	r3, #2
 8000b30:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b34:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8000b38:	fa93 f3a3 	rbit	r3, r3
 8000b3c:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return(result);
 8000b40:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b44:	fab3 f383 	clz	r3, r3
 8000b48:	b2db      	uxtb	r3, r3
 8000b4a:	095b      	lsrs	r3, r3, #5
 8000b4c:	b2db      	uxtb	r3, r3
 8000b4e:	f043 0301 	orr.w	r3, r3, #1
 8000b52:	b2db      	uxtb	r3, r3
 8000b54:	2b01      	cmp	r3, #1
 8000b56:	d102      	bne.n	8000b5e <HAL_RCC_OscConfig+0x36a>
 8000b58:	4bbc      	ldr	r3, [pc, #752]	; (8000e4c <HAL_RCC_OscConfig+0x658>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	e013      	b.n	8000b86 <HAL_RCC_OscConfig+0x392>
 8000b5e:	2302      	movs	r3, #2
 8000b60:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b64:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8000b68:	fa93 f3a3 	rbit	r3, r3
 8000b6c:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8000b70:	2302      	movs	r3, #2
 8000b72:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000b76:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8000b7a:	fa93 f3a3 	rbit	r3, r3
 8000b7e:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000b82:	4bb2      	ldr	r3, [pc, #712]	; (8000e4c <HAL_RCC_OscConfig+0x658>)
 8000b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b86:	2202      	movs	r2, #2
 8000b88:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8000b8c:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8000b90:	fa92 f2a2 	rbit	r2, r2
 8000b94:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return(result);
 8000b98:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000b9c:	fab2 f282 	clz	r2, r2
 8000ba0:	b252      	sxtb	r2, r2
 8000ba2:	f042 0220 	orr.w	r2, r2, #32
 8000ba6:	b252      	sxtb	r2, r2
 8000ba8:	b2d2      	uxtb	r2, r2
 8000baa:	f002 021f 	and.w	r2, r2, #31
 8000bae:	2101      	movs	r1, #1
 8000bb0:	fa01 f202 	lsl.w	r2, r1, r2
 8000bb4:	4013      	ands	r3, r2
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d007      	beq.n	8000bca <HAL_RCC_OscConfig+0x3d6>
 8000bba:	1d3b      	adds	r3, r7, #4
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	691b      	ldr	r3, [r3, #16]
 8000bc0:	2b01      	cmp	r3, #1
 8000bc2:	d002      	beq.n	8000bca <HAL_RCC_OscConfig+0x3d6>
      {
        return HAL_ERROR;
 8000bc4:	2301      	movs	r3, #1
 8000bc6:	f000 bcfc 	b.w	80015c2 <HAL_RCC_OscConfig+0xdce>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bca:	4ba0      	ldr	r3, [pc, #640]	; (8000e4c <HAL_RCC_OscConfig+0x658>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000bd2:	1d3b      	adds	r3, r7, #4
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	6959      	ldr	r1, [r3, #20]
 8000bd8:	23f8      	movs	r3, #248	; 0xf8
 8000bda:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bde:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8000be2:	fa93 f3a3 	rbit	r3, r3
 8000be6:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  return(result);
 8000bea:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8000bee:	fab3 f383 	clz	r3, r3
 8000bf2:	fa01 f303 	lsl.w	r3, r1, r3
 8000bf6:	4995      	ldr	r1, [pc, #596]	; (8000e4c <HAL_RCC_OscConfig+0x658>)
 8000bf8:	4313      	orrs	r3, r2
 8000bfa:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bfc:	e0f5      	b.n	8000dea <HAL_RCC_OscConfig+0x5f6>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000bfe:	1d3b      	adds	r3, r7, #4
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	691b      	ldr	r3, [r3, #16]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	f000 8085 	beq.w	8000d14 <HAL_RCC_OscConfig+0x520>
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c10:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8000c14:	fa93 f3a3 	rbit	r3, r3
 8000c18:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return(result);
 8000c1c:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c20:	fab3 f383 	clz	r3, r3
 8000c24:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000c28:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000c2c:	009b      	lsls	r3, r3, #2
 8000c2e:	461a      	mov	r2, r3
 8000c30:	2301      	movs	r3, #1
 8000c32:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c34:	f7ff fb22 	bl	800027c <HAL_GetTick>
 8000c38:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c3c:	e00a      	b.n	8000c54 <HAL_RCC_OscConfig+0x460>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c3e:	f7ff fb1d 	bl	800027c <HAL_GetTick>
 8000c42:	4602      	mov	r2, r0
 8000c44:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000c48:	1ad3      	subs	r3, r2, r3
 8000c4a:	2b02      	cmp	r3, #2
 8000c4c:	d902      	bls.n	8000c54 <HAL_RCC_OscConfig+0x460>
          {
            return HAL_TIMEOUT;
 8000c4e:	2303      	movs	r3, #3
 8000c50:	f000 bcb7 	b.w	80015c2 <HAL_RCC_OscConfig+0xdce>
 8000c54:	2302      	movs	r3, #2
 8000c56:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c5a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8000c5e:	fa93 f3a3 	rbit	r3, r3
 8000c62:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return(result);
 8000c66:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c6a:	fab3 f383 	clz	r3, r3
 8000c6e:	b2db      	uxtb	r3, r3
 8000c70:	095b      	lsrs	r3, r3, #5
 8000c72:	b2db      	uxtb	r3, r3
 8000c74:	f043 0301 	orr.w	r3, r3, #1
 8000c78:	b2db      	uxtb	r3, r3
 8000c7a:	2b01      	cmp	r3, #1
 8000c7c:	d102      	bne.n	8000c84 <HAL_RCC_OscConfig+0x490>
 8000c7e:	4b73      	ldr	r3, [pc, #460]	; (8000e4c <HAL_RCC_OscConfig+0x658>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	e013      	b.n	8000cac <HAL_RCC_OscConfig+0x4b8>
 8000c84:	2302      	movs	r3, #2
 8000c86:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c8a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8000c8e:	fa93 f3a3 	rbit	r3, r3
 8000c92:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8000c96:	2302      	movs	r3, #2
 8000c98:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8000c9c:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8000ca0:	fa93 f3a3 	rbit	r3, r3
 8000ca4:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8000ca8:	4b68      	ldr	r3, [pc, #416]	; (8000e4c <HAL_RCC_OscConfig+0x658>)
 8000caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cac:	2202      	movs	r2, #2
 8000cae:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8000cb2:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8000cb6:	fa92 f2a2 	rbit	r2, r2
 8000cba:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return(result);
 8000cbe:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8000cc2:	fab2 f282 	clz	r2, r2
 8000cc6:	b252      	sxtb	r2, r2
 8000cc8:	f042 0220 	orr.w	r2, r2, #32
 8000ccc:	b252      	sxtb	r2, r2
 8000cce:	b2d2      	uxtb	r2, r2
 8000cd0:	f002 021f 	and.w	r2, r2, #31
 8000cd4:	2101      	movs	r1, #1
 8000cd6:	fa01 f202 	lsl.w	r2, r1, r2
 8000cda:	4013      	ands	r3, r2
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d0ae      	beq.n	8000c3e <HAL_RCC_OscConfig+0x44a>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ce0:	4b5a      	ldr	r3, [pc, #360]	; (8000e4c <HAL_RCC_OscConfig+0x658>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000ce8:	1d3b      	adds	r3, r7, #4
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	6959      	ldr	r1, [r3, #20]
 8000cee:	23f8      	movs	r3, #248	; 0xf8
 8000cf0:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cf4:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8000cf8:	fa93 f3a3 	rbit	r3, r3
 8000cfc:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  return(result);
 8000d00:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8000d04:	fab3 f383 	clz	r3, r3
 8000d08:	fa01 f303 	lsl.w	r3, r1, r3
 8000d0c:	494f      	ldr	r1, [pc, #316]	; (8000e4c <HAL_RCC_OscConfig+0x658>)
 8000d0e:	4313      	orrs	r3, r2
 8000d10:	600b      	str	r3, [r1, #0]
 8000d12:	e06a      	b.n	8000dea <HAL_RCC_OscConfig+0x5f6>
 8000d14:	2301      	movs	r3, #1
 8000d16:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d1a:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8000d1e:	fa93 f3a3 	rbit	r3, r3
 8000d22:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return(result);
 8000d26:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d2a:	fab3 f383 	clz	r3, r3
 8000d2e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000d32:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000d36:	009b      	lsls	r3, r3, #2
 8000d38:	461a      	mov	r2, r3
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d3e:	f7ff fa9d 	bl	800027c <HAL_GetTick>
 8000d42:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d46:	e00a      	b.n	8000d5e <HAL_RCC_OscConfig+0x56a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d48:	f7ff fa98 	bl	800027c <HAL_GetTick>
 8000d4c:	4602      	mov	r2, r0
 8000d4e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000d52:	1ad3      	subs	r3, r2, r3
 8000d54:	2b02      	cmp	r3, #2
 8000d56:	d902      	bls.n	8000d5e <HAL_RCC_OscConfig+0x56a>
          {
            return HAL_TIMEOUT;
 8000d58:	2303      	movs	r3, #3
 8000d5a:	f000 bc32 	b.w	80015c2 <HAL_RCC_OscConfig+0xdce>
 8000d5e:	2302      	movs	r3, #2
 8000d60:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d64:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8000d68:	fa93 f3a3 	rbit	r3, r3
 8000d6c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return(result);
 8000d70:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d74:	fab3 f383 	clz	r3, r3
 8000d78:	b2db      	uxtb	r3, r3
 8000d7a:	095b      	lsrs	r3, r3, #5
 8000d7c:	b2db      	uxtb	r3, r3
 8000d7e:	f043 0301 	orr.w	r3, r3, #1
 8000d82:	b2db      	uxtb	r3, r3
 8000d84:	2b01      	cmp	r3, #1
 8000d86:	d102      	bne.n	8000d8e <HAL_RCC_OscConfig+0x59a>
 8000d88:	4b30      	ldr	r3, [pc, #192]	; (8000e4c <HAL_RCC_OscConfig+0x658>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	e013      	b.n	8000db6 <HAL_RCC_OscConfig+0x5c2>
 8000d8e:	2302      	movs	r3, #2
 8000d90:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d94:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8000d98:	fa93 f3a3 	rbit	r3, r3
 8000d9c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8000da0:	2302      	movs	r3, #2
 8000da2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8000da6:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000daa:	fa93 f3a3 	rbit	r3, r3
 8000dae:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8000db2:	4b26      	ldr	r3, [pc, #152]	; (8000e4c <HAL_RCC_OscConfig+0x658>)
 8000db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000db6:	2202      	movs	r2, #2
 8000db8:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8000dbc:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8000dc0:	fa92 f2a2 	rbit	r2, r2
 8000dc4:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return(result);
 8000dc8:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8000dcc:	fab2 f282 	clz	r2, r2
 8000dd0:	b252      	sxtb	r2, r2
 8000dd2:	f042 0220 	orr.w	r2, r2, #32
 8000dd6:	b252      	sxtb	r2, r2
 8000dd8:	b2d2      	uxtb	r2, r2
 8000dda:	f002 021f 	and.w	r2, r2, #31
 8000dde:	2101      	movs	r1, #1
 8000de0:	fa01 f202 	lsl.w	r2, r1, r2
 8000de4:	4013      	ands	r3, r2
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d1ae      	bne.n	8000d48 <HAL_RCC_OscConfig+0x554>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000dea:	1d3b      	adds	r3, r7, #4
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f003 0308 	and.w	r3, r3, #8
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	f000 80d8 	beq.w	8000faa <HAL_RCC_OscConfig+0x7b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000dfa:	1d3b      	adds	r3, r7, #4
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	699b      	ldr	r3, [r3, #24]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d067      	beq.n	8000ed4 <HAL_RCC_OscConfig+0x6e0>
 8000e04:	2301      	movs	r3, #1
 8000e06:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000e0e:	fa93 f3a3 	rbit	r3, r3
 8000e12:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return(result);
 8000e16:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e1a:	fab3 f383 	clz	r3, r3
 8000e1e:	461a      	mov	r2, r3
 8000e20:	4b0b      	ldr	r3, [pc, #44]	; (8000e50 <HAL_RCC_OscConfig+0x65c>)
 8000e22:	4413      	add	r3, r2
 8000e24:	009b      	lsls	r3, r3, #2
 8000e26:	461a      	mov	r2, r3
 8000e28:	2301      	movs	r3, #1
 8000e2a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e2c:	f7ff fa26 	bl	800027c <HAL_GetTick>
 8000e30:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e34:	e00e      	b.n	8000e54 <HAL_RCC_OscConfig+0x660>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e36:	f7ff fa21 	bl	800027c <HAL_GetTick>
 8000e3a:	4602      	mov	r2, r0
 8000e3c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000e40:	1ad3      	subs	r3, r2, r3
 8000e42:	2b02      	cmp	r3, #2
 8000e44:	d906      	bls.n	8000e54 <HAL_RCC_OscConfig+0x660>
        {
          return HAL_TIMEOUT;
 8000e46:	2303      	movs	r3, #3
 8000e48:	e3bb      	b.n	80015c2 <HAL_RCC_OscConfig+0xdce>
 8000e4a:	bf00      	nop
 8000e4c:	40021000 	.word	0x40021000
 8000e50:	10908120 	.word	0x10908120
 8000e54:	2302      	movs	r3, #2
 8000e56:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e5a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000e5e:	fa93 f3a3 	rbit	r3, r3
 8000e62:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8000e66:	2302      	movs	r3, #2
 8000e68:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8000e6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8000e70:	fa93 f2a3 	rbit	r2, r3
 8000e74:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8000e78:	601a      	str	r2, [r3, #0]
 8000e7a:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8000e7e:	2202      	movs	r2, #2
 8000e80:	601a      	str	r2, [r3, #0]
 8000e82:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	fa93 f2a3 	rbit	r2, r3
 8000e8c:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8000e90:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e92:	4ba5      	ldr	r3, [pc, #660]	; (8001128 <HAL_RCC_OscConfig+0x934>)
 8000e94:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e96:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8000e9a:	2102      	movs	r1, #2
 8000e9c:	6019      	str	r1, [r3, #0]
 8000e9e:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	fa93 f1a3 	rbit	r1, r3
 8000ea8:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000eac:	6019      	str	r1, [r3, #0]
  return(result);
 8000eae:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	fab3 f383 	clz	r3, r3
 8000eb8:	b25b      	sxtb	r3, r3
 8000eba:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000ebe:	b25b      	sxtb	r3, r3
 8000ec0:	b2db      	uxtb	r3, r3
 8000ec2:	f003 031f 	and.w	r3, r3, #31
 8000ec6:	2101      	movs	r1, #1
 8000ec8:	fa01 f303 	lsl.w	r3, r1, r3
 8000ecc:	4013      	ands	r3, r2
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d0b1      	beq.n	8000e36 <HAL_RCC_OscConfig+0x642>
 8000ed2:	e06a      	b.n	8000faa <HAL_RCC_OscConfig+0x7b6>
 8000ed4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000ed8:	2201      	movs	r2, #1
 8000eda:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000edc:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	fa93 f2a3 	rbit	r2, r3
 8000ee6:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000eea:	601a      	str	r2, [r3, #0]
  return(result);
 8000eec:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000ef0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000ef2:	fab3 f383 	clz	r3, r3
 8000ef6:	461a      	mov	r2, r3
 8000ef8:	4b8c      	ldr	r3, [pc, #560]	; (800112c <HAL_RCC_OscConfig+0x938>)
 8000efa:	4413      	add	r3, r2
 8000efc:	009b      	lsls	r3, r3, #2
 8000efe:	461a      	mov	r2, r3
 8000f00:	2300      	movs	r3, #0
 8000f02:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f04:	f7ff f9ba 	bl	800027c <HAL_GetTick>
 8000f08:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f0c:	e009      	b.n	8000f22 <HAL_RCC_OscConfig+0x72e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f0e:	f7ff f9b5 	bl	800027c <HAL_GetTick>
 8000f12:	4602      	mov	r2, r0
 8000f14:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000f18:	1ad3      	subs	r3, r2, r3
 8000f1a:	2b02      	cmp	r3, #2
 8000f1c:	d901      	bls.n	8000f22 <HAL_RCC_OscConfig+0x72e>
        {
          return HAL_TIMEOUT;
 8000f1e:	2303      	movs	r3, #3
 8000f20:	e34f      	b.n	80015c2 <HAL_RCC_OscConfig+0xdce>
 8000f22:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000f26:	2202      	movs	r2, #2
 8000f28:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f2a:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	fa93 f2a3 	rbit	r2, r3
 8000f34:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8000f38:	601a      	str	r2, [r3, #0]
 8000f3a:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000f3e:	2202      	movs	r2, #2
 8000f40:	601a      	str	r2, [r3, #0]
 8000f42:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	fa93 f2a3 	rbit	r2, r3
 8000f4c:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8000f50:	601a      	str	r2, [r3, #0]
 8000f52:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000f56:	2202      	movs	r2, #2
 8000f58:	601a      	str	r2, [r3, #0]
 8000f5a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	fa93 f2a3 	rbit	r2, r3
 8000f64:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8000f68:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f6a:	4b6f      	ldr	r3, [pc, #444]	; (8001128 <HAL_RCC_OscConfig+0x934>)
 8000f6c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f6e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000f72:	2102      	movs	r1, #2
 8000f74:	6019      	str	r1, [r3, #0]
 8000f76:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	fa93 f1a3 	rbit	r1, r3
 8000f80:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000f84:	6019      	str	r1, [r3, #0]
  return(result);
 8000f86:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	fab3 f383 	clz	r3, r3
 8000f90:	b25b      	sxtb	r3, r3
 8000f92:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000f96:	b25b      	sxtb	r3, r3
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	f003 031f 	and.w	r3, r3, #31
 8000f9e:	2101      	movs	r1, #1
 8000fa0:	fa01 f303 	lsl.w	r3, r1, r3
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d1b1      	bne.n	8000f0e <HAL_RCC_OscConfig+0x71a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000faa:	1d3b      	adds	r3, r7, #4
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f003 0304 	and.w	r3, r3, #4
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	f000 8159 	beq.w	800126c <HAL_RCC_OscConfig+0xa78>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000fc0:	4b59      	ldr	r3, [pc, #356]	; (8001128 <HAL_RCC_OscConfig+0x934>)
 8000fc2:	69db      	ldr	r3, [r3, #28]
 8000fc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d112      	bne.n	8000ff2 <HAL_RCC_OscConfig+0x7fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000fcc:	4b56      	ldr	r3, [pc, #344]	; (8001128 <HAL_RCC_OscConfig+0x934>)
 8000fce:	69db      	ldr	r3, [r3, #28]
 8000fd0:	4a55      	ldr	r2, [pc, #340]	; (8001128 <HAL_RCC_OscConfig+0x934>)
 8000fd2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fd6:	61d3      	str	r3, [r2, #28]
 8000fd8:	4b53      	ldr	r3, [pc, #332]	; (8001128 <HAL_RCC_OscConfig+0x934>)
 8000fda:	69db      	ldr	r3, [r3, #28]
 8000fdc:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8000fe0:	f107 030c 	add.w	r3, r7, #12
 8000fe4:	601a      	str	r2, [r3, #0]
 8000fe6:	f107 030c 	add.w	r3, r7, #12
 8000fea:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8000fec:	2301      	movs	r3, #1
 8000fee:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ff2:	4b4f      	ldr	r3, [pc, #316]	; (8001130 <HAL_RCC_OscConfig+0x93c>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d11a      	bne.n	8001034 <HAL_RCC_OscConfig+0x840>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ffe:	4b4c      	ldr	r3, [pc, #304]	; (8001130 <HAL_RCC_OscConfig+0x93c>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4a4b      	ldr	r2, [pc, #300]	; (8001130 <HAL_RCC_OscConfig+0x93c>)
 8001004:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001008:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800100a:	f7ff f937 	bl	800027c <HAL_GetTick>
 800100e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001012:	e009      	b.n	8001028 <HAL_RCC_OscConfig+0x834>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001014:	f7ff f932 	bl	800027c <HAL_GetTick>
 8001018:	4602      	mov	r2, r0
 800101a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800101e:	1ad3      	subs	r3, r2, r3
 8001020:	2b64      	cmp	r3, #100	; 0x64
 8001022:	d901      	bls.n	8001028 <HAL_RCC_OscConfig+0x834>
        {
          return HAL_TIMEOUT;
 8001024:	2303      	movs	r3, #3
 8001026:	e2cc      	b.n	80015c2 <HAL_RCC_OscConfig+0xdce>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001028:	4b41      	ldr	r3, [pc, #260]	; (8001130 <HAL_RCC_OscConfig+0x93c>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001030:	2b00      	cmp	r3, #0
 8001032:	d0ef      	beq.n	8001014 <HAL_RCC_OscConfig+0x820>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001034:	1d3b      	adds	r3, r7, #4
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	68db      	ldr	r3, [r3, #12]
 800103a:	2b01      	cmp	r3, #1
 800103c:	d106      	bne.n	800104c <HAL_RCC_OscConfig+0x858>
 800103e:	4b3a      	ldr	r3, [pc, #232]	; (8001128 <HAL_RCC_OscConfig+0x934>)
 8001040:	6a1b      	ldr	r3, [r3, #32]
 8001042:	4a39      	ldr	r2, [pc, #228]	; (8001128 <HAL_RCC_OscConfig+0x934>)
 8001044:	f043 0301 	orr.w	r3, r3, #1
 8001048:	6213      	str	r3, [r2, #32]
 800104a:	e02f      	b.n	80010ac <HAL_RCC_OscConfig+0x8b8>
 800104c:	1d3b      	adds	r3, r7, #4
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	68db      	ldr	r3, [r3, #12]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d10c      	bne.n	8001070 <HAL_RCC_OscConfig+0x87c>
 8001056:	4b34      	ldr	r3, [pc, #208]	; (8001128 <HAL_RCC_OscConfig+0x934>)
 8001058:	6a1b      	ldr	r3, [r3, #32]
 800105a:	4a33      	ldr	r2, [pc, #204]	; (8001128 <HAL_RCC_OscConfig+0x934>)
 800105c:	f023 0301 	bic.w	r3, r3, #1
 8001060:	6213      	str	r3, [r2, #32]
 8001062:	4b31      	ldr	r3, [pc, #196]	; (8001128 <HAL_RCC_OscConfig+0x934>)
 8001064:	6a1b      	ldr	r3, [r3, #32]
 8001066:	4a30      	ldr	r2, [pc, #192]	; (8001128 <HAL_RCC_OscConfig+0x934>)
 8001068:	f023 0304 	bic.w	r3, r3, #4
 800106c:	6213      	str	r3, [r2, #32]
 800106e:	e01d      	b.n	80010ac <HAL_RCC_OscConfig+0x8b8>
 8001070:	1d3b      	adds	r3, r7, #4
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	68db      	ldr	r3, [r3, #12]
 8001076:	2b05      	cmp	r3, #5
 8001078:	d10c      	bne.n	8001094 <HAL_RCC_OscConfig+0x8a0>
 800107a:	4b2b      	ldr	r3, [pc, #172]	; (8001128 <HAL_RCC_OscConfig+0x934>)
 800107c:	6a1b      	ldr	r3, [r3, #32]
 800107e:	4a2a      	ldr	r2, [pc, #168]	; (8001128 <HAL_RCC_OscConfig+0x934>)
 8001080:	f043 0304 	orr.w	r3, r3, #4
 8001084:	6213      	str	r3, [r2, #32]
 8001086:	4b28      	ldr	r3, [pc, #160]	; (8001128 <HAL_RCC_OscConfig+0x934>)
 8001088:	6a1b      	ldr	r3, [r3, #32]
 800108a:	4a27      	ldr	r2, [pc, #156]	; (8001128 <HAL_RCC_OscConfig+0x934>)
 800108c:	f043 0301 	orr.w	r3, r3, #1
 8001090:	6213      	str	r3, [r2, #32]
 8001092:	e00b      	b.n	80010ac <HAL_RCC_OscConfig+0x8b8>
 8001094:	4b24      	ldr	r3, [pc, #144]	; (8001128 <HAL_RCC_OscConfig+0x934>)
 8001096:	6a1b      	ldr	r3, [r3, #32]
 8001098:	4a23      	ldr	r2, [pc, #140]	; (8001128 <HAL_RCC_OscConfig+0x934>)
 800109a:	f023 0301 	bic.w	r3, r3, #1
 800109e:	6213      	str	r3, [r2, #32]
 80010a0:	4b21      	ldr	r3, [pc, #132]	; (8001128 <HAL_RCC_OscConfig+0x934>)
 80010a2:	6a1b      	ldr	r3, [r3, #32]
 80010a4:	4a20      	ldr	r2, [pc, #128]	; (8001128 <HAL_RCC_OscConfig+0x934>)
 80010a6:	f023 0304 	bic.w	r3, r3, #4
 80010aa:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010ac:	1d3b      	adds	r3, r7, #4
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	68db      	ldr	r3, [r3, #12]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d06b      	beq.n	800118e <HAL_RCC_OscConfig+0x99a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010b6:	f7ff f8e1 	bl	800027c <HAL_GetTick>
 80010ba:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010be:	e00b      	b.n	80010d8 <HAL_RCC_OscConfig+0x8e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010c0:	f7ff f8dc 	bl	800027c <HAL_GetTick>
 80010c4:	4602      	mov	r2, r0
 80010c6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80010ca:	1ad3      	subs	r3, r2, r3
 80010cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80010d0:	4293      	cmp	r3, r2
 80010d2:	d901      	bls.n	80010d8 <HAL_RCC_OscConfig+0x8e4>
        {
          return HAL_TIMEOUT;
 80010d4:	2303      	movs	r3, #3
 80010d6:	e274      	b.n	80015c2 <HAL_RCC_OscConfig+0xdce>
 80010d8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80010dc:	2202      	movs	r2, #2
 80010de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010e0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	fa93 f2a3 	rbit	r2, r3
 80010ea:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80010ee:	601a      	str	r2, [r3, #0]
 80010f0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80010f4:	2202      	movs	r2, #2
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	fa93 f2a3 	rbit	r2, r3
 8001102:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001106:	601a      	str	r2, [r3, #0]
  return(result);
 8001108:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800110c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800110e:	fab3 f383 	clz	r3, r3
 8001112:	b2db      	uxtb	r3, r3
 8001114:	095b      	lsrs	r3, r3, #5
 8001116:	b2db      	uxtb	r3, r3
 8001118:	f043 0302 	orr.w	r3, r3, #2
 800111c:	b2db      	uxtb	r3, r3
 800111e:	2b02      	cmp	r3, #2
 8001120:	d108      	bne.n	8001134 <HAL_RCC_OscConfig+0x940>
 8001122:	4b01      	ldr	r3, [pc, #4]	; (8001128 <HAL_RCC_OscConfig+0x934>)
 8001124:	6a1b      	ldr	r3, [r3, #32]
 8001126:	e013      	b.n	8001150 <HAL_RCC_OscConfig+0x95c>
 8001128:	40021000 	.word	0x40021000
 800112c:	10908120 	.word	0x10908120
 8001130:	40007000 	.word	0x40007000
 8001134:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001138:	2202      	movs	r2, #2
 800113a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800113c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	fa93 f2a3 	rbit	r2, r3
 8001146:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800114a:	601a      	str	r2, [r3, #0]
 800114c:	4bbb      	ldr	r3, [pc, #748]	; (800143c <HAL_RCC_OscConfig+0xc48>)
 800114e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001150:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001154:	2102      	movs	r1, #2
 8001156:	6011      	str	r1, [r2, #0]
 8001158:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 800115c:	6812      	ldr	r2, [r2, #0]
 800115e:	fa92 f1a2 	rbit	r1, r2
 8001162:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001166:	6011      	str	r1, [r2, #0]
  return(result);
 8001168:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800116c:	6812      	ldr	r2, [r2, #0]
 800116e:	fab2 f282 	clz	r2, r2
 8001172:	b252      	sxtb	r2, r2
 8001174:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001178:	b252      	sxtb	r2, r2
 800117a:	b2d2      	uxtb	r2, r2
 800117c:	f002 021f 	and.w	r2, r2, #31
 8001180:	2101      	movs	r1, #1
 8001182:	fa01 f202 	lsl.w	r2, r1, r2
 8001186:	4013      	ands	r3, r2
 8001188:	2b00      	cmp	r3, #0
 800118a:	d099      	beq.n	80010c0 <HAL_RCC_OscConfig+0x8cc>
 800118c:	e064      	b.n	8001258 <HAL_RCC_OscConfig+0xa64>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800118e:	f7ff f875 	bl	800027c <HAL_GetTick>
 8001192:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001196:	e00b      	b.n	80011b0 <HAL_RCC_OscConfig+0x9bc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001198:	f7ff f870 	bl	800027c <HAL_GetTick>
 800119c:	4602      	mov	r2, r0
 800119e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80011a2:	1ad3      	subs	r3, r2, r3
 80011a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d901      	bls.n	80011b0 <HAL_RCC_OscConfig+0x9bc>
        {
          return HAL_TIMEOUT;
 80011ac:	2303      	movs	r3, #3
 80011ae:	e208      	b.n	80015c2 <HAL_RCC_OscConfig+0xdce>
 80011b0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80011b4:	2202      	movs	r2, #2
 80011b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011b8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	fa93 f2a3 	rbit	r2, r3
 80011c2:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80011cc:	2202      	movs	r2, #2
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	fa93 f2a3 	rbit	r2, r3
 80011da:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80011de:	601a      	str	r2, [r3, #0]
  return(result);
 80011e0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80011e4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011e6:	fab3 f383 	clz	r3, r3
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	095b      	lsrs	r3, r3, #5
 80011ee:	b2db      	uxtb	r3, r3
 80011f0:	f043 0302 	orr.w	r3, r3, #2
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	2b02      	cmp	r3, #2
 80011f8:	d102      	bne.n	8001200 <HAL_RCC_OscConfig+0xa0c>
 80011fa:	4b90      	ldr	r3, [pc, #576]	; (800143c <HAL_RCC_OscConfig+0xc48>)
 80011fc:	6a1b      	ldr	r3, [r3, #32]
 80011fe:	e00d      	b.n	800121c <HAL_RCC_OscConfig+0xa28>
 8001200:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001204:	2202      	movs	r2, #2
 8001206:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001208:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	fa93 f2a3 	rbit	r2, r3
 8001212:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001216:	601a      	str	r2, [r3, #0]
 8001218:	4b88      	ldr	r3, [pc, #544]	; (800143c <HAL_RCC_OscConfig+0xc48>)
 800121a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800121c:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001220:	2102      	movs	r1, #2
 8001222:	6011      	str	r1, [r2, #0]
 8001224:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001228:	6812      	ldr	r2, [r2, #0]
 800122a:	fa92 f1a2 	rbit	r1, r2
 800122e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001232:	6011      	str	r1, [r2, #0]
  return(result);
 8001234:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001238:	6812      	ldr	r2, [r2, #0]
 800123a:	fab2 f282 	clz	r2, r2
 800123e:	b252      	sxtb	r2, r2
 8001240:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001244:	b252      	sxtb	r2, r2
 8001246:	b2d2      	uxtb	r2, r2
 8001248:	f002 021f 	and.w	r2, r2, #31
 800124c:	2101      	movs	r1, #1
 800124e:	fa01 f202 	lsl.w	r2, r1, r2
 8001252:	4013      	ands	r3, r2
 8001254:	2b00      	cmp	r3, #0
 8001256:	d19f      	bne.n	8001198 <HAL_RCC_OscConfig+0x9a4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001258:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 800125c:	2b01      	cmp	r3, #1
 800125e:	d105      	bne.n	800126c <HAL_RCC_OscConfig+0xa78>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001260:	4b76      	ldr	r3, [pc, #472]	; (800143c <HAL_RCC_OscConfig+0xc48>)
 8001262:	69db      	ldr	r3, [r3, #28]
 8001264:	4a75      	ldr	r2, [pc, #468]	; (800143c <HAL_RCC_OscConfig+0xc48>)
 8001266:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800126a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800126c:	1d3b      	adds	r3, r7, #4
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	69db      	ldr	r3, [r3, #28]
 8001272:	2b00      	cmp	r3, #0
 8001274:	f000 81a4 	beq.w	80015c0 <HAL_RCC_OscConfig+0xdcc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001278:	4b70      	ldr	r3, [pc, #448]	; (800143c <HAL_RCC_OscConfig+0xc48>)
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	f003 030c 	and.w	r3, r3, #12
 8001280:	2b08      	cmp	r3, #8
 8001282:	f000 819b 	beq.w	80015bc <HAL_RCC_OscConfig+0xdc8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001286:	1d3b      	adds	r3, r7, #4
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	69db      	ldr	r3, [r3, #28]
 800128c:	2b02      	cmp	r3, #2
 800128e:	f040 8113 	bne.w	80014b8 <HAL_RCC_OscConfig+0xcc4>
 8001292:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001296:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800129a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800129c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	fa93 f2a3 	rbit	r2, r3
 80012a6:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80012aa:	601a      	str	r2, [r3, #0]
  return(result);
 80012ac:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80012b0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012b2:	fab3 f383 	clz	r3, r3
 80012b6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80012ba:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	461a      	mov	r2, r3
 80012c2:	2300      	movs	r3, #0
 80012c4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012c6:	f7fe ffd9 	bl	800027c <HAL_GetTick>
 80012ca:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012ce:	e009      	b.n	80012e4 <HAL_RCC_OscConfig+0xaf0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012d0:	f7fe ffd4 	bl	800027c <HAL_GetTick>
 80012d4:	4602      	mov	r2, r0
 80012d6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80012da:	1ad3      	subs	r3, r2, r3
 80012dc:	2b02      	cmp	r3, #2
 80012de:	d901      	bls.n	80012e4 <HAL_RCC_OscConfig+0xaf0>
          {
            return HAL_TIMEOUT;
 80012e0:	2303      	movs	r3, #3
 80012e2:	e16e      	b.n	80015c2 <HAL_RCC_OscConfig+0xdce>
 80012e4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80012e8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80012ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012ee:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	fa93 f2a3 	rbit	r2, r3
 80012f8:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80012fc:	601a      	str	r2, [r3, #0]
  return(result);
 80012fe:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001302:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001304:	fab3 f383 	clz	r3, r3
 8001308:	b2db      	uxtb	r3, r3
 800130a:	095b      	lsrs	r3, r3, #5
 800130c:	b2db      	uxtb	r3, r3
 800130e:	f043 0301 	orr.w	r3, r3, #1
 8001312:	b2db      	uxtb	r3, r3
 8001314:	2b01      	cmp	r3, #1
 8001316:	d102      	bne.n	800131e <HAL_RCC_OscConfig+0xb2a>
 8001318:	4b48      	ldr	r3, [pc, #288]	; (800143c <HAL_RCC_OscConfig+0xc48>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	e01b      	b.n	8001356 <HAL_RCC_OscConfig+0xb62>
 800131e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001322:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001326:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001328:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	fa93 f2a3 	rbit	r2, r3
 8001332:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800133c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001340:	601a      	str	r2, [r3, #0]
 8001342:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	fa93 f2a3 	rbit	r2, r3
 800134c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001350:	601a      	str	r2, [r3, #0]
 8001352:	4b3a      	ldr	r3, [pc, #232]	; (800143c <HAL_RCC_OscConfig+0xc48>)
 8001354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001356:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800135a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800135e:	6011      	str	r1, [r2, #0]
 8001360:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001364:	6812      	ldr	r2, [r2, #0]
 8001366:	fa92 f1a2 	rbit	r1, r2
 800136a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800136e:	6011      	str	r1, [r2, #0]
  return(result);
 8001370:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001374:	6812      	ldr	r2, [r2, #0]
 8001376:	fab2 f282 	clz	r2, r2
 800137a:	b252      	sxtb	r2, r2
 800137c:	f042 0220 	orr.w	r2, r2, #32
 8001380:	b252      	sxtb	r2, r2
 8001382:	b2d2      	uxtb	r2, r2
 8001384:	f002 021f 	and.w	r2, r2, #31
 8001388:	2101      	movs	r1, #1
 800138a:	fa01 f202 	lsl.w	r2, r1, r2
 800138e:	4013      	ands	r3, r2
 8001390:	2b00      	cmp	r3, #0
 8001392:	d19d      	bne.n	80012d0 <HAL_RCC_OscConfig+0xadc>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001394:	4b29      	ldr	r3, [pc, #164]	; (800143c <HAL_RCC_OscConfig+0xc48>)
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800139c:	1d3b      	adds	r3, r7, #4
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80013a2:	1d3b      	adds	r3, r7, #4
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	6a1b      	ldr	r3, [r3, #32]
 80013a8:	430b      	orrs	r3, r1
 80013aa:	4924      	ldr	r1, [pc, #144]	; (800143c <HAL_RCC_OscConfig+0xc48>)
 80013ac:	4313      	orrs	r3, r2
 80013ae:	604b      	str	r3, [r1, #4]
 80013b0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80013b4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80013b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013ba:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	fa93 f2a3 	rbit	r2, r3
 80013c4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80013c8:	601a      	str	r2, [r3, #0]
  return(result);
 80013ca:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80013ce:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80013d0:	fab3 f383 	clz	r3, r3
 80013d4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80013d8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80013dc:	009b      	lsls	r3, r3, #2
 80013de:	461a      	mov	r2, r3
 80013e0:	2301      	movs	r3, #1
 80013e2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013e4:	f7fe ff4a 	bl	800027c <HAL_GetTick>
 80013e8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013ec:	e009      	b.n	8001402 <HAL_RCC_OscConfig+0xc0e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013ee:	f7fe ff45 	bl	800027c <HAL_GetTick>
 80013f2:	4602      	mov	r2, r0
 80013f4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80013f8:	1ad3      	subs	r3, r2, r3
 80013fa:	2b02      	cmp	r3, #2
 80013fc:	d901      	bls.n	8001402 <HAL_RCC_OscConfig+0xc0e>
          {
            return HAL_TIMEOUT;
 80013fe:	2303      	movs	r3, #3
 8001400:	e0df      	b.n	80015c2 <HAL_RCC_OscConfig+0xdce>
 8001402:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001406:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800140a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800140c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	fa93 f2a3 	rbit	r2, r3
 8001416:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800141a:	601a      	str	r2, [r3, #0]
  return(result);
 800141c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001420:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001422:	fab3 f383 	clz	r3, r3
 8001426:	b2db      	uxtb	r3, r3
 8001428:	095b      	lsrs	r3, r3, #5
 800142a:	b2db      	uxtb	r3, r3
 800142c:	f043 0301 	orr.w	r3, r3, #1
 8001430:	b2db      	uxtb	r3, r3
 8001432:	2b01      	cmp	r3, #1
 8001434:	d104      	bne.n	8001440 <HAL_RCC_OscConfig+0xc4c>
 8001436:	4b01      	ldr	r3, [pc, #4]	; (800143c <HAL_RCC_OscConfig+0xc48>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	e01d      	b.n	8001478 <HAL_RCC_OscConfig+0xc84>
 800143c:	40021000 	.word	0x40021000
 8001440:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001444:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001448:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800144a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	fa93 f2a3 	rbit	r2, r3
 8001454:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001458:	601a      	str	r2, [r3, #0]
 800145a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800145e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	fa93 f2a3 	rbit	r2, r3
 800146e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001472:	601a      	str	r2, [r3, #0]
 8001474:	4b55      	ldr	r3, [pc, #340]	; (80015cc <HAL_RCC_OscConfig+0xdd8>)
 8001476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001478:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800147c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001480:	6011      	str	r1, [r2, #0]
 8001482:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001486:	6812      	ldr	r2, [r2, #0]
 8001488:	fa92 f1a2 	rbit	r1, r2
 800148c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001490:	6011      	str	r1, [r2, #0]
  return(result);
 8001492:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001496:	6812      	ldr	r2, [r2, #0]
 8001498:	fab2 f282 	clz	r2, r2
 800149c:	b252      	sxtb	r2, r2
 800149e:	f042 0220 	orr.w	r2, r2, #32
 80014a2:	b252      	sxtb	r2, r2
 80014a4:	b2d2      	uxtb	r2, r2
 80014a6:	f002 021f 	and.w	r2, r2, #31
 80014aa:	2101      	movs	r1, #1
 80014ac:	fa01 f202 	lsl.w	r2, r1, r2
 80014b0:	4013      	ands	r3, r2
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d09b      	beq.n	80013ee <HAL_RCC_OscConfig+0xbfa>
 80014b6:	e083      	b.n	80015c0 <HAL_RCC_OscConfig+0xdcc>
 80014b8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80014bc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80014c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014c2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	fa93 f2a3 	rbit	r2, r3
 80014cc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014d0:	601a      	str	r2, [r3, #0]
  return(result);
 80014d2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014d6:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014d8:	fab3 f383 	clz	r3, r3
 80014dc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80014e0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80014e4:	009b      	lsls	r3, r3, #2
 80014e6:	461a      	mov	r2, r3
 80014e8:	2300      	movs	r3, #0
 80014ea:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014ec:	f7fe fec6 	bl	800027c <HAL_GetTick>
 80014f0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014f4:	e009      	b.n	800150a <HAL_RCC_OscConfig+0xd16>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014f6:	f7fe fec1 	bl	800027c <HAL_GetTick>
 80014fa:	4602      	mov	r2, r0
 80014fc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	2b02      	cmp	r3, #2
 8001504:	d901      	bls.n	800150a <HAL_RCC_OscConfig+0xd16>
          {
            return HAL_TIMEOUT;
 8001506:	2303      	movs	r3, #3
 8001508:	e05b      	b.n	80015c2 <HAL_RCC_OscConfig+0xdce>
 800150a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800150e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001512:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001514:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	fa93 f2a3 	rbit	r2, r3
 800151e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001522:	601a      	str	r2, [r3, #0]
  return(result);
 8001524:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001528:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800152a:	fab3 f383 	clz	r3, r3
 800152e:	b2db      	uxtb	r3, r3
 8001530:	095b      	lsrs	r3, r3, #5
 8001532:	b2db      	uxtb	r3, r3
 8001534:	f043 0301 	orr.w	r3, r3, #1
 8001538:	b2db      	uxtb	r3, r3
 800153a:	2b01      	cmp	r3, #1
 800153c:	d102      	bne.n	8001544 <HAL_RCC_OscConfig+0xd50>
 800153e:	4b23      	ldr	r3, [pc, #140]	; (80015cc <HAL_RCC_OscConfig+0xdd8>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	e01b      	b.n	800157c <HAL_RCC_OscConfig+0xd88>
 8001544:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001548:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800154c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800154e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	fa93 f2a3 	rbit	r2, r3
 8001558:	f107 0320 	add.w	r3, r7, #32
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	f107 031c 	add.w	r3, r7, #28
 8001562:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	f107 031c 	add.w	r3, r7, #28
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	fa93 f2a3 	rbit	r2, r3
 8001572:	f107 0318 	add.w	r3, r7, #24
 8001576:	601a      	str	r2, [r3, #0]
 8001578:	4b14      	ldr	r3, [pc, #80]	; (80015cc <HAL_RCC_OscConfig+0xdd8>)
 800157a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800157c:	f107 0214 	add.w	r2, r7, #20
 8001580:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001584:	6011      	str	r1, [r2, #0]
 8001586:	f107 0214 	add.w	r2, r7, #20
 800158a:	6812      	ldr	r2, [r2, #0]
 800158c:	fa92 f1a2 	rbit	r1, r2
 8001590:	f107 0210 	add.w	r2, r7, #16
 8001594:	6011      	str	r1, [r2, #0]
  return(result);
 8001596:	f107 0210 	add.w	r2, r7, #16
 800159a:	6812      	ldr	r2, [r2, #0]
 800159c:	fab2 f282 	clz	r2, r2
 80015a0:	b252      	sxtb	r2, r2
 80015a2:	f042 0220 	orr.w	r2, r2, #32
 80015a6:	b252      	sxtb	r2, r2
 80015a8:	b2d2      	uxtb	r2, r2
 80015aa:	f002 021f 	and.w	r2, r2, #31
 80015ae:	2101      	movs	r1, #1
 80015b0:	fa01 f202 	lsl.w	r2, r1, r2
 80015b4:	4013      	ands	r3, r2
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d19d      	bne.n	80014f6 <HAL_RCC_OscConfig+0xd02>
 80015ba:	e001      	b.n	80015c0 <HAL_RCC_OscConfig+0xdcc>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80015bc:	2301      	movs	r3, #1
 80015be:	e000      	b.n	80015c2 <HAL_RCC_OscConfig+0xdce>
    }
  }
  
  return HAL_OK;
 80015c0:	2300      	movs	r3, #0
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	40021000 	.word	0x40021000

080015d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b09e      	sub	sp, #120	; 0x78
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80015da:	2300      	movs	r3, #0
 80015dc:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d101      	bne.n	80015e8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80015e4:	2301      	movs	r3, #1
 80015e6:	e164      	b.n	80018b2 <HAL_RCC_ClockConfig+0x2e2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80015e8:	4b92      	ldr	r3, [pc, #584]	; (8001834 <HAL_RCC_ClockConfig+0x264>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f003 0307 	and.w	r3, r3, #7
 80015f0:	683a      	ldr	r2, [r7, #0]
 80015f2:	429a      	cmp	r2, r3
 80015f4:	d910      	bls.n	8001618 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015f6:	4b8f      	ldr	r3, [pc, #572]	; (8001834 <HAL_RCC_ClockConfig+0x264>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f023 0207 	bic.w	r2, r3, #7
 80015fe:	498d      	ldr	r1, [pc, #564]	; (8001834 <HAL_RCC_ClockConfig+0x264>)
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	4313      	orrs	r3, r2
 8001604:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001606:	4b8b      	ldr	r3, [pc, #556]	; (8001834 <HAL_RCC_ClockConfig+0x264>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f003 0307 	and.w	r3, r3, #7
 800160e:	683a      	ldr	r2, [r7, #0]
 8001610:	429a      	cmp	r2, r3
 8001612:	d001      	beq.n	8001618 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001614:	2301      	movs	r3, #1
 8001616:	e14c      	b.n	80018b2 <HAL_RCC_ClockConfig+0x2e2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f003 0302 	and.w	r3, r3, #2
 8001620:	2b00      	cmp	r3, #0
 8001622:	d008      	beq.n	8001636 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001624:	4b84      	ldr	r3, [pc, #528]	; (8001838 <HAL_RCC_ClockConfig+0x268>)
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	689b      	ldr	r3, [r3, #8]
 8001630:	4981      	ldr	r1, [pc, #516]	; (8001838 <HAL_RCC_ClockConfig+0x268>)
 8001632:	4313      	orrs	r3, r2
 8001634:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f003 0301 	and.w	r3, r3, #1
 800163e:	2b00      	cmp	r3, #0
 8001640:	f000 80df 	beq.w	8001802 <HAL_RCC_ClockConfig+0x232>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	2b01      	cmp	r3, #1
 800164a:	d13d      	bne.n	80016c8 <HAL_RCC_ClockConfig+0xf8>
 800164c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001650:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001652:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001654:	fa93 f3a3 	rbit	r3, r3
 8001658:	66fb      	str	r3, [r7, #108]	; 0x6c
  return(result);
 800165a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800165c:	fab3 f383 	clz	r3, r3
 8001660:	b2db      	uxtb	r3, r3
 8001662:	095b      	lsrs	r3, r3, #5
 8001664:	b2db      	uxtb	r3, r3
 8001666:	f043 0301 	orr.w	r3, r3, #1
 800166a:	b2db      	uxtb	r3, r3
 800166c:	2b01      	cmp	r3, #1
 800166e:	d102      	bne.n	8001676 <HAL_RCC_ClockConfig+0xa6>
 8001670:	4b71      	ldr	r3, [pc, #452]	; (8001838 <HAL_RCC_ClockConfig+0x268>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	e00f      	b.n	8001696 <HAL_RCC_ClockConfig+0xc6>
 8001676:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800167a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800167c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800167e:	fa93 f3a3 	rbit	r3, r3
 8001682:	667b      	str	r3, [r7, #100]	; 0x64
 8001684:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001688:	663b      	str	r3, [r7, #96]	; 0x60
 800168a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800168c:	fa93 f3a3 	rbit	r3, r3
 8001690:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001692:	4b69      	ldr	r3, [pc, #420]	; (8001838 <HAL_RCC_ClockConfig+0x268>)
 8001694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001696:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800169a:	65ba      	str	r2, [r7, #88]	; 0x58
 800169c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800169e:	fa92 f2a2 	rbit	r2, r2
 80016a2:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 80016a4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80016a6:	fab2 f282 	clz	r2, r2
 80016aa:	b252      	sxtb	r2, r2
 80016ac:	f042 0220 	orr.w	r2, r2, #32
 80016b0:	b252      	sxtb	r2, r2
 80016b2:	b2d2      	uxtb	r2, r2
 80016b4:	f002 021f 	and.w	r2, r2, #31
 80016b8:	2101      	movs	r1, #1
 80016ba:	fa01 f202 	lsl.w	r2, r1, r2
 80016be:	4013      	ands	r3, r2
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d17d      	bne.n	80017c0 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 80016c4:	2301      	movs	r3, #1
 80016c6:	e0f4      	b.n	80018b2 <HAL_RCC_ClockConfig+0x2e2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	2b02      	cmp	r3, #2
 80016ce:	d13d      	bne.n	800174c <HAL_RCC_ClockConfig+0x17c>
 80016d0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80016d4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80016d8:	fa93 f3a3 	rbit	r3, r3
 80016dc:	64fb      	str	r3, [r7, #76]	; 0x4c
  return(result);
 80016de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016e0:	fab3 f383 	clz	r3, r3
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	095b      	lsrs	r3, r3, #5
 80016e8:	b2db      	uxtb	r3, r3
 80016ea:	f043 0301 	orr.w	r3, r3, #1
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d102      	bne.n	80016fa <HAL_RCC_ClockConfig+0x12a>
 80016f4:	4b50      	ldr	r3, [pc, #320]	; (8001838 <HAL_RCC_ClockConfig+0x268>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	e00f      	b.n	800171a <HAL_RCC_ClockConfig+0x14a>
 80016fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80016fe:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001700:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001702:	fa93 f3a3 	rbit	r3, r3
 8001706:	647b      	str	r3, [r7, #68]	; 0x44
 8001708:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800170c:	643b      	str	r3, [r7, #64]	; 0x40
 800170e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001710:	fa93 f3a3 	rbit	r3, r3
 8001714:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001716:	4b48      	ldr	r3, [pc, #288]	; (8001838 <HAL_RCC_ClockConfig+0x268>)
 8001718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800171a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800171e:	63ba      	str	r2, [r7, #56]	; 0x38
 8001720:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001722:	fa92 f2a2 	rbit	r2, r2
 8001726:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 8001728:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800172a:	fab2 f282 	clz	r2, r2
 800172e:	b252      	sxtb	r2, r2
 8001730:	f042 0220 	orr.w	r2, r2, #32
 8001734:	b252      	sxtb	r2, r2
 8001736:	b2d2      	uxtb	r2, r2
 8001738:	f002 021f 	and.w	r2, r2, #31
 800173c:	2101      	movs	r1, #1
 800173e:	fa01 f202 	lsl.w	r2, r1, r2
 8001742:	4013      	ands	r3, r2
 8001744:	2b00      	cmp	r3, #0
 8001746:	d13b      	bne.n	80017c0 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8001748:	2301      	movs	r3, #1
 800174a:	e0b2      	b.n	80018b2 <HAL_RCC_ClockConfig+0x2e2>
 800174c:	2302      	movs	r3, #2
 800174e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001750:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001752:	fa93 f3a3 	rbit	r3, r3
 8001756:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8001758:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800175a:	fab3 f383 	clz	r3, r3
 800175e:	b2db      	uxtb	r3, r3
 8001760:	095b      	lsrs	r3, r3, #5
 8001762:	b2db      	uxtb	r3, r3
 8001764:	f043 0301 	orr.w	r3, r3, #1
 8001768:	b2db      	uxtb	r3, r3
 800176a:	2b01      	cmp	r3, #1
 800176c:	d102      	bne.n	8001774 <HAL_RCC_ClockConfig+0x1a4>
 800176e:	4b32      	ldr	r3, [pc, #200]	; (8001838 <HAL_RCC_ClockConfig+0x268>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	e00d      	b.n	8001790 <HAL_RCC_ClockConfig+0x1c0>
 8001774:	2302      	movs	r3, #2
 8001776:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800177a:	fa93 f3a3 	rbit	r3, r3
 800177e:	627b      	str	r3, [r7, #36]	; 0x24
 8001780:	2302      	movs	r3, #2
 8001782:	623b      	str	r3, [r7, #32]
 8001784:	6a3b      	ldr	r3, [r7, #32]
 8001786:	fa93 f3a3 	rbit	r3, r3
 800178a:	61fb      	str	r3, [r7, #28]
 800178c:	4b2a      	ldr	r3, [pc, #168]	; (8001838 <HAL_RCC_ClockConfig+0x268>)
 800178e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001790:	2202      	movs	r2, #2
 8001792:	61ba      	str	r2, [r7, #24]
 8001794:	69ba      	ldr	r2, [r7, #24]
 8001796:	fa92 f2a2 	rbit	r2, r2
 800179a:	617a      	str	r2, [r7, #20]
  return(result);
 800179c:	697a      	ldr	r2, [r7, #20]
 800179e:	fab2 f282 	clz	r2, r2
 80017a2:	b252      	sxtb	r2, r2
 80017a4:	f042 0220 	orr.w	r2, r2, #32
 80017a8:	b252      	sxtb	r2, r2
 80017aa:	b2d2      	uxtb	r2, r2
 80017ac:	f002 021f 	and.w	r2, r2, #31
 80017b0:	2101      	movs	r1, #1
 80017b2:	fa01 f202 	lsl.w	r2, r1, r2
 80017b6:	4013      	ands	r3, r2
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d101      	bne.n	80017c0 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 80017bc:	2301      	movs	r3, #1
 80017be:	e078      	b.n	80018b2 <HAL_RCC_ClockConfig+0x2e2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017c0:	4b1d      	ldr	r3, [pc, #116]	; (8001838 <HAL_RCC_ClockConfig+0x268>)
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	f023 0203 	bic.w	r2, r3, #3
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	491a      	ldr	r1, [pc, #104]	; (8001838 <HAL_RCC_ClockConfig+0x268>)
 80017ce:	4313      	orrs	r3, r2
 80017d0:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017d2:	f7fe fd53 	bl	800027c <HAL_GetTick>
 80017d6:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017d8:	e00a      	b.n	80017f0 <HAL_RCC_ClockConfig+0x220>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017da:	f7fe fd4f 	bl	800027c <HAL_GetTick>
 80017de:	4602      	mov	r2, r0
 80017e0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80017e2:	1ad3      	subs	r3, r2, r3
 80017e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80017e8:	4293      	cmp	r3, r2
 80017ea:	d901      	bls.n	80017f0 <HAL_RCC_ClockConfig+0x220>
      {
        return HAL_TIMEOUT;
 80017ec:	2303      	movs	r3, #3
 80017ee:	e060      	b.n	80018b2 <HAL_RCC_ClockConfig+0x2e2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017f0:	4b11      	ldr	r3, [pc, #68]	; (8001838 <HAL_RCC_ClockConfig+0x268>)
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	f003 020c 	and.w	r2, r3, #12
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	009b      	lsls	r3, r3, #2
 80017fe:	429a      	cmp	r2, r3
 8001800:	d1eb      	bne.n	80017da <HAL_RCC_ClockConfig+0x20a>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001802:	4b0c      	ldr	r3, [pc, #48]	; (8001834 <HAL_RCC_ClockConfig+0x264>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f003 0307 	and.w	r3, r3, #7
 800180a:	683a      	ldr	r2, [r7, #0]
 800180c:	429a      	cmp	r2, r3
 800180e:	d215      	bcs.n	800183c <HAL_RCC_ClockConfig+0x26c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001810:	4b08      	ldr	r3, [pc, #32]	; (8001834 <HAL_RCC_ClockConfig+0x264>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f023 0207 	bic.w	r2, r3, #7
 8001818:	4906      	ldr	r1, [pc, #24]	; (8001834 <HAL_RCC_ClockConfig+0x264>)
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	4313      	orrs	r3, r2
 800181e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001820:	4b04      	ldr	r3, [pc, #16]	; (8001834 <HAL_RCC_ClockConfig+0x264>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f003 0307 	and.w	r3, r3, #7
 8001828:	683a      	ldr	r2, [r7, #0]
 800182a:	429a      	cmp	r2, r3
 800182c:	d006      	beq.n	800183c <HAL_RCC_ClockConfig+0x26c>
    {
      return HAL_ERROR;
 800182e:	2301      	movs	r3, #1
 8001830:	e03f      	b.n	80018b2 <HAL_RCC_ClockConfig+0x2e2>
 8001832:	bf00      	nop
 8001834:	40022000 	.word	0x40022000
 8001838:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f003 0304 	and.w	r3, r3, #4
 8001844:	2b00      	cmp	r3, #0
 8001846:	d008      	beq.n	800185a <HAL_RCC_ClockConfig+0x28a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001848:	4b1c      	ldr	r3, [pc, #112]	; (80018bc <HAL_RCC_ClockConfig+0x2ec>)
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	68db      	ldr	r3, [r3, #12]
 8001854:	4919      	ldr	r1, [pc, #100]	; (80018bc <HAL_RCC_ClockConfig+0x2ec>)
 8001856:	4313      	orrs	r3, r2
 8001858:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f003 0308 	and.w	r3, r3, #8
 8001862:	2b00      	cmp	r3, #0
 8001864:	d009      	beq.n	800187a <HAL_RCC_ClockConfig+0x2aa>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001866:	4b15      	ldr	r3, [pc, #84]	; (80018bc <HAL_RCC_ClockConfig+0x2ec>)
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	691b      	ldr	r3, [r3, #16]
 8001872:	00db      	lsls	r3, r3, #3
 8001874:	4911      	ldr	r1, [pc, #68]	; (80018bc <HAL_RCC_ClockConfig+0x2ec>)
 8001876:	4313      	orrs	r3, r2
 8001878:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800187a:	f000 f825 	bl	80018c8 <HAL_RCC_GetSysClockFreq>
 800187e:	4601      	mov	r1, r0
 8001880:	4b0e      	ldr	r3, [pc, #56]	; (80018bc <HAL_RCC_ClockConfig+0x2ec>)
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001888:	23f0      	movs	r3, #240	; 0xf0
 800188a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	fa93 f3a3 	rbit	r3, r3
 8001892:	60fb      	str	r3, [r7, #12]
  return(result);
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	fab3 f383 	clz	r3, r3
 800189a:	fa22 f303 	lsr.w	r3, r2, r3
 800189e:	4a08      	ldr	r2, [pc, #32]	; (80018c0 <HAL_RCC_ClockConfig+0x2f0>)
 80018a0:	5cd3      	ldrb	r3, [r2, r3]
 80018a2:	fa21 f303 	lsr.w	r3, r1, r3
 80018a6:	4a07      	ldr	r2, [pc, #28]	; (80018c4 <HAL_RCC_ClockConfig+0x2f4>)
 80018a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80018aa:	2000      	movs	r0, #0
 80018ac:	f7fe fca2 	bl	80001f4 <HAL_InitTick>
  
  return HAL_OK;
 80018b0:	2300      	movs	r3, #0
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3778      	adds	r7, #120	; 0x78
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	40021000 	.word	0x40021000
 80018c0:	08001ce4 	.word	0x08001ce4
 80018c4:	20000008 	.word	0x20000008

080018c8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b08b      	sub	sp, #44	; 0x2c
 80018cc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80018ce:	2300      	movs	r3, #0
 80018d0:	61fb      	str	r3, [r7, #28]
 80018d2:	2300      	movs	r3, #0
 80018d4:	61bb      	str	r3, [r7, #24]
 80018d6:	2300      	movs	r3, #0
 80018d8:	627b      	str	r3, [r7, #36]	; 0x24
 80018da:	2300      	movs	r3, #0
 80018dc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80018de:	2300      	movs	r3, #0
 80018e0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80018e2:	4b29      	ldr	r3, [pc, #164]	; (8001988 <HAL_RCC_GetSysClockFreq+0xc0>)
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80018e8:	69fb      	ldr	r3, [r7, #28]
 80018ea:	f003 030c 	and.w	r3, r3, #12
 80018ee:	2b04      	cmp	r3, #4
 80018f0:	d002      	beq.n	80018f8 <HAL_RCC_GetSysClockFreq+0x30>
 80018f2:	2b08      	cmp	r3, #8
 80018f4:	d003      	beq.n	80018fe <HAL_RCC_GetSysClockFreq+0x36>
 80018f6:	e03c      	b.n	8001972 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80018f8:	4b24      	ldr	r3, [pc, #144]	; (800198c <HAL_RCC_GetSysClockFreq+0xc4>)
 80018fa:	623b      	str	r3, [r7, #32]
      break;
 80018fc:	e03c      	b.n	8001978 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80018fe:	69fb      	ldr	r3, [r7, #28]
 8001900:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001904:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8001908:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800190a:	68bb      	ldr	r3, [r7, #8]
 800190c:	fa93 f3a3 	rbit	r3, r3
 8001910:	607b      	str	r3, [r7, #4]
  return(result);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	fab3 f383 	clz	r3, r3
 8001918:	fa22 f303 	lsr.w	r3, r2, r3
 800191c:	4a1c      	ldr	r2, [pc, #112]	; (8001990 <HAL_RCC_GetSysClockFreq+0xc8>)
 800191e:	5cd3      	ldrb	r3, [r2, r3]
 8001920:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001922:	4b19      	ldr	r3, [pc, #100]	; (8001988 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001926:	f003 020f 	and.w	r2, r3, #15
 800192a:	230f      	movs	r3, #15
 800192c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800192e:	693b      	ldr	r3, [r7, #16]
 8001930:	fa93 f3a3 	rbit	r3, r3
 8001934:	60fb      	str	r3, [r7, #12]
  return(result);
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	fab3 f383 	clz	r3, r3
 800193c:	fa22 f303 	lsr.w	r3, r2, r3
 8001940:	4a14      	ldr	r2, [pc, #80]	; (8001994 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001942:	5cd3      	ldrb	r3, [r2, r3]
 8001944:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001946:	69fb      	ldr	r3, [r7, #28]
 8001948:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800194c:	2b00      	cmp	r3, #0
 800194e:	d008      	beq.n	8001962 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8001950:	4a0e      	ldr	r2, [pc, #56]	; (800198c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001952:	69bb      	ldr	r3, [r7, #24]
 8001954:	fbb2 f2f3 	udiv	r2, r2, r3
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	fb02 f303 	mul.w	r3, r2, r3
 800195e:	627b      	str	r3, [r7, #36]	; 0x24
 8001960:	e004      	b.n	800196c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	4a0c      	ldr	r2, [pc, #48]	; (8001998 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001966:	fb02 f303 	mul.w	r3, r2, r3
 800196a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800196c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800196e:	623b      	str	r3, [r7, #32]
      break;
 8001970:	e002      	b.n	8001978 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001972:	4b06      	ldr	r3, [pc, #24]	; (800198c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001974:	623b      	str	r3, [r7, #32]
      break;
 8001976:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001978:	6a3b      	ldr	r3, [r7, #32]
}
 800197a:	4618      	mov	r0, r3
 800197c:	372c      	adds	r7, #44	; 0x2c
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop
 8001988:	40021000 	.word	0x40021000
 800198c:	007a1200 	.word	0x007a1200
 8001990:	08001cc4 	.word	0x08001cc4
 8001994:	08001cd4 	.word	0x08001cd4
 8001998:	003d0900 	.word	0x003d0900

0800199c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b088      	sub	sp, #32
 80019a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a2:	f107 030c 	add.w	r3, r7, #12
 80019a6:	2200      	movs	r2, #0
 80019a8:	601a      	str	r2, [r3, #0]
 80019aa:	605a      	str	r2, [r3, #4]
 80019ac:	609a      	str	r2, [r3, #8]
 80019ae:	60da      	str	r2, [r3, #12]
 80019b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019b2:	4b18      	ldr	r3, [pc, #96]	; (8001a14 <MX_GPIO_Init+0x78>)
 80019b4:	695b      	ldr	r3, [r3, #20]
 80019b6:	4a17      	ldr	r2, [pc, #92]	; (8001a14 <MX_GPIO_Init+0x78>)
 80019b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019bc:	6153      	str	r3, [r2, #20]
 80019be:	4b15      	ldr	r3, [pc, #84]	; (8001a14 <MX_GPIO_Init+0x78>)
 80019c0:	695b      	ldr	r3, [r3, #20]
 80019c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80019c6:	60bb      	str	r3, [r7, #8]
 80019c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ca:	4b12      	ldr	r3, [pc, #72]	; (8001a14 <MX_GPIO_Init+0x78>)
 80019cc:	695b      	ldr	r3, [r3, #20]
 80019ce:	4a11      	ldr	r2, [pc, #68]	; (8001a14 <MX_GPIO_Init+0x78>)
 80019d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019d4:	6153      	str	r3, [r2, #20]
 80019d6:	4b0f      	ldr	r3, [pc, #60]	; (8001a14 <MX_GPIO_Init+0x78>)
 80019d8:	695b      	ldr	r3, [r3, #20]
 80019da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019de:	607b      	str	r3, [r7, #4]
 80019e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(G_LED_GPIO_Port, G_LED_Pin, GPIO_PIN_RESET);
 80019e2:	2200      	movs	r2, #0
 80019e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019e8:	480b      	ldr	r0, [pc, #44]	; (8001a18 <MX_GPIO_Init+0x7c>)
 80019ea:	f7fe fed9 	bl	80007a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = G_LED_Pin;
 80019ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80019f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f4:	2301      	movs	r3, #1
 80019f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f8:	2300      	movs	r3, #0
 80019fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fc:	2300      	movs	r3, #0
 80019fe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(G_LED_GPIO_Port, &GPIO_InitStruct);
 8001a00:	f107 030c 	add.w	r3, r7, #12
 8001a04:	4619      	mov	r1, r3
 8001a06:	4804      	ldr	r0, [pc, #16]	; (8001a18 <MX_GPIO_Init+0x7c>)
 8001a08:	f7fe fd4c 	bl	80004a4 <HAL_GPIO_Init>

}
 8001a0c:	bf00      	nop
 8001a0e:	3720      	adds	r7, #32
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	40021000 	.word	0x40021000
 8001a18:	48000400 	.word	0x48000400

08001a1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a20:	f7fe fbd2 	bl	80001c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a24:	f000 f80e 	bl	8001a44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a28:	f7ff ffb8 	bl	800199c <MX_GPIO_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin(G_LED_GPIO_Port, G_LED_Pin);
 8001a2c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a30:	4803      	ldr	r0, [pc, #12]	; (8001a40 <main+0x24>)
 8001a32:	f7fe fecd 	bl	80007d0 <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 8001a36:	2064      	movs	r0, #100	; 0x64
 8001a38:	f7fe fc2c 	bl	8000294 <HAL_Delay>
	  HAL_GPIO_TogglePin(G_LED_GPIO_Port, G_LED_Pin);
 8001a3c:	e7f6      	b.n	8001a2c <main+0x10>
 8001a3e:	bf00      	nop
 8001a40:	48000400 	.word	0x48000400

08001a44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b090      	sub	sp, #64	; 0x40
 8001a48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a4a:	f107 0318 	add.w	r3, r7, #24
 8001a4e:	2228      	movs	r2, #40	; 0x28
 8001a50:	2100      	movs	r1, #0
 8001a52:	4618      	mov	r0, r3
 8001a54:	f000 f922 	bl	8001c9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a58:	1d3b      	adds	r3, r7, #4
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	601a      	str	r2, [r3, #0]
 8001a5e:	605a      	str	r2, [r3, #4]
 8001a60:	609a      	str	r2, [r3, #8]
 8001a62:	60da      	str	r2, [r3, #12]
 8001a64:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a66:	2302      	movs	r3, #2
 8001a68:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a6e:	2310      	movs	r3, #16
 8001a70:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001a72:	2300      	movs	r3, #0
 8001a74:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a76:	f107 0318 	add.w	r3, r7, #24
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7fe feba 	bl	80007f4 <HAL_RCC_OscConfig>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001a86:	f000 f818 	bl	8001aba <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a8a:	230f      	movs	r3, #15
 8001a8c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a92:	2300      	movs	r3, #0
 8001a94:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a96:	2300      	movs	r3, #0
 8001a98:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001a9e:	1d3b      	adds	r3, r7, #4
 8001aa0:	2100      	movs	r1, #0
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f7ff fd94 	bl	80015d0 <HAL_RCC_ClockConfig>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d001      	beq.n	8001ab2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001aae:	f000 f804 	bl	8001aba <Error_Handler>
  }
}
 8001ab2:	bf00      	nop
 8001ab4:	3740      	adds	r7, #64	; 0x40
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001aba:	b480      	push	{r7}
 8001abc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001abe:	bf00      	nop
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	4770      	bx	lr

08001ac8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b083      	sub	sp, #12
 8001acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ace:	4b0f      	ldr	r3, [pc, #60]	; (8001b0c <HAL_MspInit+0x44>)
 8001ad0:	699b      	ldr	r3, [r3, #24]
 8001ad2:	4a0e      	ldr	r2, [pc, #56]	; (8001b0c <HAL_MspInit+0x44>)
 8001ad4:	f043 0301 	orr.w	r3, r3, #1
 8001ad8:	6193      	str	r3, [r2, #24]
 8001ada:	4b0c      	ldr	r3, [pc, #48]	; (8001b0c <HAL_MspInit+0x44>)
 8001adc:	699b      	ldr	r3, [r3, #24]
 8001ade:	f003 0301 	and.w	r3, r3, #1
 8001ae2:	607b      	str	r3, [r7, #4]
 8001ae4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ae6:	4b09      	ldr	r3, [pc, #36]	; (8001b0c <HAL_MspInit+0x44>)
 8001ae8:	69db      	ldr	r3, [r3, #28]
 8001aea:	4a08      	ldr	r2, [pc, #32]	; (8001b0c <HAL_MspInit+0x44>)
 8001aec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001af0:	61d3      	str	r3, [r2, #28]
 8001af2:	4b06      	ldr	r3, [pc, #24]	; (8001b0c <HAL_MspInit+0x44>)
 8001af4:	69db      	ldr	r3, [r3, #28]
 8001af6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001afa:	603b      	str	r3, [r7, #0]
 8001afc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001afe:	bf00      	nop
 8001b00:	370c      	adds	r7, #12
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	40021000 	.word	0x40021000

08001b10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001b14:	bf00      	nop
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr

08001b1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b1e:	b480      	push	{r7}
 8001b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b22:	e7fe      	b.n	8001b22 <HardFault_Handler+0x4>

08001b24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b28:	e7fe      	b.n	8001b28 <MemManage_Handler+0x4>

08001b2a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b2a:	b480      	push	{r7}
 8001b2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b2e:	e7fe      	b.n	8001b2e <BusFault_Handler+0x4>

08001b30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b34:	e7fe      	b.n	8001b34 <UsageFault_Handler+0x4>

08001b36 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b36:	b480      	push	{r7}
 8001b38:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b3a:	bf00      	nop
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b42:	4770      	bx	lr

08001b44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b48:	bf00      	nop
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr

08001b52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b52:	b480      	push	{r7}
 8001b54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b56:	bf00      	nop
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr

08001b60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b64:	f7fe fb76 	bl	8000254 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b68:	bf00      	nop
 8001b6a:	bd80      	pop	{r7, pc}

08001b6c <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b70:	4b1f      	ldr	r3, [pc, #124]	; (8001bf0 <SystemInit+0x84>)
 8001b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b76:	4a1e      	ldr	r2, [pc, #120]	; (8001bf0 <SystemInit+0x84>)
 8001b78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001b80:	4b1c      	ldr	r3, [pc, #112]	; (8001bf4 <SystemInit+0x88>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a1b      	ldr	r2, [pc, #108]	; (8001bf4 <SystemInit+0x88>)
 8001b86:	f043 0301 	orr.w	r3, r3, #1
 8001b8a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8001b8c:	4b19      	ldr	r3, [pc, #100]	; (8001bf4 <SystemInit+0x88>)
 8001b8e:	685a      	ldr	r2, [r3, #4]
 8001b90:	4918      	ldr	r1, [pc, #96]	; (8001bf4 <SystemInit+0x88>)
 8001b92:	4b19      	ldr	r3, [pc, #100]	; (8001bf8 <SystemInit+0x8c>)
 8001b94:	4013      	ands	r3, r2
 8001b96:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001b98:	4b16      	ldr	r3, [pc, #88]	; (8001bf4 <SystemInit+0x88>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a15      	ldr	r2, [pc, #84]	; (8001bf4 <SystemInit+0x88>)
 8001b9e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001ba2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ba6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001ba8:	4b12      	ldr	r3, [pc, #72]	; (8001bf4 <SystemInit+0x88>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a11      	ldr	r2, [pc, #68]	; (8001bf4 <SystemInit+0x88>)
 8001bae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bb2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001bb4:	4b0f      	ldr	r3, [pc, #60]	; (8001bf4 <SystemInit+0x88>)
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	4a0e      	ldr	r2, [pc, #56]	; (8001bf4 <SystemInit+0x88>)
 8001bba:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001bbe:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8001bc0:	4b0c      	ldr	r3, [pc, #48]	; (8001bf4 <SystemInit+0x88>)
 8001bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bc4:	4a0b      	ldr	r2, [pc, #44]	; (8001bf4 <SystemInit+0x88>)
 8001bc6:	f023 030f 	bic.w	r3, r3, #15
 8001bca:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8001bcc:	4b09      	ldr	r3, [pc, #36]	; (8001bf4 <SystemInit+0x88>)
 8001bce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001bd0:	4908      	ldr	r1, [pc, #32]	; (8001bf4 <SystemInit+0x88>)
 8001bd2:	4b0a      	ldr	r3, [pc, #40]	; (8001bfc <SystemInit+0x90>)
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8001bd8:	4b06      	ldr	r3, [pc, #24]	; (8001bf4 <SystemInit+0x88>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001bde:	4b04      	ldr	r3, [pc, #16]	; (8001bf0 <SystemInit+0x84>)
 8001be0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001be4:	609a      	str	r2, [r3, #8]
#endif
}
 8001be6:	bf00      	nop
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr
 8001bf0:	e000ed00 	.word	0xe000ed00
 8001bf4:	40021000 	.word	0x40021000
 8001bf8:	f87fc00c 	.word	0xf87fc00c
 8001bfc:	ff00fccc 	.word	0xff00fccc

08001c00 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001c00:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c38 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001c04:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001c06:	e003      	b.n	8001c10 <LoopCopyDataInit>

08001c08 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001c08:	4b0c      	ldr	r3, [pc, #48]	; (8001c3c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001c0a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001c0c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001c0e:	3104      	adds	r1, #4

08001c10 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001c10:	480b      	ldr	r0, [pc, #44]	; (8001c40 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001c12:	4b0c      	ldr	r3, [pc, #48]	; (8001c44 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001c14:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001c16:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001c18:	d3f6      	bcc.n	8001c08 <CopyDataInit>
	ldr	r2, =_sbss
 8001c1a:	4a0b      	ldr	r2, [pc, #44]	; (8001c48 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001c1c:	e002      	b.n	8001c24 <LoopFillZerobss>

08001c1e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001c1e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001c20:	f842 3b04 	str.w	r3, [r2], #4

08001c24 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001c24:	4b09      	ldr	r3, [pc, #36]	; (8001c4c <LoopForever+0x16>)
	cmp	r2, r3
 8001c26:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001c28:	d3f9      	bcc.n	8001c1e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001c2a:	f7ff ff9f 	bl	8001b6c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c2e:	f000 f811 	bl	8001c54 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c32:	f7ff fef3 	bl	8001a1c <main>

08001c36 <LoopForever>:

LoopForever:
    b LoopForever
 8001c36:	e7fe      	b.n	8001c36 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001c38:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 8001c3c:	08001cfc 	.word	0x08001cfc
	ldr	r0, =_sdata
 8001c40:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001c44:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8001c48:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8001c4c:	2000002c 	.word	0x2000002c

08001c50 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c50:	e7fe      	b.n	8001c50 <ADC1_IRQHandler>
	...

08001c54 <__libc_init_array>:
 8001c54:	b570      	push	{r4, r5, r6, lr}
 8001c56:	4e0d      	ldr	r6, [pc, #52]	; (8001c8c <__libc_init_array+0x38>)
 8001c58:	4c0d      	ldr	r4, [pc, #52]	; (8001c90 <__libc_init_array+0x3c>)
 8001c5a:	1ba4      	subs	r4, r4, r6
 8001c5c:	10a4      	asrs	r4, r4, #2
 8001c5e:	2500      	movs	r5, #0
 8001c60:	42a5      	cmp	r5, r4
 8001c62:	d109      	bne.n	8001c78 <__libc_init_array+0x24>
 8001c64:	4e0b      	ldr	r6, [pc, #44]	; (8001c94 <__libc_init_array+0x40>)
 8001c66:	4c0c      	ldr	r4, [pc, #48]	; (8001c98 <__libc_init_array+0x44>)
 8001c68:	f000 f820 	bl	8001cac <_init>
 8001c6c:	1ba4      	subs	r4, r4, r6
 8001c6e:	10a4      	asrs	r4, r4, #2
 8001c70:	2500      	movs	r5, #0
 8001c72:	42a5      	cmp	r5, r4
 8001c74:	d105      	bne.n	8001c82 <__libc_init_array+0x2e>
 8001c76:	bd70      	pop	{r4, r5, r6, pc}
 8001c78:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001c7c:	4798      	blx	r3
 8001c7e:	3501      	adds	r5, #1
 8001c80:	e7ee      	b.n	8001c60 <__libc_init_array+0xc>
 8001c82:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001c86:	4798      	blx	r3
 8001c88:	3501      	adds	r5, #1
 8001c8a:	e7f2      	b.n	8001c72 <__libc_init_array+0x1e>
 8001c8c:	08001cf4 	.word	0x08001cf4
 8001c90:	08001cf4 	.word	0x08001cf4
 8001c94:	08001cf4 	.word	0x08001cf4
 8001c98:	08001cf8 	.word	0x08001cf8

08001c9c <memset>:
 8001c9c:	4402      	add	r2, r0
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d100      	bne.n	8001ca6 <memset+0xa>
 8001ca4:	4770      	bx	lr
 8001ca6:	f803 1b01 	strb.w	r1, [r3], #1
 8001caa:	e7f9      	b.n	8001ca0 <memset+0x4>

08001cac <_init>:
 8001cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001cae:	bf00      	nop
 8001cb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001cb2:	bc08      	pop	{r3}
 8001cb4:	469e      	mov	lr, r3
 8001cb6:	4770      	bx	lr

08001cb8 <_fini>:
 8001cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001cba:	bf00      	nop
 8001cbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001cbe:	bc08      	pop	{r3}
 8001cc0:	469e      	mov	lr, r3
 8001cc2:	4770      	bx	lr
