Generated by Fabric Compiler ( version 2020.3-Lite <build 71107> ) at Wed Nov  9 22:20:37 2022


Cell Usage:
GTP_APM_E1                    4 uses
GTP_DFF_C                   369 uses
GTP_DFF_CE                 1426 uses
GTP_DFF_E                  1072 uses
GTP_DFF_P                     9 uses
GTP_DFF_PE                   13 uses
GTP_DFF_R                     6 uses
GTP_DFF_RE                    4 uses
GTP_DFF_SE                    1 use
GTP_DRM18K                   48 uses
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT1                      8 uses
GTP_LUT2                    438 uses
GTP_LUT3                    430 uses
GTP_LUT4                    519 uses
GTP_LUT5                   1312 uses
GTP_LUT5CARRY               603 uses
GTP_LUT5M                  1691 uses
GTP_MUX2LUT6                550 uses
GTP_MUX2LUT7                173 uses
GTP_MUX2LUT8                 42 uses
GTP_PLL_E1                    1 use

I/O ports: 11
GTP_INBUF                   6 uses
GTP_IOBUF                   2 uses
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 5001 of 17536 (28.52%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 5001
Total Registers: 2900 of 26304 (11.02%)
Total Latches: 0

DRM18K:
Total DRM18K = 48.0 of 48 (100.00%)

APMs:
Total APMs = 4.00 of 30 (13.33%)

Total I/O ports = 11 of 240 (4.58%)


Number of unique control sets : 96
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[10])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[11])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[12])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[13])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[14])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[15])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[16])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[17])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[18])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[19])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[1])   : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[20])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[21])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[22])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[23])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[24])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[25])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[26])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[27])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[28])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[29])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[2])   : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[30])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[31])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[3])   : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[4])   : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[5])   : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[6])   : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[7])   : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[8])   : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[9])   : 32
  CLK(clkin1), CE(l1.u_jtag_top.u_jtag_dm.N486)    : 40
  CLK(nt_jtag_TCK), CE(l1.u_jtag_top.u_jtag_driver.N231)       : 40
  CLK(clkin1), C(~nt_rst_ext_i)                    : 2
  CLK(clkin1), CP(~l1.jtag_rst_n)                  : 16
      CLK(clkin1), C(~l1.jtag_rst_n)               : 14
      CLK(clkin1), P(~l1.jtag_rst_n)               : 2
  CLK(nt_jtag_TCK), CP(~l1.jtag_rst_n)             : 30
      CLK(nt_jtag_TCK), C(~l1.jtag_rst_n)          : 26
      CLK(nt_jtag_TCK), P(~l1.jtag_rst_n)          : 4
  CLK(clkin1), CP(l1.u_ram.ram222.rst)             : 330
      CLK(clkin1), C(l1.u_ram.ram222.rst)          : 327
      CLK(clkin1), P(l1.u_ram.ram222.rst)          : 3
  CLK(clkin1), CP(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N373)        : 2
      CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N373)     : 1
      CLK(clkin1), P(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N373)     : 1
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N226)   : 3
  CLK(clkin1), CP(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N481)        : 3
      CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N481)     : 2
      CLK(clkin1), P(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N481)     : 1
  CLK(clkin1), CP(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N193)        : 4
      CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N193)     : 3
      CLK(clkin1), P(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N193)     : 1
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.uart_0.N464)      : 4
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.uart_0.N488)      : 4
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(~l1.u_rom.rom111.U_ipml_spram_ram1.wr_en_ff)       : 4
  CLK(clkin1), CP(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_clint.N157)           : 5
      CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_clint.N157)  : 4
      CLK(clkin1), P(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_clint.N157)  : 1
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.gpio_0.N124)      : 6
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.timer_0.N146)     : 6
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.gpio_0.N133)      : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.gpio_0.N150)      : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.gpio_0.N166)      : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.gpio_0.N182)      : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.gpio_0.N216)      : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.timer_0.N155)     : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.timer_0.N172)     : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.timer_0.N188)     : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.timer_0.N204)     : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.uart_0.N45)       : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.uart_0.N502)      : 8
  CLK(clkin1), CP(l1.u_ram.ram222.rst), CE(l1.uart_0.N514)           : 8
      CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.uart_0.N514)  : 4
      CLK(clkin1), P(l1.u_ram.ram222.rst), CE(l1.uart_0.N514)  : 4
  CLK(clkin1), CP(l1.u_ram.ram222.rst), CE(l1.uart_0.N531)           : 8
      CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.uart_0.N531)  : 7
      CLK(clkin1), P(l1.u_ram.ram222.rst), CE(l1.uart_0.N531)  : 1
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.uart_0.rx_recv_over)    : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.uart_0.tx_start)  : 8
  CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N392)   : 20
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_csr_reg.N103)    : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_csr_reg.N107)    : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_csr_reg.N110)    : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_csr_reg.N113)    : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_csr_reg.N116)    : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_csr_reg.N119)    : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N220)   : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N232)   : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N237)   : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N243)   : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_ifu.N42)   : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_ifu.pc_ena)      : 32
  CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N345)   : 32
  CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N417)   : 32
  CLK(clkin1), CP(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N443)        : 32
      CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N443)     : 28
      CLK(clkin1), P(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N443)     : 4
  CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N456)   : 32
  CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N475)   : 32
  CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N550)   : 32
  CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.state_2)      : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N200)   : 33
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_clint.N154)      : 37
  CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.tx.N70)       : 38
  CLK(nt_jtag_TCK), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_driver.rx_valid)  : 38
  CLK(nt_jtag_TCK), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_driver.rx.N52)    : 39
  CLK(nt_jtag_TCK), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_driver.N233)      : 40
  CLK(nt_jtag_TCK), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_driver.tx.N70)    : 40
  CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.rx.N52)       : 41
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N214)   : 63
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.op_mul)     : 64
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_idu_exu.en)      : 217
  CLK(~nt_jtag_TCK), R(l1.u_jtag_top.u_jtag_driver.N266)       : 1
  CLK(clkin1), R(l1.jtag_reset_req_o)              : 5
  CLK(~nt_jtag_TCK), RS(l1.u_jtag_top.u_jtag_driver.jtag_state_0), CE(l1.u_jtag_top.u_jtag_driver.jtag_state_15)           : 5
      CLK(~nt_jtag_TCK), R(l1.u_jtag_top.u_jtag_driver.jtag_state_0), CE(l1.u_jtag_top.u_jtag_driver.jtag_state_15)  : 4
      CLK(~nt_jtag_TCK), S(l1.u_jtag_top.u_jtag_driver.jtag_state_0), CE(l1.u_jtag_top.u_jtag_driver.jtag_state_15)  : 1


Number of DFF:CE Signals : 90
  l1.u_jtag_top.u_jtag_dm.N373(from GTP_LUT5:Z)    : 2
  l1.u_jtag_top.u_jtag_dm.N481(from GTP_LUT4:Z)    : 3
  l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N226(from GTP_DFF_PE:Q)       : 3
  l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N193(from GTP_LUT4:Z)   : 4
  l1.uart_0.N464(from GTP_LUT3:Z)                  : 4
  l1.uart_0.N488(from GTP_LUT2:Z)                  : 4
  ~l1.u_rom.rom111.U_ipml_spram_ram1.wr_en_ff(from GTP_INV:Z)  : 4
  l1.u_jtag_top.u_jtag_driver.jtag_state_15(from GTP_DFF_C:Q)  : 5
  l1.u_tinyriscv_core.u_clint.N157(from GTP_LUT5:Z)      : 5
  l1.gpio_0.N124(from GTP_LUT3:Z)                  : 6
  l1.timer_0.N146(from GTP_LUT5:Z)                 : 6
  l1.gpio_0.N133(from GTP_LUT5:Z)                  : 8
  l1.gpio_0.N150(from GTP_LUT5:Z)                  : 8
  l1.gpio_0.N166(from GTP_LUT5:Z)                  : 8
  l1.gpio_0.N182(from GTP_LUT5:Z)                  : 8
  l1.gpio_0.N216(from GTP_LUT3:Z)                  : 8
  l1.timer_0.N155(from GTP_LUT5:Z)                 : 8
  l1.timer_0.N172(from GTP_LUT4:Z)                 : 8
  l1.timer_0.N188(from GTP_LUT4:Z)                 : 8
  l1.timer_0.N204(from GTP_LUT5:Z)                 : 8
  l1.uart_0.N45(from GTP_LUT5:Z)                   : 8
  l1.uart_0.N502(from GTP_LUT3:Z)                  : 8
  l1.uart_0.N514(from GTP_LUT5:Z)                  : 8
  l1.uart_0.N531(from GTP_LUT5:Z)                  : 8
  l1.uart_0.rx_recv_over(from GTP_LUT2:Z)          : 8
  l1.uart_0.tx_start(from GTP_LUT3:Z)              : 8
  l1.u_jtag_top.u_jtag_dm.N392(from GTP_LUT5:Z)    : 20
  l1.u_jtag_top.u_jtag_dm.N345(from GTP_LUT4:Z)    : 32
  l1.u_jtag_top.u_jtag_dm.N417(from GTP_LUT4:Z)    : 32
  l1.u_jtag_top.u_jtag_dm.N443(from GTP_LUT5:Z)    : 32
  l1.u_jtag_top.u_jtag_dm.N456(from GTP_LUT4:Z)    : 32
  l1.u_jtag_top.u_jtag_dm.N475(from GTP_LUT4:Z)    : 32
  l1.u_jtag_top.u_jtag_dm.N550(from GTP_LUT3:Z)    : 32
  l1.u_jtag_top.u_jtag_dm.state_2(from GTP_DFF_CE:Q)     : 32
  l1.u_tinyriscv_core.u_csr_reg.N103(from GTP_LUT4:Z)    : 32
  l1.u_tinyriscv_core.u_csr_reg.N107(from GTP_LUT3:Z)    : 32
  l1.u_tinyriscv_core.u_csr_reg.N110(from GTP_LUT5:Z)    : 32
  l1.u_tinyriscv_core.u_csr_reg.N113(from GTP_LUT4:Z)    : 32
  l1.u_tinyriscv_core.u_csr_reg.N116(from GTP_LUT5:Z)    : 32
  l1.u_tinyriscv_core.u_csr_reg.N119(from GTP_LUT5:Z)    : 32
  l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N220(from GTP_LUT4:Z)   : 32
  l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N232(from GTP_LUT4:Z)   : 32
  l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N237(from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N243(from GTP_LUT4:Z)   : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[10](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[11](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[12](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[13](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[14](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[15](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[16](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[17](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[18](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[19](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[1](from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[20](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[21](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[22](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[23](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[24](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[25](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[26](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[27](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[28](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[29](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[2](from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[30](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[31](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[3](from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[4](from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[5](from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[6](from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[7](from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[8](from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[9](from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_ifu.N42(from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_ifu.pc_ena(from GTP_LUT4:Z)      : 32
  l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N200(from GTP_LUT5M:Z)  : 33
  l1.u_tinyriscv_core.u_clint.N154(from GTP_LUT3:Z)      : 37
  l1.u_jtag_top.u_jtag_dm.tx.N70(from GTP_LUT4:Z)  : 38
  l1.u_jtag_top.u_jtag_driver.rx_valid(from GTP_DFF_CE:Q)      : 38
  l1.u_jtag_top.u_jtag_driver.rx.N52(from GTP_LUT2:Z)    : 39
  l1.u_jtag_top.u_jtag_dm.N486(from GTP_LUT3:Z)    : 40
  l1.u_jtag_top.u_jtag_driver.N231(from GTP_LUT4:Z)      : 40
  l1.u_jtag_top.u_jtag_driver.N233(from GTP_LUT5:Z)      : 40
  l1.u_jtag_top.u_jtag_driver.tx.N70(from GTP_LUT4:Z)    : 40
  l1.u_jtag_top.u_jtag_dm.rx.N52(from GTP_LUT2:Z)  : 41
  l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N214(from GTP_LUT3:Z)   : 63
  l1.u_tinyriscv_core.u_exu.u_exu_muldiv.op_mul(from GTP_LUT5:Z)     : 64
  l1.u_tinyriscv_core.u_idu_exu.en(from GTP_LUT2:Z)      : 217

Number of DFF:CLK Signals : 3
  ~nt_jtag_TCK(from GTP_INV:Z)                     : 6
  nt_jtag_TCK(from GTP_INBUF:O)                    : 227
  clkin1(from GTP_PLL_E1:CLKOUT0)                  : 2667

Number of DFF:CP Signals : 3
  ~nt_rst_ext_i(from GTP_INV:Z)                    : 2
  ~l1.jtag_rst_n(from GTP_INV:Z)                   : 531
  l1.u_ram.ram222.rst(from GTP_LUT2:Z)             : 1284

Number of DFF:RS Signals : 3
  l1.u_jtag_top.u_jtag_driver.N266(from GTP_LUT2:Z)      : 1
  l1.jtag_reset_req_o(from GTP_DFF_C:Q)            : 5
  l1.u_jtag_top.u_jtag_driver.jtag_state_0(from GTP_DFF_P:Q)   : 5

Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top                                             | 5001     | 2900     | 0                   | 4       | 48      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 11     | 0           | 0           | 0            | 0        | 603           | 550          | 173          | 42           | 0       | 1       | 0        | 0          | 0             | 1         | 0        | 0        
| + pll1                                          | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + l1                                            | 5001     | 2900     | 0                   | 4       | 48      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 603           | 550          | 173          | 42           | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rib                                       | 446      | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 29           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + gpio_0                                      | 49       | 81       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_vld_rdy                                 | 2        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + vld_dff                                 | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timer_0                                     | 99       | 105      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_vld_rdy                                 | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + vld_dff                                 | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_jtag_top                                  | 612      | 617      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 32            | 35           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_jtag_dm                                 | 434      | 384      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 32            | 32           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + tx                                      | 43       | 44       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rx                                      | 43       | 45       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_jtag_driver                             | 178      | 233      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 3            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + tx                                      | 46       | 47       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rx                                      | 41       | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ram                                       | 66       | 4        | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 32           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ram222                                    | 64       | 3        | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 32           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_spram_ram2                       | 64       | 3        | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 32           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_vld_rdy                                 | 2        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + vld_dff                                 | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rom                                       | 138      | 10       | 0                   | 0       | 32      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 64           | 27           | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rom111                                    | 136      | 9        | 0                   | 0       | 32      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 64           | 27           | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_spram_ram1                       | 136      | 9        | 0                   | 0       | 32      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 64           | 27           | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_vld_rdy                                 | 2        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + vld_dff                                 | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rst_ctrl                                  | 0        | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ext_rst_sync                              | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ticks_sync[1].dp_is_not_0.rst_0_dff     | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ticks_sync[0].dp_is_0.rst_0_dff         | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_tinyriscv_core                            | 3443     | 1943     | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 475           | 389          | 146          | 42           | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_pipe_ctrl                               | 4        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_idu                                     | 98       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_csr_reg                                 | 290      | 256      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 64            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_clint                                   | 55       | 82       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 1            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pc_state_dff                            | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + if_state_dff                            | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + id_state_dff                            | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ex_state_dff                            | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_exu                                     | 1928     | 298      | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 375           | 62           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_exu_mem                               | 205      | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 21           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_exu_dispatch                          | 68       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_exu_commit                            | 133      | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 8            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_exu_alu_datapath                      | 676      | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 79            | 33           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_exu_muldiv                            | 745      | 297      | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 296           | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_divider                             | 438      | 232      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 172           | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mul_ready_ff                          | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mul_op2_ff                            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mul_op1_ff                            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_gpr_reg                                 | 705      | 992      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 6             | 256          | 128          | 42           | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[31].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[30].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[29].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[28].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[27].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[26].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[25].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[24].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[23].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[22].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[21].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[20].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[19].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[18].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[17].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[16].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[15].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[14].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[13].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[12].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[11].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[10].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[9].not_x0.rf_dff                 | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[8].not_x0.rf_dff                 | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[7].not_x0.rf_dff                 | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[6].not_x0.rf_dff                 | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[5].not_x0.rf_dff                 | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[4].not_x0.rf_dff                 | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[3].not_x0.rf_dff                 | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[2].not_x0.rf_dff                 | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + gpr_rw[1].not_x0.rf_dff                 | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_idu_exu                                 | 229      | 153      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 38           | 18           | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rs2_rdata_ff                            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rs1_rdata_ff                            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rd_we_ff                                | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rd_waddr_ff                             | 0        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pc_ff                                   | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + info_bus_ff                             | 0        | 19       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + imm_ff                                  | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ifu                                     | 70       | 98       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 32           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pc_dff                                  | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ifu_idu                                 | 64       | 64       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + inst_ff                                 | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + inst_addr_ff                            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + uart_0                                      | 145      | 133      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 1            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_vld_rdy                                 | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + vld_dff                                 | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  10.000       {0 5}          Declared                 0           1  {clk} 
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                          5.000        {0 2.5}        Generated (sys_clk)   2763           0  {pll1/u_pll_e1/CLKOUT0}
 jtag_TCK_Inferred        1000.000     {0 500}        Declared               233           0  {jtag_TCK}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               jtag_TCK_Inferred                       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                            200.000 MHz      50.725 MHz          5.000         19.714        -14.714
 jtag_TCK_Inferred            1.000 MHz     158.328 MHz       1000.000          6.316        496.842
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                   -14.714  -57740.592           5926           7141
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.842       0.000              0            439
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                     0.654       0.000              0           7141
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.654       0.000              0            439
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                    -1.408   -1615.428           1380           1724
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                     2.630       0.000              0           1724
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred              1.583       0.000              0           2763
 jtag_TCK_Inferred                                 499.279       0.000              0            233
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/DIA[9] (GTP_DRM18K)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.179 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/Q (GTP_DFF_CE)
                                   net (fanout=230)      1.480       6.659         l1/u_tinyriscv_core/ie_dec_info_bus_o [2]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/I2 (GTP_LUT3)
                                   td                    0.199       6.858 f       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/Z (GTP_LUT3)
                                   net (fanout=138)      1.172       8.030         l1/u_tinyriscv_core/ex_csr_we_o
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N91_3/I3 (GTP_LUT4)
                                   td                    0.174       8.204 f       l1/u_tinyriscv_core/u_csr_reg/N91_3/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       8.715         l1/u_tinyriscv_core/u_csr_reg/_N13912
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N100_1/I4 (GTP_LUT5)
                                   td                    0.174       8.889 f       l1/u_tinyriscv_core/u_csr_reg/N100_1/Z (GTP_LUT5)
                                   net (fanout=97)       1.008       9.897         l1/u_tinyriscv_core/u_csr_reg/_N14004
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/I4 (GTP_LUT5)
                                   td                    0.174      10.071 f       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      10.441         l1/u_tinyriscv_core/u_csr_reg/_N15818
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/I4 (GTP_LUT5)
                                   td                    0.174      10.615 f       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      10.985         l1/u_tinyriscv_core/u_csr_reg/_N15821
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/I4 (GTP_LUT5)
                                   td                    0.174      11.159 f       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/Z (GTP_LUT5)
                                   net (fanout=8)        0.582      11.741         l1/u_tinyriscv_core/csr_ex_data_o [0]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/I3 (GTP_LUT4)
                                   td                    0.174      11.915 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/Z (GTP_LUT4)
                                   net (fanout=98)       1.012      12.927         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/I4 (GTP_LUT5)
                                   td                    0.174      13.101 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      13.612         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/I0 (GTP_LUT5CARRY)
                                   td                    0.186      13.798 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.798         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [2]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.830 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.830         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216      14.046 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      14.416         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [3]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[3]/I0 (GTP_LUT5)
                                   td                    0.174      14.590 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[3]/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      14.960         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [3]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_4/I1 (GTP_LUT5CARRY)
                                   td                    0.228      15.188 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.188         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N207
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.220 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.220         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N208
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.252 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.252         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N209
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.284 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.284         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N210
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.316 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.316         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N211
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.348 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.348         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N212
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.380 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.380         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N213
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.412 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.412         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N214
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.444 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.444         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N215
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.476 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.476         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N216
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.508 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.508         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N217
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.540 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.540         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N218
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.572 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.572         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.604 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.604         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N220
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.636 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.636         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.668 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.668         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N222
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.700 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.700         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.732 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.732         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N224
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.764 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.764         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.796 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.796         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N226
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.828 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.828         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.860 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.860         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N228
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.892 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.892         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.924 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.924         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N230
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.956 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.956         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.988 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.988         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N232
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_30/CIN (GTP_LUT5CARRY)
                                   td                    0.032      16.020 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.020         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/CIN (GTP_LUT5CARRY)
                                   td                    0.032      16.052 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.052         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N234
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_32/CIN (GTP_LUT5CARRY)
                                   td                    0.216      16.268 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_32/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      16.638         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [31]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/I0 (GTP_LUT5M)
                                   td                    0.239      16.877 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      17.247         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3663
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[31]/I1 (GTP_LUT2)
                                   td                    0.174      17.421 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[31]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      17.421         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N8310
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]/I1 (GTP_MUX2LUT6)
                                   td                    0.000      17.421 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]/Z (GTP_MUX2LUT6)
                                   net (fanout=5)        0.534      17.955         l1/m1_addr_i [31]
                                                                                   l1/u_rib/N74_31_4/ID (GTP_LUT5M)
                                   td                    0.235      18.190 f       l1/u_rib/N74_31_4/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441      18.631         l1/u_rib/_N15767 
                                                                                   l1/u_rib/N352_1/I2 (GTP_LUT5)
                                   td                    0.206      18.837 f       l1/u_rib/N352_1/Z (GTP_LUT5)
                                   net (fanout=54)       0.836      19.673         l1/_N13798       
                                                                                   l1/u_rib/N352_3/I1 (GTP_LUT3)
                                   td                    0.174      19.847 f       l1/u_rib/N352_3/Z (GTP_LUT3)
                                   net (fanout=31)       0.744      20.591         l1/u_rib/slave_sel [2]
                                                                                   l1/u_rib/N169_55_5/I0 (GTP_LUT5)
                                   td                    0.174      20.765 f       l1/u_rib/N169_55_5/Z (GTP_LUT5)
                                   net (fanout=15)       0.646      21.411         l1/u_rib/mux_s_data [23]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_2[8]/I0 (GTP_LUT5M)
                                   td                    0.239      21.650 f       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_2[8]/Z (GTP_LUT5M)
                                   net (fanout=2)        0.000      21.650         l1/u_tinyriscv_core/u_exu/u_exu_mem/_N2763
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      21.650 f       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]/Z (GTP_MUX2LUT6)
                                   net (fanout=64)       0.876      22.526         l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res [31]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[8]/I3 (GTP_LUT4)
                                   td                    0.174      22.700 f       l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[8]/Z (GTP_LUT4)
                                   net (fanout=4)        0.511      23.211         l1/_N2923        
                                                                                   l1/u_rib/N219_8/I3 (GTP_LUT4)
                                   td                    0.174      23.385 f       l1/u_rib/N219_8/Z (GTP_LUT4)
                                   net (fanout=16)       1.063      24.448         l1/s0_data_o [8] 
                                                                           f       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/DIA[9] (GTP_DRM18K)

 Data arrival time                                                  24.448         Logic Levels: 52 
                                                                                   Logic: 5.447ns(27.799%), Route: 14.147ns(72.201%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 clk                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.000       5.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       7.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       9.854         clkin1           
                                                                           r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       9.854                          
 clock uncertainty                                      -0.150       9.704                          

 Setup time                                              0.030       9.734                          

 Data required time                                                  9.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.734                          
 Data arrival time                                                 -24.448                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -14.714                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/DIA[9] (GTP_DRM18K)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.179 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/Q (GTP_DFF_CE)
                                   net (fanout=230)      1.480       6.659         l1/u_tinyriscv_core/ie_dec_info_bus_o [2]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/I2 (GTP_LUT3)
                                   td                    0.199       6.858 f       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/Z (GTP_LUT3)
                                   net (fanout=138)      1.172       8.030         l1/u_tinyriscv_core/ex_csr_we_o
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N91_3/I3 (GTP_LUT4)
                                   td                    0.174       8.204 f       l1/u_tinyriscv_core/u_csr_reg/N91_3/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       8.715         l1/u_tinyriscv_core/u_csr_reg/_N13912
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N100_1/I4 (GTP_LUT5)
                                   td                    0.174       8.889 f       l1/u_tinyriscv_core/u_csr_reg/N100_1/Z (GTP_LUT5)
                                   net (fanout=97)       1.008       9.897         l1/u_tinyriscv_core/u_csr_reg/_N14004
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/I4 (GTP_LUT5)
                                   td                    0.174      10.071 f       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      10.441         l1/u_tinyriscv_core/u_csr_reg/_N15818
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/I4 (GTP_LUT5)
                                   td                    0.174      10.615 f       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      10.985         l1/u_tinyriscv_core/u_csr_reg/_N15821
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/I4 (GTP_LUT5)
                                   td                    0.174      11.159 f       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/Z (GTP_LUT5)
                                   net (fanout=8)        0.582      11.741         l1/u_tinyriscv_core/csr_ex_data_o [0]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/I3 (GTP_LUT4)
                                   td                    0.174      11.915 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/Z (GTP_LUT4)
                                   net (fanout=98)       1.012      12.927         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/I4 (GTP_LUT5)
                                   td                    0.174      13.101 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      13.612         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/I0 (GTP_LUT5CARRY)
                                   td                    0.186      13.798 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.798         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [2]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.830 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.830         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216      14.046 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      14.416         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [3]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[3]/I0 (GTP_LUT5)
                                   td                    0.174      14.590 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[3]/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      14.960         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [3]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_4/I1 (GTP_LUT5CARRY)
                                   td                    0.228      15.188 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.188         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N207
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.220 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.220         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N208
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.252 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.252         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N209
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.284 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.284         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N210
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.316 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.316         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N211
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.348 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.348         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N212
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.380 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.380         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N213
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.412 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.412         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N214
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.444 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.444         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N215
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.476 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.476         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N216
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.508 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.508         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N217
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.540 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.540         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N218
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.572 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.572         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.604 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.604         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N220
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.636 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.636         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.668 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.668         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N222
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.700 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.700         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.732 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.732         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N224
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.764 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.764         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.796 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.796         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N226
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.828 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.828         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.860 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.860         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N228
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.892 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.892         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.924 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.924         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N230
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.956 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.956         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.988 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.988         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N232
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_30/CIN (GTP_LUT5CARRY)
                                   td                    0.032      16.020 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.020         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/CIN (GTP_LUT5CARRY)
                                   td                    0.032      16.052 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.052         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N234
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_32/CIN (GTP_LUT5CARRY)
                                   td                    0.216      16.268 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_32/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      16.638         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [31]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/I0 (GTP_LUT5M)
                                   td                    0.239      16.877 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      17.247         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3663
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[31]/I1 (GTP_LUT2)
                                   td                    0.174      17.421 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[31]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      17.421         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N8310
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]/I1 (GTP_MUX2LUT6)
                                   td                    0.000      17.421 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]/Z (GTP_MUX2LUT6)
                                   net (fanout=5)        0.534      17.955         l1/m1_addr_i [31]
                                                                                   l1/u_rib/N74_31_4/ID (GTP_LUT5M)
                                   td                    0.235      18.190 f       l1/u_rib/N74_31_4/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441      18.631         l1/u_rib/_N15767 
                                                                                   l1/u_rib/N352_1/I2 (GTP_LUT5)
                                   td                    0.206      18.837 f       l1/u_rib/N352_1/Z (GTP_LUT5)
                                   net (fanout=54)       0.836      19.673         l1/_N13798       
                                                                                   l1/u_rib/N352_3/I1 (GTP_LUT3)
                                   td                    0.174      19.847 f       l1/u_rib/N352_3/Z (GTP_LUT3)
                                   net (fanout=31)       0.744      20.591         l1/u_rib/slave_sel [2]
                                                                                   l1/u_rib/N169_55_5/I0 (GTP_LUT5)
                                   td                    0.174      20.765 f       l1/u_rib/N169_55_5/Z (GTP_LUT5)
                                   net (fanout=15)       0.646      21.411         l1/u_rib/mux_s_data [23]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_2[8]/I0 (GTP_LUT5M)
                                   td                    0.239      21.650 f       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_2[8]/Z (GTP_LUT5M)
                                   net (fanout=2)        0.000      21.650         l1/u_tinyriscv_core/u_exu/u_exu_mem/_N2763
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      21.650 f       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]/Z (GTP_MUX2LUT6)
                                   net (fanout=64)       0.876      22.526         l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res [31]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[8]/I3 (GTP_LUT4)
                                   td                    0.174      22.700 f       l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[8]/Z (GTP_LUT4)
                                   net (fanout=4)        0.511      23.211         l1/_N2923        
                                                                                   l1/u_rib/N219_8/I3 (GTP_LUT4)
                                   td                    0.174      23.385 f       l1/u_rib/N219_8/Z (GTP_LUT4)
                                   net (fanout=16)       1.063      24.448         l1/s0_data_o [8] 
                                                                           f       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/DIA[9] (GTP_DRM18K)

 Data arrival time                                                  24.448         Logic Levels: 52 
                                                                                   Logic: 5.447ns(27.799%), Route: 14.147ns(72.201%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 clk                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.000       5.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       7.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       9.854         clkin1           
                                                                           r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       9.854                          
 clock uncertainty                                      -0.150       9.704                          

 Setup time                                              0.030       9.734                          

 Data required time                                                  9.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.734                          
 Data arrival time                                                 -24.448                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -14.714                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[11].DATA_LOOP[0].U_GTP_DRM18K/DIA[9] (GTP_DRM18K)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.179 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/Q (GTP_DFF_CE)
                                   net (fanout=230)      1.480       6.659         l1/u_tinyriscv_core/ie_dec_info_bus_o [2]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/I2 (GTP_LUT3)
                                   td                    0.199       6.858 f       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/Z (GTP_LUT3)
                                   net (fanout=138)      1.172       8.030         l1/u_tinyriscv_core/ex_csr_we_o
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N91_3/I3 (GTP_LUT4)
                                   td                    0.174       8.204 f       l1/u_tinyriscv_core/u_csr_reg/N91_3/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       8.715         l1/u_tinyriscv_core/u_csr_reg/_N13912
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N100_1/I4 (GTP_LUT5)
                                   td                    0.174       8.889 f       l1/u_tinyriscv_core/u_csr_reg/N100_1/Z (GTP_LUT5)
                                   net (fanout=97)       1.008       9.897         l1/u_tinyriscv_core/u_csr_reg/_N14004
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/I4 (GTP_LUT5)
                                   td                    0.174      10.071 f       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      10.441         l1/u_tinyriscv_core/u_csr_reg/_N15818
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/I4 (GTP_LUT5)
                                   td                    0.174      10.615 f       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      10.985         l1/u_tinyriscv_core/u_csr_reg/_N15821
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/I4 (GTP_LUT5)
                                   td                    0.174      11.159 f       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/Z (GTP_LUT5)
                                   net (fanout=8)        0.582      11.741         l1/u_tinyriscv_core/csr_ex_data_o [0]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/I3 (GTP_LUT4)
                                   td                    0.174      11.915 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/Z (GTP_LUT4)
                                   net (fanout=98)       1.012      12.927         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/I4 (GTP_LUT5)
                                   td                    0.174      13.101 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      13.612         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/I0 (GTP_LUT5CARRY)
                                   td                    0.186      13.798 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.798         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [2]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.830 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.830         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216      14.046 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      14.416         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [3]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[3]/I0 (GTP_LUT5)
                                   td                    0.174      14.590 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[3]/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      14.960         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [3]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_4/I1 (GTP_LUT5CARRY)
                                   td                    0.228      15.188 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.188         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N207
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.220 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.220         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N208
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.252 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.252         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N209
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.284 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.284         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N210
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.316 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.316         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N211
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.348 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.348         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N212
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.380 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.380         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N213
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.412 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.412         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N214
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.444 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.444         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N215
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.476 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.476         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N216
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.508 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.508         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N217
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.540 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.540         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N218
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.572 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.572         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.604 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.604         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N220
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.636 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.636         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.668 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.668         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N222
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.700 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.700         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.732 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.732         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N224
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.764 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.764         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.796 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.796         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N226
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.828 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.828         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.860 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.860         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N228
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.892 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.892         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.924 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.924         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N230
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.956 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.956         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.988 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.988         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N232
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_30/CIN (GTP_LUT5CARRY)
                                   td                    0.032      16.020 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.020         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/CIN (GTP_LUT5CARRY)
                                   td                    0.032      16.052 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.052         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N234
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_32/CIN (GTP_LUT5CARRY)
                                   td                    0.216      16.268 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_32/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      16.638         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [31]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/I0 (GTP_LUT5M)
                                   td                    0.239      16.877 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      17.247         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3663
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[31]/I1 (GTP_LUT2)
                                   td                    0.174      17.421 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[31]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      17.421         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N8310
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]/I1 (GTP_MUX2LUT6)
                                   td                    0.000      17.421 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]/Z (GTP_MUX2LUT6)
                                   net (fanout=5)        0.534      17.955         l1/m1_addr_i [31]
                                                                                   l1/u_rib/N74_31_4/ID (GTP_LUT5M)
                                   td                    0.235      18.190 f       l1/u_rib/N74_31_4/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441      18.631         l1/u_rib/_N15767 
                                                                                   l1/u_rib/N352_1/I2 (GTP_LUT5)
                                   td                    0.206      18.837 f       l1/u_rib/N352_1/Z (GTP_LUT5)
                                   net (fanout=54)       0.836      19.673         l1/_N13798       
                                                                                   l1/u_rib/N352_3/I1 (GTP_LUT3)
                                   td                    0.174      19.847 f       l1/u_rib/N352_3/Z (GTP_LUT3)
                                   net (fanout=31)       0.744      20.591         l1/u_rib/slave_sel [2]
                                                                                   l1/u_rib/N169_55_5/I0 (GTP_LUT5)
                                   td                    0.174      20.765 f       l1/u_rib/N169_55_5/Z (GTP_LUT5)
                                   net (fanout=15)       0.646      21.411         l1/u_rib/mux_s_data [23]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_2[8]/I0 (GTP_LUT5M)
                                   td                    0.239      21.650 f       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_2[8]/Z (GTP_LUT5M)
                                   net (fanout=2)        0.000      21.650         l1/u_tinyriscv_core/u_exu/u_exu_mem/_N2763
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      21.650 f       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]/Z (GTP_MUX2LUT6)
                                   net (fanout=64)       0.876      22.526         l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res [31]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[8]/I3 (GTP_LUT4)
                                   td                    0.174      22.700 f       l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[8]/Z (GTP_LUT4)
                                   net (fanout=4)        0.511      23.211         l1/_N2923        
                                                                                   l1/u_rib/N219_8/I3 (GTP_LUT4)
                                   td                    0.174      23.385 f       l1/u_rib/N219_8/Z (GTP_LUT4)
                                   net (fanout=16)       1.063      24.448         l1/s0_data_o [8] 
                                                                           f       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[11].DATA_LOOP[0].U_GTP_DRM18K/DIA[9] (GTP_DRM18K)

 Data arrival time                                                  24.448         Logic Levels: 52 
                                                                                   Logic: 5.447ns(27.799%), Route: 14.147ns(72.201%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 clk                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.000       5.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       7.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       9.854         clkin1           
                                                                           r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[11].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       9.854                          
 clock uncertainty                                      -0.150       9.704                          

 Setup time                                              0.030       9.734                          

 Data required time                                                  9.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.734                          
 Data arrival time                                                 -24.448                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -14.714                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_dm/rx/recv_data[0]/CLK (GTP_DFF_CE)
Endpoint    : l1/u_jtag_top/u_jtag_dm/rx_data_r[0]/D (GTP_DFF_E)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/rx/recv_data[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.171 f       l1/u_jtag_top/u_jtag_dm/rx/recv_data[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.541         l1/u_jtag_top/u_jtag_dm/rx_data [0]
                                                                           f       l1/u_jtag_top/u_jtag_dm/rx_data_r[0]/D (GTP_DFF_E)

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/rx_data_r[0]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Hold time                                               0.033       4.887                          

 Data required time                                                  4.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.887                          
 Data arrival time                                                  -5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_dm/rx/recv_data[1]/CLK (GTP_DFF_CE)
Endpoint    : l1/u_jtag_top/u_jtag_dm/rx_data_r[1]/D (GTP_DFF_E)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/rx/recv_data[1]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.171 f       l1/u_jtag_top/u_jtag_dm/rx/recv_data[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.541         l1/u_jtag_top/u_jtag_dm/rx_data [1]
                                                                           f       l1/u_jtag_top/u_jtag_dm/rx_data_r[1]/D (GTP_DFF_E)

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/rx_data_r[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Hold time                                               0.033       4.887                          

 Data required time                                                  4.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.887                          
 Data arrival time                                                  -5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_dm/rx/recv_data[2]/CLK (GTP_DFF_CE)
Endpoint    : l1/u_jtag_top/u_jtag_dm/rx_data_r[2]/D (GTP_DFF_E)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/rx/recv_data[2]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.171 f       l1/u_jtag_top/u_jtag_dm/rx/recv_data[2]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.541         l1/u_jtag_top/u_jtag_dm/rx_data [2]
                                                                           f       l1/u_jtag_top/u_jtag_dm/rx_data_r[2]/D (GTP_DFF_E)

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/rx_data_r[2]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Hold time                                               0.033       4.887                          

 Data required time                                                  4.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.887                          
 Data arrival time                                                  -5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)
Endpoint    : l1/u_jtag_top/u_jtag_driver/shift_reg[13]/D (GTP_DFF_E)
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 jtag_TCK                                                0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.000     500.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      0.000     501.312         nt_jtag_TCK      
                                                                                   l1/u_jtag_top/u_jtag_driver/N260/I (GTP_INV)
                                   td                    0.000     501.312 r       l1/u_jtag_top/u_jtag_driver/N260/Z (GTP_INV)
                                   net (fanout=6)        2.555     503.867         l1/u_jtag_top/u_jtag_driver/N260
                                                                           r       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)

                                   tco                   0.325     504.192 r       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.534     504.726         l1/u_jtag_top/u_jtag_driver/ir_reg [3]
                                                                                   l1/u_jtag_top/u_jtag_driver/N118_24/I0 (GTP_LUT4)
                                   td                    0.261     504.987 f       l1/u_jtag_top/u_jtag_driver/N118_24/Z (GTP_LUT4)
                                   net (fanout=17)       0.659     505.646         l1/u_jtag_top/u_jtag_driver/_N5158
                                                                                   l1/u_jtag_top/u_jtag_driver/N230_20[39]_3/I1 (GTP_LUT5)
                                   td                    0.282     505.928 r       l1/u_jtag_top/u_jtag_driver/N230_20[39]_3/Z (GTP_LUT5)
                                   net (fanout=24)       0.694     506.622         l1/u_jtag_top/u_jtag_driver/_N13905
                                                                                   l1/u_jtag_top/u_jtag_driver/N230_21[13]/ID (GTP_LUT5M)
                                   td                    0.235     506.857 f       l1/u_jtag_top/u_jtag_driver/N230_21[13]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     506.857         l1/u_jtag_top/u_jtag_driver/N230 [13]
                                                                           f       l1/u_jtag_top/u_jtag_driver/shift_reg[13]/D (GTP_DFF_E)

 Data arrival time                                                 506.857         Logic Levels: 3  
                                                                                   Logic: 1.103ns(36.890%), Route: 1.887ns(63.110%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 jtag_TCK                                                0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000    1000.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555    1003.766         nt_jtag_TCK      
                                                                           r       l1/u_jtag_top/u_jtag_driver/shift_reg[13]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                -506.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.842                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)
Endpoint    : l1/u_jtag_top/u_jtag_driver/shift_reg[8]/D (GTP_DFF_E)
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 jtag_TCK                                                0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.000     500.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      0.000     501.312         nt_jtag_TCK      
                                                                                   l1/u_jtag_top/u_jtag_driver/N260/I (GTP_INV)
                                   td                    0.000     501.312 r       l1/u_jtag_top/u_jtag_driver/N260/Z (GTP_INV)
                                   net (fanout=6)        2.555     503.867         l1/u_jtag_top/u_jtag_driver/N260
                                                                           r       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)

                                   tco                   0.325     504.192 r       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.534     504.726         l1/u_jtag_top/u_jtag_driver/ir_reg [3]
                                                                                   l1/u_jtag_top/u_jtag_driver/N118_24/I0 (GTP_LUT4)
                                   td                    0.261     504.987 f       l1/u_jtag_top/u_jtag_driver/N118_24/Z (GTP_LUT4)
                                   net (fanout=17)       0.659     505.646         l1/u_jtag_top/u_jtag_driver/_N5158
                                                                                   l1/u_jtag_top/u_jtag_driver/N230_20[39]_3/I1 (GTP_LUT5)
                                   td                    0.282     505.928 r       l1/u_jtag_top/u_jtag_driver/N230_20[39]_3/Z (GTP_LUT5)
                                   net (fanout=24)       0.694     506.622         l1/u_jtag_top/u_jtag_driver/_N13905
                                                                                   l1/u_jtag_top/u_jtag_driver/N230_21[8]/ID (GTP_LUT5M)
                                   td                    0.235     506.857 f       l1/u_jtag_top/u_jtag_driver/N230_21[8]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     506.857         l1/u_jtag_top/u_jtag_driver/N230 [8]
                                                                           f       l1/u_jtag_top/u_jtag_driver/shift_reg[8]/D (GTP_DFF_E)

 Data arrival time                                                 506.857         Logic Levels: 3  
                                                                                   Logic: 1.103ns(36.890%), Route: 1.887ns(63.110%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 jtag_TCK                                                0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000    1000.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555    1003.766         nt_jtag_TCK      
                                                                           r       l1/u_jtag_top/u_jtag_driver/shift_reg[8]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                -506.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.842                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)
Endpoint    : l1/u_jtag_top/u_jtag_driver/shift_reg[15]/D (GTP_DFF_E)
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 jtag_TCK                                                0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.000     500.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      0.000     501.312         nt_jtag_TCK      
                                                                                   l1/u_jtag_top/u_jtag_driver/N260/I (GTP_INV)
                                   td                    0.000     501.312 r       l1/u_jtag_top/u_jtag_driver/N260/Z (GTP_INV)
                                   net (fanout=6)        2.555     503.867         l1/u_jtag_top/u_jtag_driver/N260
                                                                           r       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)

                                   tco                   0.325     504.192 r       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.534     504.726         l1/u_jtag_top/u_jtag_driver/ir_reg [3]
                                                                                   l1/u_jtag_top/u_jtag_driver/N118_24/I0 (GTP_LUT4)
                                   td                    0.261     504.987 f       l1/u_jtag_top/u_jtag_driver/N118_24/Z (GTP_LUT4)
                                   net (fanout=17)       0.659     505.646         l1/u_jtag_top/u_jtag_driver/_N5158
                                                                                   l1/u_jtag_top/u_jtag_driver/N230_20[39]_3/I1 (GTP_LUT5)
                                   td                    0.282     505.928 r       l1/u_jtag_top/u_jtag_driver/N230_20[39]_3/Z (GTP_LUT5)
                                   net (fanout=24)       0.694     506.622         l1/u_jtag_top/u_jtag_driver/_N13905
                                                                                   l1/u_jtag_top/u_jtag_driver/N230_21[15]/ID (GTP_LUT5M)
                                   td                    0.235     506.857 f       l1/u_jtag_top/u_jtag_driver/N230_21[15]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     506.857         l1/u_jtag_top/u_jtag_driver/N230 [15]
                                                                           f       l1/u_jtag_top/u_jtag_driver/shift_reg[15]/D (GTP_DFF_E)

 Data arrival time                                                 506.857         Logic Levels: 3  
                                                                                   Logic: 1.103ns(36.890%), Route: 1.887ns(63.110%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 jtag_TCK                                                0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000    1000.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555    1003.766         nt_jtag_TCK      
                                                                           r       l1/u_jtag_top/u_jtag_driver/shift_reg[15]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                -506.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.842                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/rx/recv_data[33]/CLK (GTP_DFF_CE)
Endpoint    : l1/u_jtag_top/u_jtag_driver/dm_resp_data[33]/D (GTP_DFF_CE)
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[33]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       l1/u_jtag_top/u_jtag_driver/rx/recv_data[33]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         l1/u_jtag_top/u_jtag_driver/rx_data [33]
                                                                           f       l1/u_jtag_top/u_jtag_driver/dm_resp_data[33]/D (GTP_DFF_CE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[33]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/rx/recv_data[30]/CLK (GTP_DFF_CE)
Endpoint    : l1/u_jtag_top/u_jtag_driver/dm_resp_data[30]/D (GTP_DFF_CE)
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[30]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       l1/u_jtag_top/u_jtag_driver/rx/recv_data[30]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         l1/u_jtag_top/u_jtag_driver/rx_data [30]
                                                                           f       l1/u_jtag_top/u_jtag_driver/dm_resp_data[30]/D (GTP_DFF_CE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[30]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/rx/recv_data[28]/CLK (GTP_DFF_CE)
Endpoint    : l1/u_jtag_top/u_jtag_driver/dm_resp_data[28]/D (GTP_DFF_CE)
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[28]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       l1/u_jtag_top/u_jtag_driver/rx/recv_data[28]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         l1/u_jtag_top/u_jtag_driver/rx_data [28]
                                                                           f       l1/u_jtag_top/u_jtag_driver/dm_resp_data[28]/D (GTP_DFF_CE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[28]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.179 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        2.094       7.273         l1/jtag_rst_n    
                                                                                   l1/gpio_0/N9/I1 (GTP_LUT2)
                                   td                    0.164       7.437 r       l1/gpio_0/N9/Z (GTP_LUT2)
                                   net (fanout=1380)     3.553      10.990         l1/uart_0/u_vld_rdy/vld_dff/N0
                                                                           r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  10.990         Logic Levels: 1  
                                                                                   Logic: 0.489ns(7.969%), Route: 5.647ns(92.031%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 clk                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.000       5.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       7.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       9.854         clkin1           
                                                                           r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       9.854                          
 clock uncertainty                                      -0.150       9.704                          

 Recovery time                                          -0.122       9.582                          

 Data required time                                                  9.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.582                          
 Data arrival time                                                 -10.990                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.408                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.179 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        2.094       7.273         l1/jtag_rst_n    
                                                                                   l1/gpio_0/N9/I1 (GTP_LUT2)
                                   td                    0.164       7.437 r       l1/gpio_0/N9/Z (GTP_LUT2)
                                   net (fanout=1380)     3.553      10.990         l1/uart_0/u_vld_rdy/vld_dff/N0
                                                                           r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  10.990         Logic Levels: 1  
                                                                                   Logic: 0.489ns(7.969%), Route: 5.647ns(92.031%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 clk                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.000       5.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       7.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       9.854         clkin1           
                                                                           r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       9.854                          
 clock uncertainty                                      -0.150       9.704                          

 Recovery time                                          -0.122       9.582                          

 Data required time                                                  9.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.582                          
 Data arrival time                                                 -10.990                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.408                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.179 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        2.094       7.273         l1/jtag_rst_n    
                                                                                   l1/gpio_0/N9/I1 (GTP_LUT2)
                                   td                    0.164       7.437 r       l1/gpio_0/N9/Z (GTP_LUT2)
                                   net (fanout=1380)     3.553      10.990         l1/uart_0/u_vld_rdy/vld_dff/N0
                                                                           r       l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  10.990         Logic Levels: 1  
                                                                                   Logic: 0.489ns(7.969%), Route: 5.647ns(92.031%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 clk                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.000       5.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       7.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       9.854         clkin1           
                                                                           r       l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       9.854                          
 clock uncertainty                                      -0.150       9.704                          

 Recovery time                                          -0.122       9.582                          

 Data required time                                                  9.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.582                          
 Data arrival time                                                 -10.990                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.408                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : l1/u_jtag_top/u_jtag_dm/sbaddress0[23]/C (GTP_DFF_CE)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.179 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.000       5.179         l1/jtag_rst_n    
                                                                                   l1/u_jtag_top/u_jtag_dm/N24/I (GTP_INV)
                                   td                    0.000       5.179 f       l1/u_jtag_top/u_jtag_dm/N24/Z (GTP_INV)
                                   net (fanout=531)      2.094       7.273         l1/u_jtag_top/u_jtag_dm/N24
                                                                           f       l1/u_jtag_top/u_jtag_dm/sbaddress0[23]/C (GTP_DFF_CE)

 Data arrival time                                                   7.273         Logic Levels: 1  
                                                                                   Logic: 0.325ns(13.435%), Route: 2.094ns(86.565%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/sbaddress0[23]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Removal time                                           -0.211       4.643                          

 Data required time                                                  4.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.643                          
 Data arrival time                                                  -7.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.630                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : l1/u_jtag_top/u_jtag_dm/tx/state_0/P (GTP_DFF_P)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.179 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.000       5.179         l1/jtag_rst_n    
                                                                                   l1/u_jtag_top/u_jtag_dm/N24/I (GTP_INV)
                                   td                    0.000       5.179 f       l1/u_jtag_top/u_jtag_dm/N24/Z (GTP_INV)
                                   net (fanout=531)      2.094       7.273         l1/u_jtag_top/u_jtag_dm/N24
                                                                           f       l1/u_jtag_top/u_jtag_dm/tx/state_0/P (GTP_DFF_P)

 Data arrival time                                                   7.273         Logic Levels: 1  
                                                                                   Logic: 0.325ns(13.435%), Route: 2.094ns(86.565%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/tx/state_0/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Removal time                                           -0.211       4.643                          

 Data required time                                                  4.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.643                          
 Data arrival time                                                  -7.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.630                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : l1/u_jtag_top/u_jtag_dm/tx/req_data[39]/C (GTP_DFF_CE)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.179 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.000       5.179         l1/jtag_rst_n    
                                                                                   l1/u_jtag_top/u_jtag_dm/N24/I (GTP_INV)
                                   td                    0.000       5.179 f       l1/u_jtag_top/u_jtag_dm/N24/Z (GTP_INV)
                                   net (fanout=531)      2.094       7.273         l1/u_jtag_top/u_jtag_dm/N24
                                                                           f       l1/u_jtag_top/u_jtag_dm/tx/req_data[39]/C (GTP_DFF_CE)

 Data arrival time                                                   7.273         Logic Levels: 1  
                                                                                   Logic: 0.325ns(13.435%), Route: 2.094ns(86.565%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/tx/req_data[39]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Removal time                                           -0.211       4.643                          

 Data required time                                                  4.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.643                          
 Data arrival time                                                  -7.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.630                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_dm/dm_halt_req/CLK (GTP_DFF_CE)
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/dm_halt_req/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.179 r       l1/u_jtag_top/u_jtag_dm/dm_halt_req/Q (GTP_DFF_CE)
                                   net (fanout=19)       0.670       5.849         l1/u_jtag_top/u_jtag_dm/dmstatus [9]
                                                                                   l1/N4/I0 (GTP_LUT1)
                                   td                    0.174       6.023 f       l1/N4/Z (GTP_LUT1)
                                   net (fanout=1)        0.870       6.893         nt_halted_ind    
                                                                                   halted_ind_obuf/I (GTP_OUTBUF)
                                   td                    2.409       9.302 f       halted_ind_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.302         halted_ind       
 halted_ind                                                                f       halted_ind (port)

 Data arrival time                                                   9.302         Logic Levels: 2  
                                                                                   Logic: 2.908ns(65.378%), Route: 1.540ns(34.622%)
====================================================================================================

====================================================================================================

Startpoint  : l1/gpio_0/gpio_ctrl[0]/CLK (GTP_DFF_CE)
Endpoint    : gpio[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/gpio_0/gpio_ctrl[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.179 r       l1/gpio_0/gpio_ctrl[0]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.482       5.661         l1/gpio_ctrl [0] 
                                                                                   l1/N101inv/I0 (GTP_LUT2)
                                   td                    0.206       5.867 f       l1/N101inv/Z (GTP_LUT2)
                                   net (fanout=1)        0.870       6.737         l1/N101_inv      
                                                                                   l1.gpio_tri[0]/T (GTP_IOBUF)
                                   tse                   2.416       9.153 f       l1.gpio_tri[0]/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000       9.153         nt_gpio[0]       
 gpio[0]                                                                   f       gpio[0] (port)   

 Data arrival time                                                   9.153         Logic Levels: 2  
                                                                                   Logic: 2.947ns(68.551%), Route: 1.352ns(31.449%)
====================================================================================================

====================================================================================================

Startpoint  : l1/gpio_0/gpio_ctrl[2]/CLK (GTP_DFF_CE)
Endpoint    : gpio[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/gpio_0/gpio_ctrl[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.179 r       l1/gpio_0/gpio_ctrl[2]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.482       5.661         l1/gpio_ctrl [2] 
                                                                                   l1/N103inv/I0 (GTP_LUT2)
                                   td                    0.206       5.867 f       l1/N103inv/Z (GTP_LUT2)
                                   net (fanout=1)        0.870       6.737         l1/N103_inv      
                                                                                   l1.gpio_tri[1]/T (GTP_IOBUF)
                                   tse                   2.416       9.153 f       l1.gpio_tri[1]/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000       9.153         nt_gpio[1]       
 gpio[1]                                                                   f       gpio[1] (port)   

 Data arrival time                                                   9.153         Logic Levels: 2  
                                                                                   Logic: 2.947ns(68.551%), Route: 1.352ns(31.449%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_pin (port)
Endpoint    : l1/uart_0/rx_q0/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 uart_rx_pin                                             0.000       0.000 r       uart_rx_pin (port)
                                   net (fanout=1)        0.000       0.000         uart_rx_pin      
                                                                                   uart_rx_pin_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       uart_rx_pin_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_uart_rx_pin   
                                                                           r       l1/uart_0/rx_q0/D (GTP_DFF_C)

 Data arrival time                                                   2.152         Logic Levels: 1  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_ext_i                                               0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.000       0.000         rst_ext_i        
                                                                                   rst_ext_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_ext_i_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_rst_ext_i     
                                                                                   l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0/Z (GTP_INV)
                                   net (fanout=2)        0.941       2.152         l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/N0
                                                                           f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.152         Logic Levels: 2  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_ext_i                                               0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.000       0.000         rst_ext_i        
                                                                                   rst_ext_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_ext_i_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_rst_ext_i     
                                                                                   l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0/Z (GTP_INV)
                                   net (fanout=2)        0.941       2.152         l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/N0
                                                                           f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.152         Logic Levels: 2  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

{sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.583       2.500           0.917           High Pulse Width                          l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 1.583       2.500           0.917           High Pulse Width                          l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 1.583       2.500           0.917           Low Pulse Width                           l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
====================================================================================================

{jtag_TCK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.279     499.899         0.620           High Pulse Width                          l1/u_jtag_top/u_jtag_driver/ir_reg[0]/CLK
 499.279     499.899         0.620           Low Pulse Width                           l1/u_jtag_top/u_jtag_driver/tx/state_1/CLK
 499.279     499.899         0.620           High Pulse Width                          l1/u_jtag_top/u_jtag_driver/ir_reg[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------+
| Type       | File Name                                       
+---------------------------------------------------------------+
| Input      | D:/panguprj/tinydram/compile/top_comp.adf       
|            | D:/panguprj/tinydram/tinydram.fdc               
| Output     | D:/panguprj/tinydram/synthesize/top_syn.adf     
|            | D:/panguprj/tinydram/synthesize/top_syn.vm      
|            | D:/panguprj/tinydram/synthesize/top.snr         
+---------------------------------------------------------------+


Flow Command: synthesize -ads -selected_syn_tool_opt 2 
Peak memory: 483,471,360 bytes
Total CPU  time to synthesize completion : 88.328 sec
Total real time to synthesize completion : 169.000 sec
