#-----------------------------------------------------------
# Vivado v2024.2.1 (64-bit)
# SW Build 5266912 on Sun Dec 15 09:03:24 MST 2024
# IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
# SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
# Start of session at: Wed Mar 12 23:27:40 2025
# Process ID         : 12612
# Current directory  : D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.runs/synth_1
# Command line       : vivado.exe -log Top_Upcounter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Upcounter.tcl
# Log file           : D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.runs/synth_1/Top_Upcounter.vds
# Journal file       : D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.runs/synth_1\vivado.jou
# Running On         : PKLT
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency      : 2419 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 34069 MB
# Swap memory        : 2147 MB
# Total Virtual      : 36216 MB
# Available Virtual  : 16027 MB
#-----------------------------------------------------------
source Top_Upcounter.tcl -notrace
Command: synth_design -top Top_Upcounter -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 37804
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.156 ; gain = 466.949
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'w_run_stop', assumed default net type 'wire' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/new/stopwatch_dp.v:14]
INFO: [Synth 8-11241] undeclared symbol 'w_clear', assumed default net type 'wire' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/new/stopwatch_dp.v:26]
INFO: [Synth 8-6157] synthesizing module 'Top_Upcounter' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_wathc.v:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'm_1khz' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_btn_debounce.v:57]
INFO: [Synth 8-6155] done synthesizing module 'm_1khz' (0#1) [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_btn_debounce.v:57]
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_btn_debounce.v:30]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (0#1) [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_cu' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/new/stopwatch_cu.v:3]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_cu' (0#1) [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/new/stopwatch_cu.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_dp' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/new/stopwatch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'tick_100hz' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/new/stopwatch_dp.v:81]
INFO: [Synth 8-6155] done synthesizing module 'tick_100hz' (0#1) [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/new/stopwatch_dp.v:81]
INFO: [Synth 8-6157] synthesizing module 'counter_tick' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/new/stopwatch_dp.v:112]
	Parameter TICK_COUNT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_tick' (0#1) [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/new/stopwatch_dp.v:112]
WARNING: [Synth 8-689] width (8) of port connection 'counter' does not match port width (7) of module 'counter_tick' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/new/stopwatch_dp.v:28]
INFO: [Synth 8-6157] synthesizing module 'counter_tick__parameterized0' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/new/stopwatch_dp.v:112]
	Parameter TICK_COUNT bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_tick__parameterized0' (0#1) [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/new/stopwatch_dp.v:112]
WARNING: [Synth 8-689] width (7) of port connection 'counter' does not match port width (6) of module 'counter_tick__parameterized0' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/new/stopwatch_dp.v:42]
WARNING: [Synth 8-689] width (7) of port connection 'counter' does not match port width (6) of module 'counter_tick__parameterized0' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/new/stopwatch_dp.v:56]
INFO: [Synth 8-6157] synthesizing module 'counter_tick__parameterized1' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/new/stopwatch_dp.v:112]
	Parameter TICK_COUNT bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_tick__parameterized1' (0#1) [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/new/stopwatch_dp.v:112]
WARNING: [Synth 8-689] width (6) of port connection 'counter' does not match port width (5) of module 'counter_tick__parameterized1' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/new/stopwatch_dp.v:70]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_dp' (0#1) [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/new/stopwatch_dp.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'msec' does not match port width (8) of module 'stopwatch_dp' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_wathc.v:42]
WARNING: [Synth 8-689] width (1) of port connection 'sec' does not match port width (8) of module 'stopwatch_dp' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_wathc.v:43]
WARNING: [Synth 8-689] width (1) of port connection 'min' does not match port width (8) of module 'stopwatch_dp' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_wathc.v:44]
WARNING: [Synth 8-689] width (1) of port connection 'hour' does not match port width (8) of module 'stopwatch_dp' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_wathc.v:45]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_fnd_controlloer.v:3]
	Parameter LOW_MAX bound to: 100 - type: integer 
	Parameter HIGH_MAX bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_fnd_controlloer.v:64]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_fnd_controlloer.v:64]
INFO: [Synth 8-6157] synthesizing module 'counter_4' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_fnd_controlloer.v:93]
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (0#1) [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_fnd_controlloer.v:93]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_fnd_controlloer.v:113]
INFO: [Synth 8-226] default block is never used [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_fnd_controlloer.v:120]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (0#1) [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_fnd_controlloer.v:113]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_fnd_controlloer.v:131]
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (0#1) [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_fnd_controlloer.v:131]
WARNING: [Synth 8-689] width (7) of port connection 'bcd' does not match port width (14) of module 'digit_splitter' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_fnd_controlloer.v:35]
WARNING: [Synth 8-689] width (7) of port connection 'digit_1' does not match port width (4) of module 'digit_splitter' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_fnd_controlloer.v:36]
WARNING: [Synth 8-689] width (7) of port connection 'digit_10' does not match port width (4) of module 'digit_splitter' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_fnd_controlloer.v:37]
WARNING: [Synth 8-689] width (7) of port connection 'bcd' does not match port width (14) of module 'digit_splitter' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_fnd_controlloer.v:42]
WARNING: [Synth 8-689] width (7) of port connection 'digit_1' does not match port width (4) of module 'digit_splitter' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_fnd_controlloer.v:43]
WARNING: [Synth 8-689] width (7) of port connection 'digit_10' does not match port width (4) of module 'digit_splitter' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_fnd_controlloer.v:44]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_fnd_controlloer.v:140]
INFO: [Synth 8-226] default block is never used [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_fnd_controlloer.v:153]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (0#1) [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_fnd_controlloer.v:140]
WARNING: [Synth 8-689] width (7) of port connection 'digit_1' does not match port width (4) of module 'mux_4x1' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_fnd_controlloer.v:50]
WARNING: [Synth 8-689] width (7) of port connection 'digit_10' does not match port width (4) of module 'mux_4x1' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_fnd_controlloer.v:51]
WARNING: [Synth 8-689] width (7) of port connection 'digit_100' does not match port width (4) of module 'mux_4x1' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_fnd_controlloer.v:52]
WARNING: [Synth 8-689] width (7) of port connection 'digit_1000' does not match port width (4) of module 'mux_4x1' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_fnd_controlloer.v:53]
INFO: [Synth 8-6157] synthesizing module 'bcdtoseg' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_fnd_controlloer.v:164]
INFO: [Synth 8-226] default block is never used [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_fnd_controlloer.v:171]
INFO: [Synth 8-6155] done synthesizing module 'bcdtoseg' (0#1) [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_fnd_controlloer.v:164]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (0#1) [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_fnd_controlloer.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'bcd_low' does not match port width (7) of module 'fnd_controller' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_wathc.v:54]
WARNING: [Synth 8-689] width (1) of port connection 'bcd_high' does not match port width (7) of module 'fnd_controller' [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_wathc.v:55]
INFO: [Synth 8-6155] done synthesizing module 'Top_Upcounter' (0#1) [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/imports/FPGA_Harman/my_wathc.v:3]
WARNING: [Synth 8-3848] Net w_clear in module/entity stopwatch_dp does not have driver. [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/new/stopwatch_dp.v:26]
WARNING: [Synth 8-3848] Net w_run_stop in module/entity stopwatch_dp does not have driver. [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/sources_1/new/stopwatch_dp.v:14]
WARNING: [Synth 8-7129] Port i_run_stop in module stopwatch_dp is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1130.762 ; gain = 573.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1130.762 ; gain = 573.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1130.762 ; gain = 573.555
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1130.762 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Upcounter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Upcounter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1224.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1224.234 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1224.234 ; gain = 667.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1224.234 ; gain = 667.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1224.234 ; gain = 667.027
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stopwatch_cu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                              001 |                              000
                     RUN |                              010 |                              001
                   CLEAR |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'stopwatch_cu'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1224.234 ; gain = 667.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (U_CU/FSM_onehot_state_reg[2]) is unused and will be removed from module Top_Upcounter.
WARNING: [Synth 8-3332] Sequential element (U_CU/FSM_onehot_state_reg[1]) is unused and will be removed from module Top_Upcounter.
WARNING: [Synth 8-3332] Sequential element (U_CU/FSM_onehot_state_reg[0]) is unused and will be removed from module Top_Upcounter.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1224.234 ; gain = 667.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1326.324 ; gain = 769.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1346.289 ; gain = 789.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1346.289 ; gain = 789.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1552.809 ; gain = 995.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1552.809 ; gain = 995.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1552.809 ; gain = 995.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1552.809 ; gain = 995.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1552.809 ; gain = 995.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1552.809 ; gain = 995.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     2|
|4     |LUT2   |     5|
|5     |LUT3   |     1|
|6     |LUT4   |     4|
|7     |LUT5   |     1|
|8     |LUT6   |    18|
|9     |FDCE   |    22|
|10    |IBUF   |     2|
|11    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1552.809 ; gain = 995.602
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1552.809 ; gain = 902.129
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1552.809 ; gain = 995.602
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1552.809 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1552.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 87fdec53
INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1552.809 ; gain = 1186.332
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1552.809 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/harman/FPGA_Harman/new_my_stopwatch/new_my_stopwatch.runs/synth_1/Top_Upcounter.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Top_Upcounter_utilization_synth.rpt -pb Top_Upcounter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 12 23:28:22 2025...
