INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giorg/Desktop/progetto-psd/vivado/progetto-psd/progetto-psd.sim/sim_1/impl/func/xsim/TB_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BufferLine'
INFO: [VRFC 10-3107] analyzing entity 'FF_T'
INFO: [VRFC 10-3107] analyzing entity 'FF_T_10'
INFO: [VRFC 10-3107] analyzing entity 'FF_T_11'
INFO: [VRFC 10-3107] analyzing entity 'FF_T_12'
INFO: [VRFC 10-3107] analyzing entity 'FF_T_13'
INFO: [VRFC 10-3107] analyzing entity 'FF_T_14'
INFO: [VRFC 10-3107] analyzing entity 'FF_T_15'
INFO: [VRFC 10-3107] analyzing entity 'FF_T_16'
INFO: [VRFC 10-3107] analyzing entity 'FF_T_17'
INFO: [VRFC 10-3107] analyzing entity 'FF_T_18'
INFO: [VRFC 10-3107] analyzing entity 'FF_T_19'
INFO: [VRFC 10-3107] analyzing entity 'FF_T_20'
INFO: [VRFC 10-3107] analyzing entity 'FF_T_21'
INFO: [VRFC 10-3107] analyzing entity 'FSM'
INFO: [VRFC 10-3107] analyzing entity 'Registro'
INFO: [VRFC 10-3107] analyzing entity 'Registro_5'
INFO: [VRFC 10-3107] analyzing entity 'Registro_6'
INFO: [VRFC 10-3107] analyzing entity 'Registro_7'
INFO: [VRFC 10-3107] analyzing entity 'Registro_8'
INFO: [VRFC 10-3107] analyzing entity 'Registro_9'
INFO: [VRFC 10-3107] analyzing entity '\Registro__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\Registro__parameterized2_0\'
INFO: [VRFC 10-3107] analyzing entity '\Registro__parameterized2_1\'
INFO: [VRFC 10-3107] analyzing entity '\Registro__parameterized2_2\'
INFO: [VRFC 10-3107] analyzing entity '\Registro__parameterized2_3\'
INFO: [VRFC 10-3107] analyzing entity '\Registro__parameterized2_4\'
INFO: [VRFC 10-3107] analyzing entity '\Registro__parameterized4\'
INFO: [VRFC 10-3107] analyzing entity 'Counter_13bit'
INFO: [VRFC 10-3107] analyzing entity 'Reg_Module_AddMult'
INFO: [VRFC 10-3107] analyzing entity 'Reg_Module_MultAdd'
INFO: [VRFC 10-3107] analyzing entity 'FSM_and_Counter'
INFO: [VRFC 10-3107] analyzing entity 'FilterCircuit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giorg/Desktop/progetto-psd/vivado/src/costants.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giorg/Desktop/progetto-psd/vivado/tb/TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB'
