Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 00:09:02 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row2_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  row2_reg[14]/CK (DFF_X1)                              0.0000     0.0000 r
  row2_reg[14]/Q (DFF_X1)                               0.6110     0.6110 f
  U1235/ZN (XNOR2_X2)                                   0.2762     0.8871 f
  U1236/ZN (XNOR2_X2)                                   0.3046     1.1917 f
  U908/ZN (XNOR2_X2)                                    0.2689     1.4607 f
  U856/ZN (NOR2_X1)                                     0.2556     1.7162 r
  U690/ZN (NAND3_X2)                                    0.1008     1.8170 f
  U494/ZN (NAND2_X1)                                    0.1631     1.9801 r
  U532/ZN (INV_X2)                                      0.0506     2.0307 f
  U689/ZN (AOI21_X2)                                    0.1478     2.1785 r
  dut_sram_write_data_reg[12]/D (DFF_X2)                0.0000     2.1785 r
  data arrival time                                                2.1785

  clock clk (rise edge)                                 2.4600     2.4600
  clock network delay (ideal)                           0.0000     2.4600
  clock uncertainty                                    -0.0500     2.4100
  dut_sram_write_data_reg[12]/CK (DFF_X2)               0.0000     2.4100 r
  library setup time                                   -0.2297     2.1803
  data required time                                               2.1803
  --------------------------------------------------------------------------
  data required time                                               2.1803
  data arrival time                                               -2.1785
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0018


1
