digraph "CFG for '_Z22binaryCrossEntropyCostPfS_iS_' function" {
	label="CFG for '_Z22binaryCrossEntropyCostPfS_iS_' function";

	Node0x4b74900 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = icmp slt i32 %13, %2\l  br i1 %14, label %15, label %56\l|{<s0>T|<s1>F}}"];
	Node0x4b74900:s0 -> Node0x4b76850;
	Node0x4b74900:s1 -> Node0x4b768e0;
	Node0x4b76850 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%15:\l15:                                               \l  %16 = sext i32 %13 to i64\l  %17 = getelementptr inbounds float, float addrspace(1)* %1, i64 %16\l  %18 = load float, float addrspace(1)* %17, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %19 = getelementptr inbounds float, float addrspace(1)* %0, i64 %16\l  %20 = load float, float addrspace(1)* %19, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %21 = tail call i1 @llvm.amdgcn.class.f32(float %20, i32 144)\l  %22 = select i1 %21, float 0x41F0000000000000, float 1.000000e+00\l  %23 = fmul float %20, %22\l  %24 = tail call float @llvm.log2.f32(float %23)\l  %25 = fmul float %24, 0x3FE62E42E0000000\l  %26 = tail call i1 @llvm.amdgcn.class.f32(float %24, i32 519)\l  %27 = fneg float %25\l  %28 = tail call float @llvm.fma.f32(float %24, float 0x3FE62E42E0000000,\l... float %27)\l  %29 = tail call float @llvm.fma.f32(float %24, float 0x3E6EFA39E0000000,\l... float %28)\l  %30 = fadd float %25, %29\l  %31 = select i1 %26, float %24, float %30\l  %32 = select i1 %21, float 0x40362E4300000000, float 0.000000e+00\l  %33 = fsub float %31, %32\l  %34 = fmul contract float %18, %33\l  %35 = fsub contract float 1.000000e+00, %18\l  %36 = fsub contract float 1.000000e+00, %20\l  %37 = tail call i1 @llvm.amdgcn.class.f32(float %36, i32 144)\l  %38 = select i1 %37, float 0x41F0000000000000, float 1.000000e+00\l  %39 = fmul float %36, %38\l  %40 = tail call float @llvm.log2.f32(float %39)\l  %41 = fmul float %40, 0x3FE62E42E0000000\l  %42 = tail call i1 @llvm.amdgcn.class.f32(float %40, i32 519)\l  %43 = fneg float %41\l  %44 = tail call float @llvm.fma.f32(float %40, float 0x3FE62E42E0000000,\l... float %43)\l  %45 = tail call float @llvm.fma.f32(float %40, float 0x3E6EFA39E0000000,\l... float %44)\l  %46 = fadd float %41, %45\l  %47 = select i1 %42, float %40, float %46\l  %48 = select i1 %37, float 0x40362E4300000000, float 0.000000e+00\l  %49 = fsub float %47, %48\l  %50 = fmul contract float %35, %49\l  %51 = fadd contract float %34, %50\l  %52 = fneg contract float %51\l  %53 = sitofp i32 %2 to float\l  %54 = fdiv contract float %52, %53\l  %55 = atomicrmw fadd float addrspace(1)* %3, float %54\l... syncscope(\"agent-one-as\") monotonic, align 4\l  br label %56\l}"];
	Node0x4b76850 -> Node0x4b768e0;
	Node0x4b768e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%56:\l56:                                               \l  ret void\l}"];
}
