// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtb.h for the primary calling header

#include "Vtb__pch.h"
#include "Vtb___024root.h"

VL_ATTR_COLD void Vtb___024root___eval_static(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___eval_static\n"); );
}

VL_ATTR_COLD void Vtb___024root___eval_initial__TOP(Vtb___024root* vlSelf);

VL_ATTR_COLD void Vtb___024root___eval_initial(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___eval_initial\n"); );
    // Body
    Vtb___024root___eval_initial__TOP(vlSelf);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__dest_reg_sel_new_1__DOT__s_logisimNet2__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__dest_reg_sel_new_1__DOT__s_logisimNet2;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__dest_reg_sel_new_1__DOT__s_logisimNet12__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__dest_reg_sel_new_1__DOT__s_logisimNet12;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__dest_reg_sel_new_1__DOT__s_logisimNet5__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__dest_reg_sel_new_1__DOT__s_logisimNet5;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__dest_reg_sel_new_1__DOT__s_logisimNet2__1 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__dest_reg_sel_new_1__DOT__s_logisimNet2;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__dest_reg_sel_new_1__DOT__s_logisimNet12__1 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__dest_reg_sel_new_1__DOT__s_logisimNet12;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__dest_reg_sel_new_1__DOT__s_logisimNet5__1 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__dest_reg_sel_new_1__DOT__s_logisimNet5;
    vlSelf->__Vtrigprevexpr___TOP__clk__0 = vlSelf->clk;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet2__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet2;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet19__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet19;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet55__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet55;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet124__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet124;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet20__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet20;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet63__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet63;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet51__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet51;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet21__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet21;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet17__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet17;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet0__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet0;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet9__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet9;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet3__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet3;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet85__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet85;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet96__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet96;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet101__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet101;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet115__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet115;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet97__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet97;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet107__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet107;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet120__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet120;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet73__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet73;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet86__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet86;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet98__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet98;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet108__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet108;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet58__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet58;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet72__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet72;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet87__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet87;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet105__0 
        = vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet105;
}

VL_ATTR_COLD void Vtb___024root___eval_initial__TOP(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___eval_initial__TOP\n"); );
    // Init
    VlWide<3>/*95:0*/ __Vtemp_1;
    // Body
    __Vtemp_1[0U] = 0x2e747874U;
    __Vtemp_1[1U] = 0x2f70676dU;
    __Vtemp_1[2U] = 0x2e2eU;
    VL_READMEM_N(true, 8, 4096, 0, VL_CVT_PACK_STR_NW(3, __Vtemp_1)
                 ,  &(vlSelf->tb__DOT__ROM), 0, ~0ULL);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_62__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_63__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_64__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_65__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_66__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_67__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_68__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_69__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_70__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_71__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_72__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_73__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_74__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_75__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_76__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_77__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_78__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_79__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_80__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_81__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_82__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_83__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_84__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_85__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_86__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_87__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_88__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_21__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_22__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_23__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_24__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__MEMORY_4__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__MEMORY_5__DOT__s_currentState = 0U;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__MEMORY_6__DOT__s_currentState = 0U;
}

VL_ATTR_COLD void Vtb___024root___eval_final(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___eval_final\n"); );
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtb___024root___dump_triggers__stl(Vtb___024root* vlSelf);
#endif  // VL_DEBUG
VL_ATTR_COLD bool Vtb___024root___eval_phase__stl(Vtb___024root* vlSelf);

VL_ATTR_COLD void Vtb___024root___eval_settle(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___eval_settle\n"); );
    // Init
    IData/*31:0*/ __VstlIterCount;
    CData/*0:0*/ __VstlContinue;
    // Body
    __VstlIterCount = 0U;
    vlSelf->__VstlFirstIteration = 1U;
    __VstlContinue = 1U;
    while (__VstlContinue) {
        if (VL_UNLIKELY((0x64U < __VstlIterCount))) {
#ifdef VL_DEBUG
            Vtb___024root___dump_triggers__stl(vlSelf);
#endif
            VL_FATAL_MT("bench.v", 1, "", "Settle region did not converge.");
        }
        __VstlIterCount = ((IData)(1U) + __VstlIterCount);
        __VstlContinue = 0U;
        if (Vtb___024root___eval_phase__stl(vlSelf)) {
            __VstlContinue = 1U;
        }
        vlSelf->__VstlFirstIteration = 0U;
    }
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtb___024root___dump_triggers__stl(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___dump_triggers__stl\n"); );
    // Body
    if ((1U & (~ (IData)(vlSelf->__VstlTriggered.any())))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 0 is active: Internal 'stl' trigger - first iteration\n");
    }
    if ((2ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 1 is active: @([hybrid] tb.as5401.CIRCUIT_0.dest_reg_sel_new_1.s_logisimNet2 or [hybrid] tb.as5401.CIRCUIT_0.dest_reg_sel_new_1.s_logisimNet12 or [hybrid] tb.as5401.CIRCUIT_0.dest_reg_sel_new_1.s_logisimNet5)\n");
    }
}
#endif  // VL_DEBUG

VL_ATTR_COLD void Vtb___024root___stl_sequent__TOP__0(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___stl_sequent__TOP__0\n"); );
    // Init
    QData/*63:0*/ tb__DOT__mres_expected_unsigned;
    tb__DOT__mres_expected_unsigned = 0;
    CData/*0:0*/ tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__s_logisimNet15;
    tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__s_logisimNet15 = 0;
    CData/*0:0*/ tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__s_logisimNet26;
    tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__s_logisimNet26 = 0;
    CData/*0:0*/ tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet18;
    tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet18 = 0;
    CData/*4:0*/ tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus43;
    tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus43 = 0;
    CData/*4:0*/ tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus48;
    tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus48 = 0;
    CData/*4:0*/ tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus51;
    tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus51 = 0;
    CData/*1:0*/ tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus87;
    tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus87 = 0;
    CData/*2:0*/ tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus88;
    tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus88 = 0;
    // Body
    vlSelf->tb__DOT__min0 = ((vlSelf->tb__DOT__RAM[0xbU] 
                              << 0x1cU) | ((vlSelf->tb__DOT__RAM
                                            [0xaU] 
                                            << 0x18U) 
                                           | ((vlSelf->tb__DOT__RAM
                                               [9U] 
                                               << 0x14U) 
                                              | ((vlSelf->tb__DOT__RAM
                                                  [8U] 
                                                  << 0x10U) 
                                                 | ((vlSelf->tb__DOT__RAM
                                                     [7U] 
                                                     << 0xcU) 
                                                    | ((vlSelf->tb__DOT__RAM
                                                        [6U] 
                                                        << 8U) 
                                                       | ((vlSelf->tb__DOT__RAM
                                                           [5U] 
                                                           << 4U) 
                                                          | vlSelf->tb__DOT__RAM
                                                          [4U])))))));
    vlSelf->tb__DOT__min1 = ((vlSelf->tb__DOT__RAM[0x13U] 
                              << 0x1cU) | ((vlSelf->tb__DOT__RAM
                                            [0x12U] 
                                            << 0x18U) 
                                           | ((vlSelf->tb__DOT__RAM
                                               [0x11U] 
                                               << 0x14U) 
                                              | ((vlSelf->tb__DOT__RAM
                                                  [0x10U] 
                                                  << 0x10U) 
                                                 | ((vlSelf->tb__DOT__RAM
                                                     [0xfU] 
                                                     << 0xcU) 
                                                    | ((vlSelf->tb__DOT__RAM
                                                        [0xeU] 
                                                        << 8U) 
                                                       | ((vlSelf->tb__DOT__RAM
                                                           [0xdU] 
                                                           << 4U) 
                                                          | vlSelf->tb__DOT__RAM
                                                          [0xcU])))))));
    vlSelf->tb__DOT__mres = (((QData)((IData)(vlSelf->tb__DOT__RAM
                                              [0x23U])) 
                              << 0x3cU) | (((QData)((IData)(
                                                            vlSelf->tb__DOT__RAM
                                                            [0x22U])) 
                                            << 0x38U) 
                                           | (((QData)((IData)(
                                                               vlSelf->tb__DOT__RAM
                                                               [0x21U])) 
                                               << 0x34U) 
                                              | (((QData)((IData)(
                                                                  vlSelf->tb__DOT__RAM
                                                                  [0x20U])) 
                                                  << 0x30U) 
                                                 | (((QData)((IData)(
                                                                     vlSelf->tb__DOT__RAM
                                                                     [0x1fU])) 
                                                     << 0x2cU) 
                                                    | (((QData)((IData)(
                                                                        vlSelf->tb__DOT__RAM
                                                                        [0x1eU])) 
                                                        << 0x28U) 
                                                       | (((QData)((IData)(
                                                                           vlSelf->tb__DOT__RAM
                                                                           [0x1dU])) 
                                                           << 0x24U) 
                                                          | (((QData)((IData)(
                                                                              vlSelf->tb__DOT__RAM
                                                                              [0x1cU])) 
                                                              << 0x20U) 
                                                             | (QData)((IData)(
                                                                               ((vlSelf->tb__DOT__RAM
                                                                                [0x1bU] 
                                                                                << 0x1cU) 
                                                                                | ((vlSelf->tb__DOT__RAM
                                                                                [0x1aU] 
                                                                                << 0x18U) 
                                                                                | ((vlSelf->tb__DOT__RAM
                                                                                [0x19U] 
                                                                                << 0x14U) 
                                                                                | ((vlSelf->tb__DOT__RAM
                                                                                [0x18U] 
                                                                                << 0x10U) 
                                                                                | ((vlSelf->tb__DOT__RAM
                                                                                [0x17U] 
                                                                                << 0xcU) 
                                                                                | ((vlSelf->tb__DOT__RAM
                                                                                [0x16U] 
                                                                                << 8U) 
                                                                                | ((vlSelf->tb__DOT__RAM
                                                                                [0x15U] 
                                                                                << 4U) 
                                                                                | vlSelf->tb__DOT__RAM
                                                                                [0x14U])))))))))))))))));
    vlSelf->tb__DOT__debug_val = ((vlSelf->tb__DOT__RAM
                                   [0x99U] << 4U) | 
                                  vlSelf->tb__DOT__RAM
                                  [0x98U]);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet7 
        = (1U & (~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__MEMORY_6__DOT__s_currentState)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet5 
        = (1U & (~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__MEMORY_4__DOT__s_currentState)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet3 
        = (1U & (~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__MEMORY_5__DOT__s_currentState)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__s_logisimNet34 
        = ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_21__DOT__s_currentState)) 
           & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_22__DOT__s_currentState));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet2 
        = ((IData)(vlSelf->clk) & (IData)(vlSelf->rst));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet9 
        = (1U & ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_22__DOT__s_currentState)) 
                 & (~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_21__DOT__s_currentState))));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus6 
        = (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_63__DOT__s_currentState) 
            << 3U) | (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_67__DOT__s_currentState) 
                       << 2U) | (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_66__DOT__s_currentState) 
                                  << 1U) | (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_65__DOT__s_currentState))));
    tb__DOT__mres_expected_unsigned = ((QData)((IData)(vlSelf->tb__DOT__min0_l)) 
                                       * (QData)((IData)(vlSelf->tb__DOT__min1_l)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__s_logisimNet24 
        = ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_22__DOT__s_currentState)) 
           & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_21__DOT__s_currentState));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet25 
        = ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_23__DOT__s_currentState)) 
           & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_24__DOT__s_currentState));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet4 
        = ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__MEMORY_5__DOT__s_currentState) 
           & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__MEMORY_6__DOT__s_currentState));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet0 
        = ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__MEMORY_6__DOT__s_currentState)) 
           & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__MEMORY_5__DOT__s_currentState));
    vlSelf->tb__DOT____VdfgTmp_h8a6da659__0 = vlSelf->tb__DOT__ROM
        [vlSelf->tb__DOT__PC];
    tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__s_logisimNet26 
        = ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_24__DOT__s_currentState)) 
           & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_23__DOT__s_currentState));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__mul2_1__DOT__s_logisimBus27 
        = (0xffU & (((0x3fU & (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_37__DOT__s_currentState) 
                                & (- (IData)((1U & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_38__DOT__s_currentState))))) 
                               + (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_37__DOT__s_currentState) 
                                   << 1U) & (- (IData)(
                                                       (1U 
                                                        & ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_38__DOT__s_currentState) 
                                                           >> 1U))))))) 
                     + (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_37__DOT__s_currentState) 
                         << 2U) & (- (IData)((1U & 
                                              ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_38__DOT__s_currentState) 
                                               >> 2U)))))) 
                    + (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_37__DOT__s_currentState) 
                        << 3U) & (- (IData)((1U & ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_38__DOT__s_currentState) 
                                                   >> 3U)))))));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__s_logisimNet1 
        = (1U & (~ ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_23__DOT__s_currentState) 
                    | (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_24__DOT__s_currentState))));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__s_logisimNet10 
        = ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_21__DOT__s_currentState) 
           & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_22__DOT__s_currentState));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9 
        = (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_71__DOT__s_currentState) 
            << 3U) | (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_70__DOT__s_currentState) 
                       << 2U) | (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_69__DOT__s_currentState) 
                                  << 1U) | (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_68__DOT__s_currentState))));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet28 
        = ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_62__DOT__s_currentState)) 
           & (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_72__DOT__s_currentState) 
               & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_73__DOT__s_currentState)) 
              & ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_74__DOT__s_currentState) 
                 & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_75__DOT__s_currentState))));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R7 
        = (((1U & ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_40__DOT__s_currentState) 
                   >> 3U)) > (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_41__DOT__s_currentState)) 
           | ((1U & ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_40__DOT__s_currentState) 
                     >> 3U)) == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_41__DOT__s_currentState)));
    vlSelf->tb__DOT__mres_expected = ((IData)(vlSelf->tb__DOT__mul_sign)
                                       ? (1ULL + (~ tb__DOT__mres_expected_unsigned))
                                       : tb__DOT__mres_expected_unsigned);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet30 
        = ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet25) 
           & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_22__DOT__s_currentState));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet124 
        = ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet4) 
           & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet25));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet9 
        = ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet0) 
           | (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet4));
    vlSelf->__VdfgTmp_ha184b45b__0 = (0xfU & ((0U == (IData)(vlSelf->tb__DOT__step))
                                               ? (IData)(vlSelf->tb__DOT____VdfgTmp_h8a6da659__0)
                                               : ((IData)(vlSelf->tb__DOT__I)
                                                   ? 
                                                  ((IData)(vlSelf->tb__DOT____VdfgTmp_h8a6da659__0) 
                                                   >> 4U)
                                                   : 
                                                  vlSelf->tb__DOT__RAM
                                                  [vlSelf->tb__DOT__MAR])));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet32 
        = ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__s_logisimNet1) 
           & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__s_logisimNet24));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet71 
        = ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__s_logisimNet1) 
           & ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_21__DOT__s_currentState)) 
              & (~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_22__DOT__s_currentState))));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet26 
        = ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__s_logisimNet1) 
           & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__s_logisimNet10));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet48 
        = ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__s_logisimNet10)) 
           & (IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__s_logisimNet26));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet2 
        = ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__s_logisimNet10) 
           & (IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__s_logisimNet26));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet38 
        = ((~ ((((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_68__DOT__s_currentState) 
                 & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_69__DOT__s_currentState)) 
                & ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_70__DOT__s_currentState) 
                   & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_71__DOT__s_currentState))) 
               & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet28))) 
           & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet28));
    tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus87 
        = ((2U & (((IData)(1U) + (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_40__DOT__s_currentState) 
                                   >> 3U) + (~ ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R7) 
                                                & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_41__DOT__s_currentState))))) 
                  << 1U)) | (1U & ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_40__DOT__s_currentState) 
                                   >> 2U)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet26 
        = (((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet30)) 
            & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_21__DOT__s_currentState)) 
           | ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet30) 
              & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_64__DOT__s_currentState)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet118 
        = ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet71)) 
           & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_63__DOT__s_currentState));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet47 
        = ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet71)) 
           & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_67__DOT__s_currentState));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet62 
        = ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet71)) 
           & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_66__DOT__s_currentState));
    tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__s_logisimNet15 
        = (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_23__DOT__s_currentState) 
            & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_24__DOT__s_currentState)) 
           | (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet71));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet61 
        = ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet71)) 
           & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_65__DOT__s_currentState));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet20 
        = ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet0)) 
           & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet26));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet119 
        = ((((~ ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_21__DOT__s_currentState) 
                 | (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_22__DOT__s_currentState))) 
             & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet48)) 
            | ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet48) 
               & ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_64__DOT__s_currentState) 
                  & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_21__DOT__s_currentState)))) 
           | ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet48) 
              & ((~ (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_65__DOT__s_currentState) 
                      | (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_66__DOT__s_currentState)) 
                     | ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_63__DOT__s_currentState) 
                        | (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_67__DOT__s_currentState)))) 
                 & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_22__DOT__s_currentState))));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet8 
        = ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet2)) 
           & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet4));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__dest_reg_sel_new_1__DOT__s_logisimNet0 
        = ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet0)) 
           & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet2));
    tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet18 
        = ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet38) 
           & (IData)(vlSelf->clk));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R6 
        = (((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus87) 
            > (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_41__DOT__s_currentState)) 
           | ((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus87) 
              == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_41__DOT__s_currentState)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet18 
        = ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__s_logisimNet10)) 
           & (IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__s_logisimNet15));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet1 
        = ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__s_logisimNet10) 
           & (IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__s_logisimNet15));
    vlSelf->__VdfgTmp_h67d718e7__0 = (((((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__MEMORY_4__DOT__s_currentState)) 
                                         & (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_79__DOT__s_currentState) 
                                             & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet119)) 
                                            | ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet119)) 
                                               & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_71__DOT__s_currentState)))) 
                                        | ((((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_87__DOT__s_currentState) 
                                             & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet119)) 
                                            | ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet119)) 
                                               & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_63__DOT__s_currentState))) 
                                           & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__MEMORY_4__DOT__s_currentState))) 
                                       << 3U) | (((
                                                   ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__MEMORY_4__DOT__s_currentState)) 
                                                    & (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_78__DOT__s_currentState) 
                                                        & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet119)) 
                                                       | ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet119)) 
                                                          & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_70__DOT__s_currentState)))) 
                                                   | ((((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_86__DOT__s_currentState) 
                                                        & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet119)) 
                                                       | ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet119)) 
                                                          & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_67__DOT__s_currentState))) 
                                                      & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__MEMORY_4__DOT__s_currentState))) 
                                                  << 2U) 
                                                 | (((((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__MEMORY_4__DOT__s_currentState)) 
                                                       & (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_77__DOT__s_currentState) 
                                                           & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet119)) 
                                                          | ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet119)) 
                                                             & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_69__DOT__s_currentState)))) 
                                                      | ((((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_85__DOT__s_currentState) 
                                                           & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet119)) 
                                                          | ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet119)) 
                                                             & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_66__DOT__s_currentState))) 
                                                         & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__MEMORY_4__DOT__s_currentState))) 
                                                     << 1U) 
                                                    | (((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__MEMORY_4__DOT__s_currentState)) 
                                                        & (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_76__DOT__s_currentState) 
                                                            & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet119)) 
                                                           | ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet119)) 
                                                              & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_68__DOT__s_currentState)))) 
                                                       | ((((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_84__DOT__s_currentState) 
                                                            & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet119)) 
                                                           | ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet119)) 
                                                              & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_65__DOT__s_currentState))) 
                                                          & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__MEMORY_4__DOT__s_currentState))))));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet19 
        = ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet8)) 
           & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_88__DOT__s_currentState));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet72 
        = ((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet18) 
           & (5U == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet85 
        = ((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet18) 
           & (6U == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet96 
        = ((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet18) 
           & (7U == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet101 
        = ((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet18) 
           & (0xaU == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet115 
        = ((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet18) 
           & (0xbU == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet97 
        = ((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet18) 
           & (0xcU == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet107 
        = ((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet18) 
           & (0xdU == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet120 
        = ((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet18) 
           & (0xeU == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet73 
        = ((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet18) 
           & (0U == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet86 
        = ((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet18) 
           & (1U == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet98 
        = ((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet18) 
           & (2U == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet108 
        = ((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet18) 
           & (3U == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet58 
        = ((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet18) 
           & (4U == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet87 
        = ((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet18) 
           & (8U == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet105 
        = ((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet18) 
           & (9U == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)));
    tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus88 
        = ((6U & (((IData)(1U) + ((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus87) 
                                  + (~ ((- (IData)((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R6))) 
                                        & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_41__DOT__s_currentState))))) 
                  << 1U)) | (1U & ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_40__DOT__s_currentState) 
                                   >> 1U)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet55 
        = ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet4) 
           & ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet18) 
              | (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet25)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet63 
        = ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet0)) 
           & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet1));
    vlSelf->tb__DOT__uart_val = (((IData)(vlSelf->__VdfgTmp_h67d718e7__0) 
                                  << 4U) | (IData)(vlSelf->tb__DOT__uart_buff));
    vlSelf->tb__DOT__io_out = (((((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__MEMORY_4__DOT__s_currentState)) 
                                  & (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_83__DOT__s_currentState) 
                                      & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet119)) 
                                     | ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet119)) 
                                        & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_75__DOT__s_currentState)))) 
                                 | ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_62__DOT__s_currentState) 
                                    & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__MEMORY_4__DOT__s_currentState))) 
                                << 7U) | (((((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__MEMORY_4__DOT__s_currentState)) 
                                             & (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_82__DOT__s_currentState) 
                                                 & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet119)) 
                                                | ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet119)) 
                                                   & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_74__DOT__s_currentState)))) 
                                            | ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet119) 
                                               & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__MEMORY_4__DOT__s_currentState))) 
                                           << 6U) | 
                                          (((((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__MEMORY_4__DOT__s_currentState)) 
                                              & (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_81__DOT__s_currentState) 
                                                  & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet119)) 
                                                 | ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet119)) 
                                                    & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_73__DOT__s_currentState)))) 
                                             | (((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet38)) 
                                                 & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet32)) 
                                                & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__MEMORY_4__DOT__s_currentState))) 
                                            << 5U) 
                                           | (((((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__MEMORY_4__DOT__s_currentState)) 
                                                 & (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_80__DOT__s_currentState) 
                                                     & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet119)) 
                                                    | ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet119)) 
                                                       & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_72__DOT__s_currentState)))) 
                                                | (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet26) 
                                                    | (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet1)) 
                                                   & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__MEMORY_4__DOT__s_currentState))) 
                                               << 4U) 
                                              | (IData)(vlSelf->__VdfgTmp_h67d718e7__0)))));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R5 
        = (((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus88) 
            > (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_41__DOT__s_currentState)) 
           | ((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus88) 
              == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_41__DOT__s_currentState)));
    vlSelf->__VdfgTmp_h7022e098__0 = ((0xeU & (((IData)(1U) 
                                                + ((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus88) 
                                                   + 
                                                   (~ 
                                                    ((- (IData)((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R5))) 
                                                     & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_41__DOT__s_currentState))))) 
                                               << 1U)) 
                                      | (1U & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_40__DOT__s_currentState)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R4 
        = (((IData)(vlSelf->__VdfgTmp_h7022e098__0) 
            > (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_41__DOT__s_currentState)) 
           | ((IData)(vlSelf->__VdfgTmp_h7022e098__0) 
              == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_41__DOT__s_currentState)));
    tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus48 
        = ((0x1eU & (((IData)(1U) + ((IData)(vlSelf->__VdfgTmp_h7022e098__0) 
                                     + (~ (0x1fU & 
                                           ((- (IData)((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R4))) 
                                            & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_41__DOT__s_currentState)))))) 
                     << 1U)) | (1U & ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_39__DOT__s_currentState) 
                                      >> 3U)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R3 
        = (((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus48) 
            > (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_41__DOT__s_currentState)) 
           | ((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus48) 
              == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_41__DOT__s_currentState)));
    tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus51 
        = ((0x1eU & (((IData)(1U) + ((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus48) 
                                     + (~ (0x1fU & 
                                           ((- (IData)((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R3))) 
                                            & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_41__DOT__s_currentState)))))) 
                     << 1U)) | (1U & ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_39__DOT__s_currentState) 
                                      >> 2U)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R2 
        = (((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus51) 
            > (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_41__DOT__s_currentState)) 
           | ((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus51) 
              == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_41__DOT__s_currentState)));
    tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus43 
        = ((0x1eU & (((IData)(1U) + ((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus51) 
                                     + (~ (0x1fU & 
                                           ((- (IData)((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R2))) 
                                            & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_41__DOT__s_currentState)))))) 
                     << 1U)) | (1U & ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_39__DOT__s_currentState) 
                                      >> 1U)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R1 
        = (((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus43) 
            > (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_41__DOT__s_currentState)) 
           | ((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus43) 
              == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_41__DOT__s_currentState)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus45 
        = ((0x1eU & (((IData)(1U) + ((IData)(tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus43) 
                                     + (~ (0x1fU & 
                                           ((- (IData)((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R1))) 
                                            & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_41__DOT__s_currentState)))))) 
                     << 1U)) | (1U & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_39__DOT__s_currentState)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R0 
        = (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus45) 
            > (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_41__DOT__s_currentState)) 
           | ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus45) 
              == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_41__DOT__s_currentState)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus78 
        = (0xfU & (((((- (IData)((0U == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)))) 
                      & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_42__DOT__s_currentState)) 
                     | (((- (IData)((1U == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)))) 
                         & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_43__DOT__s_currentState)) 
                        | (((- (IData)((2U == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)))) 
                            & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_44__DOT__s_currentState)) 
                           | ((- (IData)((3U == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)))) 
                              & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_45__DOT__s_currentState))))) 
                    | ((((- (IData)((4U == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)))) 
                         & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_46__DOT__s_currentState)) 
                        | (((- (IData)((5U == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)))) 
                            & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_47__DOT__s_currentState)) 
                           | (((- (IData)((6U == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)))) 
                               & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_35__DOT__s_currentState)) 
                              | ((- (IData)((7U == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)))) 
                                 & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_36__DOT__s_currentState))))) 
                       | (((- (IData)((0xaU == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)))) 
                           & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__mul2_1__DOT__s_logisimBus27)) 
                          | (((- (IData)((0xbU == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)))) 
                              & ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__mul2_1__DOT__s_logisimBus27) 
                                 >> 4U)) | ((((- (IData)(
                                                         (0xcU 
                                                          == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)))) 
                                              & ((IData)(1U) 
                                                 + 
                                                 ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus45) 
                                                  + 
                                                  (~ 
                                                   (0x1fU 
                                                    & ((- (IData)((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R0))) 
                                                       & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_41__DOT__s_currentState))))))) 
                                             | (((- (IData)(
                                                            (0xdU 
                                                             == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)))) 
                                                 & (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R3) 
                                                     << 3U) 
                                                    | (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R2) 
                                                        << 2U) 
                                                       | (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R1) 
                                                           << 1U) 
                                                          | (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R0))))) 
                                                | (((- (IData)(
                                                               (0xeU 
                                                                == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)))) 
                                                    & (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R7) 
                                                        << 3U) 
                                                       | (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R6) 
                                                           << 2U) 
                                                          | (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R5) 
                                                              << 1U) 
                                                             | (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R4))))) 
                                                   | ((- (IData)(
                                                                 (8U 
                                                                  == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)))) 
                                                      & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_48__DOT__s_currentState))))) 
                                            | ((- (IData)(
                                                          (9U 
                                                           == (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9)))) 
                                               & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_52__DOT__s_currentState))))))) 
                   & (- (IData)((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet38)))));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet81 
        = (1U & (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus78) 
                  >> 3U) | ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet28)) 
                            & ((IData)(vlSelf->__VdfgTmp_ha184b45b__0) 
                               >> 3U))));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet120 
        = (1U & (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus78) 
                  >> 2U) | ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet28)) 
                            & ((IData)(vlSelf->__VdfgTmp_ha184b45b__0) 
                               >> 2U))));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet102 
        = (1U & (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus78) 
                  >> 1U) | ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet28)) 
                            & ((IData)(vlSelf->__VdfgTmp_ha184b45b__0) 
                               >> 1U))));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet5 
        = (1U & ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus78) 
                 | ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet28)) 
                    & (IData)(vlSelf->__VdfgTmp_ha184b45b__0))));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet57 
        = (((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_62__DOT__s_currentState)) 
            & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_63__DOT__s_currentState)) 
           | ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_62__DOT__s_currentState) 
              & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet81)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet29 
        = (((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_21__DOT__s_currentState)) 
            & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet81)) 
           | ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet81)) 
              & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_21__DOT__s_currentState)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet15 
        = (((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_62__DOT__s_currentState)) 
            & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_67__DOT__s_currentState)) 
           | ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_62__DOT__s_currentState) 
              & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet120)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet1 
        = (((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_21__DOT__s_currentState)) 
            & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet120)) 
           | ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet120)) 
              & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_21__DOT__s_currentState)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet41 
        = (((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_62__DOT__s_currentState)) 
            & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_66__DOT__s_currentState)) 
           | ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_62__DOT__s_currentState) 
              & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet102)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet31 
        = (((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_21__DOT__s_currentState)) 
            & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet102)) 
           | ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet102)) 
              & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_21__DOT__s_currentState)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet52 
        = (((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_62__DOT__s_currentState)) 
            & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_65__DOT__s_currentState)) 
           | ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_62__DOT__s_currentState) 
              & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet5)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet43 
        = (((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_21__DOT__s_currentState)) 
            & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet5)) 
           | ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet5)) 
              & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_21__DOT__s_currentState)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet39 
        = (((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet29)) 
            & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet118)) 
           | ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet118)) 
              & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet29)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet14 
        = (((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet1)) 
            & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet47)) 
           | ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet47)) 
              & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet1)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet40 
        = (((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet31)) 
            & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet62)) 
           | ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet62)) 
              & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet31)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet27 
        = (((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet43)) 
            & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet61)) 
           | ((~ (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet61)) 
              & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet43)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet18 
        = (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet27) 
            & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet26)) 
           | ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet61) 
              & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet43)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet20 
        = (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet40) 
            & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet18)) 
           | ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet62) 
              & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet31)));
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet13 
        = (((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet14) 
            & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet20)) 
           | ((IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet47) 
              & (IData)(vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet1)));
}

void Vtb___024root___act_sequent__TOP__0(Vtb___024root* vlSelf);

VL_ATTR_COLD void Vtb___024root___eval_stl(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___eval_stl\n"); );
    // Body
    if ((1ULL & vlSelf->__VstlTriggered.word(0U))) {
        Vtb___024root___stl_sequent__TOP__0(vlSelf);
    }
    if ((3ULL & vlSelf->__VstlTriggered.word(0U))) {
        Vtb___024root___act_sequent__TOP__0(vlSelf);
    }
}

VL_ATTR_COLD void Vtb___024root___eval_triggers__stl(Vtb___024root* vlSelf);

VL_ATTR_COLD bool Vtb___024root___eval_phase__stl(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___eval_phase__stl\n"); );
    // Init
    CData/*0:0*/ __VstlExecute;
    // Body
    Vtb___024root___eval_triggers__stl(vlSelf);
    __VstlExecute = vlSelf->__VstlTriggered.any();
    if (__VstlExecute) {
        Vtb___024root___eval_stl(vlSelf);
    }
    return (__VstlExecute);
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtb___024root___dump_triggers__ico(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___dump_triggers__ico\n"); );
    // Body
    if ((1U & (~ (IData)(vlSelf->__VicoTriggered.any())))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelf->__VicoTriggered.word(0U))) {
        VL_DBG_MSGF("         'ico' region trigger index 0 is active: Internal 'ico' trigger - first iteration\n");
    }
}
#endif  // VL_DEBUG

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtb___024root___dump_triggers__act(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___dump_triggers__act\n"); );
    // Body
    if ((1U & (~ (IData)(vlSelf->__VactTriggered.any())))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 0 is active: @([hybrid] tb.as5401.CIRCUIT_0.dest_reg_sel_new_1.s_logisimNet2 or [hybrid] tb.as5401.CIRCUIT_0.dest_reg_sel_new_1.s_logisimNet12 or [hybrid] tb.as5401.CIRCUIT_0.dest_reg_sel_new_1.s_logisimNet5)\n");
    }
    if ((2ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 1 is active: @(negedge clk)\n");
    }
    if ((4ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 2 is active: @(posedge tb.as5401.CIRCUIT_0.clock_gen_2_1.s_logisimNet2 or posedge tb.as5401.CIRCUIT_0.s_logisimNet19)\n");
    }
    if ((8ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 3 is active: @(posedge tb.as5401.CIRCUIT_0.s_logisimNet55)\n");
    }
    if ((0x10ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 4 is active: @(posedge tb.as5401.CIRCUIT_0.clock_gen_2_1.s_logisimNet2 or posedge tb.as5401.CIRCUIT_0.s_logisimNet124)\n");
    }
    if ((0x20ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 5 is active: @(posedge tb.as5401.CIRCUIT_0.clock_gen_2_1.s_logisimNet2 or posedge tb.as5401.CIRCUIT_0.s_logisimNet20)\n");
    }
    if ((0x40ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 6 is active: @(posedge tb.as5401.CIRCUIT_0.clock_gen_2_1.s_logisimNet2 or posedge tb.as5401.CIRCUIT_0.s_logisimNet63)\n");
    }
    if ((0x80ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 7 is active: @(posedge tb.as5401.CIRCUIT_0.s_logisimNet51)\n");
    }
    if ((0x100ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 8 is active: @(posedge tb.as5401.CIRCUIT_0.s_logisimNet21)\n");
    }
    if ((0x200ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 9 is active: @(posedge tb.as5401.CIRCUIT_0.s_logisimNet17)\n");
    }
    if ((0x400ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 10 is active: @(posedge clk or posedge tb.as5401.CIRCUIT_0.clock_gen_2_1.s_logisimNet2)\n");
    }
    if ((0x800ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 11 is active: @(posedge tb.as5401.CIRCUIT_0.clock_gen_2_1.s_logisimNet0 or posedge tb.as5401.CIRCUIT_0.clock_gen_2_1.s_logisimNet2)\n");
    }
    if ((0x1000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 12 is active: @(posedge tb.as5401.CIRCUIT_0.clock_gen_2_1.s_logisimNet2 or posedge tb.as5401.CIRCUIT_0.clock_gen_2_1.s_logisimNet9)\n");
    }
    if ((0x2000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 13 is active: @(posedge tb.as5401.CIRCUIT_0.clock_gen_2_1.s_logisimNet2 or posedge tb.as5401.CIRCUIT_0.clock_gen_2_1.s_logisimNet3)\n");
    }
    if ((0x4000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 14 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet85)\n");
    }
    if ((0x8000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 15 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet96)\n");
    }
    if ((0x10000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 16 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet101)\n");
    }
    if ((0x20000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 17 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet115)\n");
    }
    if ((0x40000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 18 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet97)\n");
    }
    if ((0x80000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 19 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet107)\n");
    }
    if ((0x100000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 20 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet120)\n");
    }
    if ((0x200000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 21 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet73)\n");
    }
    if ((0x400000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 22 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet86)\n");
    }
    if ((0x800000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 23 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet98)\n");
    }
    if ((0x1000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 24 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet108)\n");
    }
    if ((0x2000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 25 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet58)\n");
    }
    if ((0x4000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 26 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet72)\n");
    }
    if ((0x8000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 27 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet87)\n");
    }
    if ((0x10000000ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 28 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet105)\n");
    }
}
#endif  // VL_DEBUG

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtb___024root___dump_triggers__nba(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___dump_triggers__nba\n"); );
    // Body
    if ((1U & (~ (IData)(vlSelf->__VnbaTriggered.any())))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 0 is active: @([hybrid] tb.as5401.CIRCUIT_0.dest_reg_sel_new_1.s_logisimNet2 or [hybrid] tb.as5401.CIRCUIT_0.dest_reg_sel_new_1.s_logisimNet12 or [hybrid] tb.as5401.CIRCUIT_0.dest_reg_sel_new_1.s_logisimNet5)\n");
    }
    if ((2ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 1 is active: @(negedge clk)\n");
    }
    if ((4ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 2 is active: @(posedge tb.as5401.CIRCUIT_0.clock_gen_2_1.s_logisimNet2 or posedge tb.as5401.CIRCUIT_0.s_logisimNet19)\n");
    }
    if ((8ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 3 is active: @(posedge tb.as5401.CIRCUIT_0.s_logisimNet55)\n");
    }
    if ((0x10ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 4 is active: @(posedge tb.as5401.CIRCUIT_0.clock_gen_2_1.s_logisimNet2 or posedge tb.as5401.CIRCUIT_0.s_logisimNet124)\n");
    }
    if ((0x20ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 5 is active: @(posedge tb.as5401.CIRCUIT_0.clock_gen_2_1.s_logisimNet2 or posedge tb.as5401.CIRCUIT_0.s_logisimNet20)\n");
    }
    if ((0x40ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 6 is active: @(posedge tb.as5401.CIRCUIT_0.clock_gen_2_1.s_logisimNet2 or posedge tb.as5401.CIRCUIT_0.s_logisimNet63)\n");
    }
    if ((0x80ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 7 is active: @(posedge tb.as5401.CIRCUIT_0.s_logisimNet51)\n");
    }
    if ((0x100ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 8 is active: @(posedge tb.as5401.CIRCUIT_0.s_logisimNet21)\n");
    }
    if ((0x200ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 9 is active: @(posedge tb.as5401.CIRCUIT_0.s_logisimNet17)\n");
    }
    if ((0x400ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 10 is active: @(posedge clk or posedge tb.as5401.CIRCUIT_0.clock_gen_2_1.s_logisimNet2)\n");
    }
    if ((0x800ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 11 is active: @(posedge tb.as5401.CIRCUIT_0.clock_gen_2_1.s_logisimNet0 or posedge tb.as5401.CIRCUIT_0.clock_gen_2_1.s_logisimNet2)\n");
    }
    if ((0x1000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 12 is active: @(posedge tb.as5401.CIRCUIT_0.clock_gen_2_1.s_logisimNet2 or posedge tb.as5401.CIRCUIT_0.clock_gen_2_1.s_logisimNet9)\n");
    }
    if ((0x2000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 13 is active: @(posedge tb.as5401.CIRCUIT_0.clock_gen_2_1.s_logisimNet2 or posedge tb.as5401.CIRCUIT_0.clock_gen_2_1.s_logisimNet3)\n");
    }
    if ((0x4000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 14 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet85)\n");
    }
    if ((0x8000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 15 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet96)\n");
    }
    if ((0x10000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 16 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet101)\n");
    }
    if ((0x20000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 17 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet115)\n");
    }
    if ((0x40000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 18 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet97)\n");
    }
    if ((0x80000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 19 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet107)\n");
    }
    if ((0x100000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 20 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet120)\n");
    }
    if ((0x200000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 21 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet73)\n");
    }
    if ((0x400000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 22 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet86)\n");
    }
    if ((0x800000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 23 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet98)\n");
    }
    if ((0x1000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 24 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet108)\n");
    }
    if ((0x2000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 25 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet58)\n");
    }
    if ((0x4000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 26 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet72)\n");
    }
    if ((0x8000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 27 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet87)\n");
    }
    if ((0x10000000ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 28 is active: @(posedge tb.as5401.CIRCUIT_0.int_memory_1.s_logisimNet105)\n");
    }
}
#endif  // VL_DEBUG

VL_ATTR_COLD void Vtb___024root___ctor_var_reset(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___ctor_var_reset\n"); );
    // Body
    vlSelf->clk = VL_RAND_RESET_I(1);
    vlSelf->rst = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__io_out = VL_RAND_RESET_I(8);
    vlSelf->tb__DOT__step = VL_RAND_RESET_I(2);
    vlSelf->tb__DOT__DB0 = VL_RAND_RESET_I(8);
    vlSelf->tb__DOT__MAR = VL_RAND_RESET_I(8);
    vlSelf->tb__DOT__I = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__PC = VL_RAND_RESET_I(12);
    for (int __Vi0 = 0; __Vi0 < 4096; ++__Vi0) {
        vlSelf->tb__DOT__ROM[__Vi0] = VL_RAND_RESET_I(8);
    }
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        vlSelf->tb__DOT__RAM[__Vi0] = VL_RAND_RESET_I(4);
    }
    vlSelf->tb__DOT__uart_state = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__uart_buff = VL_RAND_RESET_I(4);
    vlSelf->tb__DOT__uart_val = VL_RAND_RESET_I(8);
    vlSelf->tb__DOT__min0 = VL_RAND_RESET_I(32);
    vlSelf->tb__DOT__min1 = VL_RAND_RESET_I(32);
    vlSelf->tb__DOT__min0_l = VL_RAND_RESET_I(32);
    vlSelf->tb__DOT__min1_l = VL_RAND_RESET_I(32);
    vlSelf->tb__DOT__mres = VL_RAND_RESET_Q(64);
    vlSelf->tb__DOT__mres_expected = VL_RAND_RESET_Q(64);
    vlSelf->tb__DOT__debug_val = VL_RAND_RESET_I(32);
    vlSelf->tb__DOT__debug_mul = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__mul_sign = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT____VdfgTmp_h8a6da659__0 = 0;
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet1 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet102 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet118 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet119 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet120 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet124 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet15 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet17 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet18 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet19 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet2 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet20 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet21 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet25 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet26 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet28 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet30 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet32 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet38 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet41 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet47 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet48 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet5 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet51 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet52 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet55 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet57 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet61 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet62 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet63 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet71 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet8 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet81 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_62__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_63__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_64__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_65__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_66__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_67__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_68__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_69__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_70__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_71__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_72__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_73__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_74__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_75__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_76__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_77__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_78__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_79__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_80__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_81__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_82__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_83__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_84__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_85__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_86__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_87__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__MEMORY_88__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__s_logisimNet1 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__s_logisimNet10 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__s_logisimNet24 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__s_logisimNet34 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_21__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_22__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_23__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__inst_dec_1__DOT__MEMORY_24__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet0 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet2 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet3 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet4 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet5 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet7 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet9 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__MEMORY_4__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__MEMORY_5__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__MEMORY_6__DOT__s_currentState = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet1 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet13 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet14 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet18 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet20 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet26 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet27 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet29 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet31 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet39 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet40 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet43 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__main_1__DOT__s_logisimNet9 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__dest_reg_sel_new_1__DOT__s_logisimNet0 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__dest_reg_sel_new_1__DOT__s_logisimNet12 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__dest_reg_sel_new_1__DOT__s_logisimNet18 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__dest_reg_sel_new_1__DOT__s_logisimNet2 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__dest_reg_sel_new_1__DOT__s_logisimNet24 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__dest_reg_sel_new_1__DOT__s_logisimNet3 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__dest_reg_sel_new_1__DOT__s_logisimNet5 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus6 = VL_RAND_RESET_I(4);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus78 = VL_RAND_RESET_I(4);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimBus9 = VL_RAND_RESET_I(4);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet101 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet105 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet107 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet108 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet115 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet120 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet58 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet72 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet73 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet85 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet86 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet87 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet96 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet97 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet98 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R7 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R6 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R5 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R4 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R3 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R2 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R1 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT____Vcellout__div_1__R0 = VL_RAND_RESET_I(1);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_35__DOT__s_currentState = VL_RAND_RESET_I(4);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_36__DOT__s_currentState = VL_RAND_RESET_I(4);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_37__DOT__s_currentState = VL_RAND_RESET_I(4);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_38__DOT__s_currentState = VL_RAND_RESET_I(4);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_39__DOT__s_currentState = VL_RAND_RESET_I(4);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_40__DOT__s_currentState = VL_RAND_RESET_I(4);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_41__DOT__s_currentState = VL_RAND_RESET_I(4);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_42__DOT__s_currentState = VL_RAND_RESET_I(4);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_43__DOT__s_currentState = VL_RAND_RESET_I(4);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_44__DOT__s_currentState = VL_RAND_RESET_I(4);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_45__DOT__s_currentState = VL_RAND_RESET_I(4);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_46__DOT__s_currentState = VL_RAND_RESET_I(4);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_47__DOT__s_currentState = VL_RAND_RESET_I(4);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_48__DOT__s_currentState = VL_RAND_RESET_I(4);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__MEMORY_52__DOT__s_currentState = VL_RAND_RESET_I(4);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__mul2_1__DOT__s_logisimBus27 = VL_RAND_RESET_I(8);
    vlSelf->tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__div_1__DOT__s_logisimBus45 = VL_RAND_RESET_I(5);
    vlSelf->__VdfgTmp_h67d718e7__0 = 0;
    vlSelf->__VdfgTmp_ha184b45b__0 = 0;
    vlSelf->__VdfgTmp_h7022e098__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__dest_reg_sel_new_1__DOT__s_logisimNet2__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__dest_reg_sel_new_1__DOT__s_logisimNet12__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__dest_reg_sel_new_1__DOT__s_logisimNet5__0 = VL_RAND_RESET_I(1);
    vlSelf->__VstlDidInit = 0;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__dest_reg_sel_new_1__DOT__s_logisimNet2__1 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__dest_reg_sel_new_1__DOT__s_logisimNet12__1 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__dest_reg_sel_new_1__DOT__s_logisimNet5__1 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__clk__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet2__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet19__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet55__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet124__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet20__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet63__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet51__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet21__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__s_logisimNet17__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet0__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet9__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__clock_gen_2_1__DOT__s_logisimNet3__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet85__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet96__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet101__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet115__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet97__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet107__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet120__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet73__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet86__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet98__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet108__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet58__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet72__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet87__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__as5401__DOT__CIRCUIT_0__DOT__int_memory_1__DOT__s_logisimNet105__0 = VL_RAND_RESET_I(1);
    vlSelf->__VactDidInit = 0;
}
