

================================================================
== Vitis HLS Report for 'conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29'
================================================================
* Date:           Thu Mar 13 13:04:03 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29  |        ?|        ?|         9|          1|          1|     ?|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1492|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|       0|      20|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     119|    -|
|Register         |        -|     -|     580|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|     580|    1663|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_31ns_32s_62_1_1_U200  |mul_31ns_32s_62_1_1  |        0|   4|  0|  20|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   4|  0|  20|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln192_1_fu_300_p2              |         +|   0|  0|  103|          96|           1|
    |add_ln192_fu_473_p2                |         +|   0|  0|   38|          31|           1|
    |add_ln193_1_fu_383_p2              |         +|   0|  0|   71|          64|           1|
    |add_ln193_fu_340_p2                |         +|   0|  0|   10|           3|           1|
    |add_ln194_fu_368_p2                |         +|   0|  0|   10|           3|           1|
    |add_ln196_1_fu_659_p2              |         +|   0|  0|   17|          12|          12|
    |add_ln196_fu_638_p2                |         +|   0|  0|   17|          12|          12|
    |empty_43_fu_467_p2                 |         +|   0|  0|   64|          64|          64|
    |empty_fu_424_p2                    |         +|   0|  0|   40|          33|          33|
    |grp_fu_224_p2                      |         +|   0|  0|   69|          62|          62|
    |p_mid1229_fu_563_p2                |         +|   0|  0|   64|          64|          64|
    |p_mid1245_fu_483_p2                |         +|   0|  0|   40|          33|          33|
    |p_mid1269_fu_524_p2                |         +|   0|  0|   64|          64|          64|
    |tmp10_fu_462_p2                    |         +|   0|  0|   64|          64|          64|
    |tmp10_mid1267_fu_519_p2            |         +|   0|  0|   64|          64|          64|
    |tmp10_mid1_fu_558_p2               |         +|   0|  0|   64|          64|          64|
    |tmp_fu_444_p2                      |         +|   0|  0|   38|          31|          31|
    |tmp_mid1_fu_540_p2                 |         +|   0|  0|   38|          31|          31|
    |sub_ln196_1_fu_650_p2              |         -|   0|  0|   17|          12|          12|
    |sub_ln196_fu_629_p2                |         -|   0|  0|   17|          12|          12|
    |ap_block_pp0_stage0_01001          |       and|   0|  0|    2|           1|           1|
    |ap_block_state10_pp0_stage0_iter9  |       and|   0|  0|    2|           1|           1|
    |ap_block_state4_io                 |       and|   0|  0|    2|           1|           1|
    |ap_condition_348                   |       and|   0|  0|    2|           1|           1|
    |first_iter_15_fu_362_p2            |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln192_fu_295_p2               |      icmp|   0|  0|  103|          96|          96|
    |icmp_ln193_fu_306_p2               |      icmp|   0|  0|   71|          64|          64|
    |icmp_ln194_1_fu_327_p2             |      icmp|   0|  0|   39|          32|           2|
    |icmp_ln194_2_fu_378_p2             |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln194_fu_290_p2               |      icmp|   0|  0|   39|          32|          32|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|    2|           1|           1|
    |select_ln192_1_fu_319_p3           |    select|   0|  0|    3|           1|           1|
    |select_ln192_2_fu_500_p3           |    select|   0|  0|   39|           1|          43|
    |select_ln192_3_fu_332_p3           |    select|   0|  0|    2|           1|           1|
    |select_ln192_4_fu_530_p3           |    select|   0|  0|   31|           1|          31|
    |select_ln192_5_fu_589_p3           |    select|   0|  0|   61|           1|          62|
    |select_ln192_fu_311_p3             |    select|   0|  0|    3|           1|           1|
    |select_ln193_1_fu_606_p3           |    select|   0|  0|   61|           1|          62|
    |select_ln193_2_fu_354_p3           |    select|   0|  0|    3|           1|           3|
    |select_ln193_3_fu_389_p3           |    select|   0|  0|   64|           1|           1|
    |select_ln193_fu_346_p3             |    select|   0|  0|    3|           1|           3|
    |ap_enable_pp0                      |       xor|   0|  0|    2|           1|           2|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |Total                              |          |   0|  0| 1492|        1094|        1069|
    +-----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3   |   9|          2|    1|          2|
    |c_fu_102                  |   9|          2|    3|          6|
    |grp_fu_220_p0             |  20|          4|   31|        124|
    |indvar_flatten231_fu_110  |   9|          2|   64|        128|
    |indvar_flatten282_fu_118  |   9|          2|   96|        192|
    |mem2_blk_n_AW             |   9|          2|    1|          2|
    |mem2_blk_n_B              |   9|          2|    1|          2|
    |mem2_blk_n_W              |   9|          2|    1|          2|
    |oc2_fu_114                |   9|          2|   31|         62|
    |r_fu_106                  |   9|          2|    3|          6|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 119|         26|  234|        530|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln193_reg_811                    |   3|   0|    3|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |   1|   0|    1|          0|
    |c_fu_102                             |   3|   0|    3|          0|
    |first_iter_15_reg_826                |   1|   0|    1|          0|
    |first_iter_15_reg_826_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln192_reg_795                   |   1|   0|    1|          0|
    |icmp_ln193_reg_799                   |   1|   0|    1|          0|
    |icmp_ln194_2_reg_830                 |   1|   0|    1|          0|
    |indvar_flatten231_fu_110             |  64|   0|   64|          0|
    |indvar_flatten282_fu_118             |  96|   0|   96|          0|
    |localOut_load_reg_844                |  32|   0|   32|          0|
    |oc2_fu_114                           |  31|   0|   31|          0|
    |r_1_reg_790                          |   3|   0|    3|          0|
    |r_fu_106                             |   3|   0|    3|          0|
    |select_ln192_3_reg_806               |   1|   0|    1|          0|
    |select_ln193_1_reg_834               |  62|   0|   62|          0|
    |select_ln193_2_reg_821               |   3|   0|    3|          0|
    |select_ln193_reg_816                 |   3|   0|    3|          0|
    |sext_ln75_cast_reg_779               |  62|   0|   62|          0|
    |tmp_cast_mid1257_cast_reg_764        |  31|   0|   62|         31|
    |zext_ln102_cast_reg_769              |  32|   0|   64|         32|
    |zext_ln104_cast_reg_784              |  32|   0|   33|          1|
    |zext_ln91_2_cast_reg_774             |  32|   0|   62|         30|
    |icmp_ln194_2_reg_830                 |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 580|  32|  611|         94|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                                  Source Object                                 |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29|  return value|
|m_axi_mem2_AWVALID   |  out|    1|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_AWREADY   |   in|    1|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_AWADDR    |  out|   64|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_AWID      |  out|    1|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_AWLEN     |  out|   32|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_AWSIZE    |  out|    3|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_AWBURST   |  out|    2|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_AWLOCK    |  out|    2|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_AWCACHE   |  out|    4|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_AWPROT    |  out|    3|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_AWQOS     |  out|    4|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_AWREGION  |  out|    4|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_AWUSER    |  out|    1|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_WVALID    |  out|    1|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_WREADY    |   in|    1|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_WDATA     |  out|   32|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_WSTRB     |  out|    4|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_WLAST     |  out|    1|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_WID       |  out|    1|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_WUSER     |  out|    1|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_ARVALID   |  out|    1|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_ARREADY   |   in|    1|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_ARADDR    |  out|   64|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_ARID      |  out|    1|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_ARLEN     |  out|   32|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_ARSIZE    |  out|    3|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_ARBURST   |  out|    2|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_ARLOCK    |  out|    2|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_ARCACHE   |  out|    4|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_ARPROT    |  out|    3|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_ARQOS     |  out|    4|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_ARREGION  |  out|    4|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_ARUSER    |  out|    1|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_RVALID    |   in|    1|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_RREADY    |  out|    1|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_RDATA     |   in|   32|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_RLAST     |   in|    1|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_RID       |   in|    1|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_RFIFONUM  |   in|    9|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_RUSER     |   in|    1|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_RRESP     |   in|    2|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_BVALID    |   in|    1|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_BREADY    |  out|    1|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_BRESP     |   in|    2|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_BID       |   in|    1|       m_axi|                                                                            mem2|       pointer|
|m_axi_mem2_BUSER     |   in|    1|       m_axi|                                                                            mem2|       pointer|
|zext_ln104           |   in|   32|     ap_none|                                                                      zext_ln104|        scalar|
|mul_ln90_2           |   in|   31|     ap_none|                                                                      mul_ln90_2|        scalar|
|sext_ln75            |   in|   32|     ap_none|                                                                       sext_ln75|        scalar|
|zext_ln91_2          |   in|   32|     ap_none|                                                                     zext_ln91_2|        scalar|
|output_r             |   in|   64|     ap_none|                                                                        output_r|        scalar|
|xor_ln91             |   in|   32|     ap_none|                                                                        xor_ln91|        scalar|
|mul_ln192            |   in|   96|     ap_none|                                                                       mul_ln192|        scalar|
|localOut_address0    |  out|   12|   ap_memory|                                                                        localOut|         array|
|localOut_ce0         |  out|    1|   ap_memory|                                                                        localOut|         array|
|localOut_q0          |   in|   32|   ap_memory|                                                                        localOut|         array|
|zext_ln102           |   in|   32|     ap_none|                                                                      zext_ln102|        scalar|
|mul_ln91_3           |   in|   64|     ap_none|                                                                      mul_ln91_3|        scalar|
|tmp_cast_mid1257     |   in|   31|     ap_none|                                                                tmp_cast_mid1257|        scalar|
|select_ln91          |   in|   32|     ap_none|                                                                     select_ln91|        scalar|
+---------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+

