# Verilog-CPU-simulation
verilog CPU simulation sequentially
