

================================================================
== Vitis HLS Report for 'fft_exec_Pipeline_DFT_Loop16'
================================================================
* Date:           Fri Oct 21 23:29:08 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_restructured
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DFT_Loop  |      144|      144|        18|          1|          1|   128|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    187|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|    3213|    384|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    3213|    607|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       3|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln109_fu_1054_p2                 |         +|   0|  0|  13|          10|           3|
    |add_ln115_2_fu_880_p2                |         +|   0|  0|  13|          10|          10|
    |add_ln115_3_fu_948_p2                |         +|   0|  0|  13|          10|          10|
    |add_ln115_4_fu_1016_p2               |         +|   0|  0|  13|          10|          10|
    |add_ln115_fu_812_p2                  |         +|   0|  0|  13|          10|          10|
    |add_ln116_1_fu_886_p2                |         +|   0|  0|  13|          10|           9|
    |add_ln116_2_fu_954_p2                |         +|   0|  0|  13|          10|           9|
    |add_ln116_3_fu_1022_p2               |         +|   0|  0|  13|          10|           9|
    |add_ln116_fu_818_p2                  |         +|   0|  0|  13|          10|           9|
    |ap_block_pp0                         |       and|   0|  0|   2|           1|           1|
    |ap_enable_state17_pp0_iter16_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state18_pp0_iter17_stage0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_764_p2                 |      icmp|   0|  0|  11|          10|          11|
    |or_ln109_4_fu_860_p2                 |        or|   0|  0|   8|           8|           1|
    |or_ln109_5_fu_918_p2                 |        or|   0|  0|   9|           9|           2|
    |or_ln109_6_fu_928_p2                 |        or|   0|  0|   8|           8|           2|
    |or_ln109_7_fu_986_p2                 |        or|   0|  0|   9|           9|           2|
    |or_ln109_8_fu_996_p2                 |        or|   0|  0|   8|           8|           2|
    |or_ln109_fu_850_p2                   |        or|   0|  0|   9|           9|           1|
    |ap_enable_pp0                        |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0| 187|         155|         105|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_16_0_load  |   9|          2|   10|         20|
    |i_16_0_fu_94                  |   9|          2|   10|         20|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  36|          8|   22|         44|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |Stage8_I_1_load_1_reg_1262          |  32|   0|   32|          0|
    |Stage8_I_1_load_reg_1490            |  32|   0|   32|          0|
    |Stage8_I_2_load_1_reg_1286          |  32|   0|   32|          0|
    |Stage8_I_2_load_reg_1514            |  32|   0|   32|          0|
    |Stage8_I_3_load_1_reg_1310          |  32|   0|   32|          0|
    |Stage8_I_3_load_reg_1538            |  32|   0|   32|          0|
    |Stage8_I_load_1_reg_1238            |  32|   0|   32|          0|
    |Stage8_I_load_reg_1466              |  32|   0|   32|          0|
    |Stage8_R_1_load_1_reg_1256          |  32|   0|   32|          0|
    |Stage8_R_1_load_reg_1484            |  32|   0|   32|          0|
    |Stage8_R_2_load_1_reg_1280          |  32|   0|   32|          0|
    |Stage8_R_2_load_reg_1508            |  32|   0|   32|          0|
    |Stage8_R_3_load_1_reg_1304          |  32|   0|   32|          0|
    |Stage8_R_3_load_reg_1532            |  32|   0|   32|          0|
    |Stage8_R_load_1_reg_1232            |  32|   0|   32|          0|
    |Stage8_R_load_reg_1460              |  32|   0|   32|          0|
    |W_imag_load_4_reg_1250              |  32|   0|   32|          0|
    |W_imag_load_5_reg_1274              |  32|   0|   32|          0|
    |W_imag_load_6_reg_1298              |  32|   0|   32|          0|
    |W_imag_load_reg_1226                |  32|   0|   32|          0|
    |W_real_load_4_reg_1244              |  32|   0|   32|          0|
    |W_real_load_5_reg_1268              |  32|   0|   32|          0|
    |W_real_load_6_reg_1292              |  32|   0|   32|          0|
    |W_real_load_reg_1220                |  32|   0|   32|          0|
    |add33_i8_1_reg_1586                 |  32|   0|   32|          0|
    |add33_i8_1_reg_1586_pp0_iter16_reg  |  32|   0|   32|          0|
    |add33_i8_2_reg_1606                 |  32|   0|   32|          0|
    |add33_i8_2_reg_1606_pp0_iter16_reg  |  32|   0|   32|          0|
    |add33_i8_3_reg_1626                 |  32|   0|   32|          0|
    |add33_i8_3_reg_1626_pp0_iter16_reg  |  32|   0|   32|          0|
    |add33_i8_reg_1566                   |  32|   0|   32|          0|
    |add33_i8_reg_1566_pp0_iter16_reg    |  32|   0|   32|          0|
    |add36_i8_1_reg_1591                 |  32|   0|   32|          0|
    |add36_i8_1_reg_1591_pp0_iter16_reg  |  32|   0|   32|          0|
    |add36_i8_2_reg_1611                 |  32|   0|   32|          0|
    |add36_i8_2_reg_1611_pp0_iter16_reg  |  32|   0|   32|          0|
    |add36_i8_3_reg_1631                 |  32|   0|   32|          0|
    |add36_i8_3_reg_1631_pp0_iter16_reg  |  32|   0|   32|          0|
    |add36_i8_reg_1571                   |  32|   0|   32|          0|
    |add36_i8_reg_1571_pp0_iter16_reg    |  32|   0|   32|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg    |   1|   0|    1|          0|
    |i_16_0_fu_94                        |  10|   0|   10|          0|
    |lshr_ln118_2_reg_1137               |   8|   0|    8|          0|
    |lshr_ln118_3_reg_1168               |   8|   0|    8|          0|
    |lshr_ln118_4_reg_1199               |   8|   0|    8|          0|
    |lshr_ln118_s_reg_1106               |   8|   0|    8|          0|
    |mul22_i7_1_reg_1336                 |  32|   0|   32|          0|
    |mul22_i7_2_reg_1356                 |  32|   0|   32|          0|
    |mul22_i7_3_reg_1376                 |  32|   0|   32|          0|
    |mul22_i7_reg_1316                   |  32|   0|   32|          0|
    |mul23_i8_1_reg_1341                 |  32|   0|   32|          0|
    |mul23_i8_2_reg_1361                 |  32|   0|   32|          0|
    |mul23_i8_3_reg_1381                 |  32|   0|   32|          0|
    |mul23_i8_reg_1321                   |  32|   0|   32|          0|
    |mul24_i7_1_reg_1346                 |  32|   0|   32|          0|
    |mul24_i7_2_reg_1366                 |  32|   0|   32|          0|
    |mul24_i7_3_reg_1386                 |  32|   0|   32|          0|
    |mul24_i7_reg_1326                   |  32|   0|   32|          0|
    |mul25_i8_1_reg_1351                 |  32|   0|   32|          0|
    |mul25_i8_2_reg_1371                 |  32|   0|   32|          0|
    |mul25_i8_3_reg_1391                 |  32|   0|   32|          0|
    |mul25_i8_reg_1331                   |  32|   0|   32|          0|
    |sub27_i8_1_reg_1576                 |  32|   0|   32|          0|
    |sub27_i8_2_reg_1596                 |  32|   0|   32|          0|
    |sub27_i8_3_reg_1616                 |  32|   0|   32|          0|
    |sub27_i8_reg_1556                   |  32|   0|   32|          0|
    |sub30_i8_1_reg_1581                 |  32|   0|   32|          0|
    |sub30_i8_2_reg_1601                 |  32|   0|   32|          0|
    |sub30_i8_3_reg_1621                 |  32|   0|   32|          0|
    |sub30_i8_reg_1561                   |  32|   0|   32|          0|
    |t_I_8_1_reg_1502                    |  32|   0|   32|          0|
    |t_I_8_2_reg_1526                    |  32|   0|   32|          0|
    |t_I_8_3_reg_1550                    |  32|   0|   32|          0|
    |t_I_8_reg_1478                      |  32|   0|   32|          0|
    |t_R_8_1_reg_1496                    |  32|   0|   32|          0|
    |t_R_8_2_reg_1520                    |  32|   0|   32|          0|
    |t_R_8_3_reg_1544                    |  32|   0|   32|          0|
    |t_R_8_reg_1472                      |  32|   0|   32|          0|
    |zext_ln118_5_reg_1412               |   8|   0|   64|         56|
    |zext_ln118_6_reg_1428               |   8|   0|   64|         56|
    |zext_ln118_7_reg_1444               |   8|   0|   64|         56|
    |zext_ln118_reg_1396                 |   8|   0|   64|         56|
    |zext_ln120_2_reg_1142               |   8|   0|   64|         56|
    |zext_ln120_3_reg_1173               |   8|   0|   64|         56|
    |zext_ln120_4_reg_1204               |   8|   0|   64|         56|
    |zext_ln120_reg_1111                 |   8|   0|   64|         56|
    |lshr_ln118_2_reg_1137               |  64|  32|    8|          0|
    |lshr_ln118_3_reg_1168               |  64|  32|    8|          0|
    |lshr_ln118_4_reg_1199               |  64|  32|    8|          0|
    |lshr_ln118_s_reg_1106               |  64|  32|    8|          0|
    |zext_ln118_5_reg_1412               |  64|  32|   64|         56|
    |zext_ln118_6_reg_1428               |  64|  32|   64|         56|
    |zext_ln118_7_reg_1444               |  64|  32|   64|         56|
    |zext_ln118_reg_1396                 |  64|  32|   64|         56|
    |zext_ln120_2_reg_1142               |  64|  32|   64|         56|
    |zext_ln120_3_reg_1173               |  64|  32|   64|         56|
    |zext_ln120_4_reg_1204               |  64|  32|   64|         56|
    |zext_ln120_reg_1111                 |  64|  32|   64|         56|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |3213| 384| 3437|        896|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_628_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_628_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_628_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_628_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_628_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_632_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_632_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_632_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_632_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_632_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_636_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_636_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_636_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_636_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_636_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_640_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_640_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_640_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_640_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_640_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_644_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_644_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_644_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_644_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_644_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_648_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_648_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_648_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_648_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_648_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_652_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_652_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_652_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_652_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_652_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_656_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_656_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_656_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_656_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_656_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_660_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_660_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_660_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_660_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_660_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_664_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_664_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_664_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_664_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_664_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_668_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_668_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_668_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_668_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_668_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_672_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_672_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_672_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_672_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_672_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_676_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_676_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_676_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_676_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_676_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_680_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_680_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_680_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_680_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_680_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_684_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_684_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_684_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_684_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_684_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_688_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_688_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_688_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_688_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_688_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_692_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_692_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_692_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_692_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_692_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_696_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_696_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_696_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_696_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_696_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_700_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_700_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_700_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_700_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_700_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_704_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_704_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_704_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_704_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_704_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_708_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_708_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_708_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_708_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_708_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_712_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_712_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_712_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_712_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_712_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_716_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_716_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_716_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_716_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_716_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_720_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_720_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_720_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_720_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_720_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_724_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_724_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_724_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_724_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_728_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_728_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_728_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_728_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_732_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_732_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_732_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_732_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_736_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_736_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_736_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_736_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_740_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_740_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_740_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_740_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_744_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_744_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_744_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_744_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_748_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_748_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_748_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_748_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_752_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_752_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_752_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_752_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_756_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_756_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_756_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_756_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_760_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_760_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_760_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_760_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_764_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_764_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_764_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_764_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_768_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_768_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_768_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_768_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_772_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_772_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_772_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_772_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_776_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_776_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_776_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_776_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_780_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_780_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_780_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_780_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_784_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_784_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_784_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|grp_fu_784_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop16|  return value|
|Stage9_I_3_address0  |  out|    8|   ap_memory|                    Stage9_I_3|         array|
|Stage9_I_3_ce0       |  out|    1|   ap_memory|                    Stage9_I_3|         array|
|Stage9_I_3_we0       |  out|    1|   ap_memory|                    Stage9_I_3|         array|
|Stage9_I_3_d0        |  out|   32|   ap_memory|                    Stage9_I_3|         array|
|Stage9_I_3_address1  |  out|    8|   ap_memory|                    Stage9_I_3|         array|
|Stage9_I_3_ce1       |  out|    1|   ap_memory|                    Stage9_I_3|         array|
|Stage9_I_3_we1       |  out|    1|   ap_memory|                    Stage9_I_3|         array|
|Stage9_I_3_d1        |  out|   32|   ap_memory|                    Stage9_I_3|         array|
|Stage9_I_2_address0  |  out|    8|   ap_memory|                    Stage9_I_2|         array|
|Stage9_I_2_ce0       |  out|    1|   ap_memory|                    Stage9_I_2|         array|
|Stage9_I_2_we0       |  out|    1|   ap_memory|                    Stage9_I_2|         array|
|Stage9_I_2_d0        |  out|   32|   ap_memory|                    Stage9_I_2|         array|
|Stage9_I_2_address1  |  out|    8|   ap_memory|                    Stage9_I_2|         array|
|Stage9_I_2_ce1       |  out|    1|   ap_memory|                    Stage9_I_2|         array|
|Stage9_I_2_we1       |  out|    1|   ap_memory|                    Stage9_I_2|         array|
|Stage9_I_2_d1        |  out|   32|   ap_memory|                    Stage9_I_2|         array|
|Stage9_I_1_address0  |  out|    8|   ap_memory|                    Stage9_I_1|         array|
|Stage9_I_1_ce0       |  out|    1|   ap_memory|                    Stage9_I_1|         array|
|Stage9_I_1_we0       |  out|    1|   ap_memory|                    Stage9_I_1|         array|
|Stage9_I_1_d0        |  out|   32|   ap_memory|                    Stage9_I_1|         array|
|Stage9_I_1_address1  |  out|    8|   ap_memory|                    Stage9_I_1|         array|
|Stage9_I_1_ce1       |  out|    1|   ap_memory|                    Stage9_I_1|         array|
|Stage9_I_1_we1       |  out|    1|   ap_memory|                    Stage9_I_1|         array|
|Stage9_I_1_d1        |  out|   32|   ap_memory|                    Stage9_I_1|         array|
|Stage9_I_address0    |  out|    8|   ap_memory|                      Stage9_I|         array|
|Stage9_I_ce0         |  out|    1|   ap_memory|                      Stage9_I|         array|
|Stage9_I_we0         |  out|    1|   ap_memory|                      Stage9_I|         array|
|Stage9_I_d0          |  out|   32|   ap_memory|                      Stage9_I|         array|
|Stage9_I_address1    |  out|    8|   ap_memory|                      Stage9_I|         array|
|Stage9_I_ce1         |  out|    1|   ap_memory|                      Stage9_I|         array|
|Stage9_I_we1         |  out|    1|   ap_memory|                      Stage9_I|         array|
|Stage9_I_d1          |  out|   32|   ap_memory|                      Stage9_I|         array|
|Stage9_R_3_address0  |  out|    8|   ap_memory|                    Stage9_R_3|         array|
|Stage9_R_3_ce0       |  out|    1|   ap_memory|                    Stage9_R_3|         array|
|Stage9_R_3_we0       |  out|    1|   ap_memory|                    Stage9_R_3|         array|
|Stage9_R_3_d0        |  out|   32|   ap_memory|                    Stage9_R_3|         array|
|Stage9_R_3_address1  |  out|    8|   ap_memory|                    Stage9_R_3|         array|
|Stage9_R_3_ce1       |  out|    1|   ap_memory|                    Stage9_R_3|         array|
|Stage9_R_3_we1       |  out|    1|   ap_memory|                    Stage9_R_3|         array|
|Stage9_R_3_d1        |  out|   32|   ap_memory|                    Stage9_R_3|         array|
|Stage9_R_2_address0  |  out|    8|   ap_memory|                    Stage9_R_2|         array|
|Stage9_R_2_ce0       |  out|    1|   ap_memory|                    Stage9_R_2|         array|
|Stage9_R_2_we0       |  out|    1|   ap_memory|                    Stage9_R_2|         array|
|Stage9_R_2_d0        |  out|   32|   ap_memory|                    Stage9_R_2|         array|
|Stage9_R_2_address1  |  out|    8|   ap_memory|                    Stage9_R_2|         array|
|Stage9_R_2_ce1       |  out|    1|   ap_memory|                    Stage9_R_2|         array|
|Stage9_R_2_we1       |  out|    1|   ap_memory|                    Stage9_R_2|         array|
|Stage9_R_2_d1        |  out|   32|   ap_memory|                    Stage9_R_2|         array|
|Stage9_R_1_address0  |  out|    8|   ap_memory|                    Stage9_R_1|         array|
|Stage9_R_1_ce0       |  out|    1|   ap_memory|                    Stage9_R_1|         array|
|Stage9_R_1_we0       |  out|    1|   ap_memory|                    Stage9_R_1|         array|
|Stage9_R_1_d0        |  out|   32|   ap_memory|                    Stage9_R_1|         array|
|Stage9_R_1_address1  |  out|    8|   ap_memory|                    Stage9_R_1|         array|
|Stage9_R_1_ce1       |  out|    1|   ap_memory|                    Stage9_R_1|         array|
|Stage9_R_1_we1       |  out|    1|   ap_memory|                    Stage9_R_1|         array|
|Stage9_R_1_d1        |  out|   32|   ap_memory|                    Stage9_R_1|         array|
|Stage9_R_address0    |  out|    8|   ap_memory|                      Stage9_R|         array|
|Stage9_R_ce0         |  out|    1|   ap_memory|                      Stage9_R|         array|
|Stage9_R_we0         |  out|    1|   ap_memory|                      Stage9_R|         array|
|Stage9_R_d0          |  out|   32|   ap_memory|                      Stage9_R|         array|
|Stage9_R_address1    |  out|    8|   ap_memory|                      Stage9_R|         array|
|Stage9_R_ce1         |  out|    1|   ap_memory|                      Stage9_R|         array|
|Stage9_R_we1         |  out|    1|   ap_memory|                      Stage9_R|         array|
|Stage9_R_d1          |  out|   32|   ap_memory|                      Stage9_R|         array|
|Stage8_R_address0    |  out|    8|   ap_memory|                      Stage8_R|         array|
|Stage8_R_ce0         |  out|    1|   ap_memory|                      Stage8_R|         array|
|Stage8_R_q0          |   in|   32|   ap_memory|                      Stage8_R|         array|
|Stage8_R_address1    |  out|    8|   ap_memory|                      Stage8_R|         array|
|Stage8_R_ce1         |  out|    1|   ap_memory|                      Stage8_R|         array|
|Stage8_R_q1          |   in|   32|   ap_memory|                      Stage8_R|         array|
|Stage8_I_address0    |  out|    8|   ap_memory|                      Stage8_I|         array|
|Stage8_I_ce0         |  out|    1|   ap_memory|                      Stage8_I|         array|
|Stage8_I_q0          |   in|   32|   ap_memory|                      Stage8_I|         array|
|Stage8_I_address1    |  out|    8|   ap_memory|                      Stage8_I|         array|
|Stage8_I_ce1         |  out|    1|   ap_memory|                      Stage8_I|         array|
|Stage8_I_q1          |   in|   32|   ap_memory|                      Stage8_I|         array|
|Stage8_R_1_address0  |  out|    8|   ap_memory|                    Stage8_R_1|         array|
|Stage8_R_1_ce0       |  out|    1|   ap_memory|                    Stage8_R_1|         array|
|Stage8_R_1_q0        |   in|   32|   ap_memory|                    Stage8_R_1|         array|
|Stage8_R_1_address1  |  out|    8|   ap_memory|                    Stage8_R_1|         array|
|Stage8_R_1_ce1       |  out|    1|   ap_memory|                    Stage8_R_1|         array|
|Stage8_R_1_q1        |   in|   32|   ap_memory|                    Stage8_R_1|         array|
|Stage8_I_1_address0  |  out|    8|   ap_memory|                    Stage8_I_1|         array|
|Stage8_I_1_ce0       |  out|    1|   ap_memory|                    Stage8_I_1|         array|
|Stage8_I_1_q0        |   in|   32|   ap_memory|                    Stage8_I_1|         array|
|Stage8_I_1_address1  |  out|    8|   ap_memory|                    Stage8_I_1|         array|
|Stage8_I_1_ce1       |  out|    1|   ap_memory|                    Stage8_I_1|         array|
|Stage8_I_1_q1        |   in|   32|   ap_memory|                    Stage8_I_1|         array|
|Stage8_R_2_address0  |  out|    8|   ap_memory|                    Stage8_R_2|         array|
|Stage8_R_2_ce0       |  out|    1|   ap_memory|                    Stage8_R_2|         array|
|Stage8_R_2_q0        |   in|   32|   ap_memory|                    Stage8_R_2|         array|
|Stage8_R_2_address1  |  out|    8|   ap_memory|                    Stage8_R_2|         array|
|Stage8_R_2_ce1       |  out|    1|   ap_memory|                    Stage8_R_2|         array|
|Stage8_R_2_q1        |   in|   32|   ap_memory|                    Stage8_R_2|         array|
|Stage8_I_2_address0  |  out|    8|   ap_memory|                    Stage8_I_2|         array|
|Stage8_I_2_ce0       |  out|    1|   ap_memory|                    Stage8_I_2|         array|
|Stage8_I_2_q0        |   in|   32|   ap_memory|                    Stage8_I_2|         array|
|Stage8_I_2_address1  |  out|    8|   ap_memory|                    Stage8_I_2|         array|
|Stage8_I_2_ce1       |  out|    1|   ap_memory|                    Stage8_I_2|         array|
|Stage8_I_2_q1        |   in|   32|   ap_memory|                    Stage8_I_2|         array|
|Stage8_R_3_address0  |  out|    8|   ap_memory|                    Stage8_R_3|         array|
|Stage8_R_3_ce0       |  out|    1|   ap_memory|                    Stage8_R_3|         array|
|Stage8_R_3_q0        |   in|   32|   ap_memory|                    Stage8_R_3|         array|
|Stage8_R_3_address1  |  out|    8|   ap_memory|                    Stage8_R_3|         array|
|Stage8_R_3_ce1       |  out|    1|   ap_memory|                    Stage8_R_3|         array|
|Stage8_R_3_q1        |   in|   32|   ap_memory|                    Stage8_R_3|         array|
|Stage8_I_3_address0  |  out|    8|   ap_memory|                    Stage8_I_3|         array|
|Stage8_I_3_ce0       |  out|    1|   ap_memory|                    Stage8_I_3|         array|
|Stage8_I_3_q0        |   in|   32|   ap_memory|                    Stage8_I_3|         array|
|Stage8_I_3_address1  |  out|    8|   ap_memory|                    Stage8_I_3|         array|
|Stage8_I_3_ce1       |  out|    1|   ap_memory|                    Stage8_I_3|         array|
|Stage8_I_3_q1        |   in|   32|   ap_memory|                    Stage8_I_3|         array|
|W_real_address0      |  out|    9|   ap_memory|                        W_real|         array|
|W_real_ce0           |  out|    1|   ap_memory|                        W_real|         array|
|W_real_q0            |   in|   32|   ap_memory|                        W_real|         array|
|W_real_address1      |  out|    9|   ap_memory|                        W_real|         array|
|W_real_ce1           |  out|    1|   ap_memory|                        W_real|         array|
|W_real_q1            |   in|   32|   ap_memory|                        W_real|         array|
|W_real_address2      |  out|    9|   ap_memory|                        W_real|         array|
|W_real_ce2           |  out|    1|   ap_memory|                        W_real|         array|
|W_real_q2            |   in|   32|   ap_memory|                        W_real|         array|
|W_real_address3      |  out|    9|   ap_memory|                        W_real|         array|
|W_real_ce3           |  out|    1|   ap_memory|                        W_real|         array|
|W_real_q3            |   in|   32|   ap_memory|                        W_real|         array|
|W_imag_address0      |  out|    9|   ap_memory|                        W_imag|         array|
|W_imag_ce0           |  out|    1|   ap_memory|                        W_imag|         array|
|W_imag_q0            |   in|   32|   ap_memory|                        W_imag|         array|
|W_imag_address1      |  out|    9|   ap_memory|                        W_imag|         array|
|W_imag_ce1           |  out|    1|   ap_memory|                        W_imag|         array|
|W_imag_q1            |   in|   32|   ap_memory|                        W_imag|         array|
|W_imag_address2      |  out|    9|   ap_memory|                        W_imag|         array|
|W_imag_ce2           |  out|    1|   ap_memory|                        W_imag|         array|
|W_imag_q2            |   in|   32|   ap_memory|                        W_imag|         array|
|W_imag_address3      |  out|    9|   ap_memory|                        W_imag|         array|
|W_imag_ce3           |  out|    1|   ap_memory|                        W_imag|         array|
|W_imag_q3            |   in|   32|   ap_memory|                        W_imag|         array|
+---------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.80>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_16_0 = alloca i32 1"   --->   Operation 21 'alloca' 'i_16_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %i_16_0"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i318.0"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_16_0_load = load i10 %i_16_0" [fft.cpp:115]   --->   Operation 24 'load' 'i_16_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.77ns)   --->   "%icmp_ln109 = icmp_eq  i10 %i_16_0_load, i10 512" [fft.cpp:109]   --->   Operation 26 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc.i318.split.0, void %_Z11fft_stage_tILi9ELi4EEvPfS0_S0_S0_.exit.exitStub" [fft.cpp:109]   --->   Operation 27 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_30 = trunc i10 %i_16_0_load" [fft.cpp:115]   --->   Operation 28 'trunc' 'empty_30' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_31 = trunc i10 %i_16_0_load" [fft.cpp:115]   --->   Operation 29 'trunc' 'empty_31' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln113_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %empty_31, i1 0" [fft.cpp:113]   --->   Operation 30 'bitconcatenate' 'shl_ln113_s' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i9 %shl_ln113_s" [fft.cpp:113]   --->   Operation 31 'zext' 'zext_ln113' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%W_real_addr = getelementptr i32 %W_real, i64 0, i64 %zext_ln113" [fft.cpp:113]   --->   Operation 32 'getelementptr' 'W_real_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%W_real_load = load i9 %W_real_addr" [fft.cpp:113]   --->   Operation 33 'load' 'W_real_load' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%W_imag_addr = getelementptr i32 %W_imag, i64 0, i64 %zext_ln113" [fft.cpp:114]   --->   Operation 34 'getelementptr' 'W_imag_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%W_imag_load = load i9 %W_imag_addr" [fft.cpp:114]   --->   Operation 35 'load' 'W_imag_load' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %i_16_0_load, i32 8" [fft.cpp:115]   --->   Operation 36 'bitselect' 'tmp' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%and_ln115_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp, i8 0" [fft.cpp:115]   --->   Operation 37 'bitconcatenate' 'and_ln115_6' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i9 %and_ln115_6" [fft.cpp:115]   --->   Operation 38 'zext' 'zext_ln115' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.73ns)   --->   "%add_ln115 = add i10 %zext_ln115, i10 %i_16_0_load" [fft.cpp:115]   --->   Operation 39 'add' 'add_ln115' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.73ns)   --->   "%add_ln116 = add i10 %add_ln115, i10 256" [fft.cpp:116]   --->   Operation 40 'add' 'add_ln116' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%lshr_ln118_s = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln115, i32 2, i32 9" [fft.cpp:118]   --->   Operation 41 'partselect' 'lshr_ln118_s' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%lshr_ln120_s = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln116, i32 2, i32 9" [fft.cpp:120]   --->   Operation 42 'partselect' 'lshr_ln120_s' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i8 %lshr_ln120_s" [fft.cpp:120]   --->   Operation 43 'zext' 'zext_ln120' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%Stage8_R_addr_1 = getelementptr i32 %Stage8_R, i64 0, i64 %zext_ln120" [fft.cpp:120]   --->   Operation 44 'getelementptr' 'Stage8_R_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%Stage8_R_load_1 = load i8 %Stage8_R_addr_1" [fft.cpp:120]   --->   Operation 45 'load' 'Stage8_R_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%Stage8_I_addr_1 = getelementptr i32 %Stage8_I, i64 0, i64 %zext_ln120" [fft.cpp:121]   --->   Operation 46 'getelementptr' 'Stage8_I_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%Stage8_I_load_1 = load i8 %Stage8_I_addr_1" [fft.cpp:121]   --->   Operation 47 'load' 'Stage8_I_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_2)   --->   "%or_ln109 = or i9 %empty_30, i9 1" [fft.cpp:109]   --->   Operation 48 'or' 'or_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_2)   --->   "%zext_ln109 = zext i9 %or_ln109" [fft.cpp:109]   --->   Operation 49 'zext' 'zext_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln109_4 = or i8 %empty_31, i8 1" [fft.cpp:109]   --->   Operation 50 'or' 'or_ln109_4' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln113_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %or_ln109_4, i1 0" [fft.cpp:113]   --->   Operation 51 'bitconcatenate' 'shl_ln113_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i9 %shl_ln113_1" [fft.cpp:113]   --->   Operation 52 'zext' 'zext_ln113_4' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%W_real_addr_4 = getelementptr i32 %W_real, i64 0, i64 %zext_ln113_4" [fft.cpp:113]   --->   Operation 53 'getelementptr' 'W_real_addr_4' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (3.25ns)   --->   "%W_real_load_4 = load i9 %W_real_addr_4" [fft.cpp:113]   --->   Operation 54 'load' 'W_real_load_4' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%W_imag_addr_4 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln113_4" [fft.cpp:114]   --->   Operation 55 'getelementptr' 'W_imag_addr_4' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (3.25ns)   --->   "%W_imag_load_4 = load i9 %W_imag_addr_4" [fft.cpp:114]   --->   Operation 56 'load' 'W_imag_load_4' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 57 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln115_2 = add i10 %zext_ln115, i10 %zext_ln109" [fft.cpp:115]   --->   Operation 57 'add' 'add_ln115_2' <Predicate = (!icmp_ln109)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.73ns)   --->   "%add_ln116_1 = add i10 %add_ln115_2, i10 256" [fft.cpp:116]   --->   Operation 58 'add' 'add_ln116_1' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%lshr_ln118_2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln115_2, i32 2, i32 9" [fft.cpp:118]   --->   Operation 59 'partselect' 'lshr_ln118_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%lshr_ln120_1 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln116_1, i32 2, i32 9" [fft.cpp:120]   --->   Operation 60 'partselect' 'lshr_ln120_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln120_2 = zext i8 %lshr_ln120_1" [fft.cpp:120]   --->   Operation 61 'zext' 'zext_ln120_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%Stage8_R_1_addr_1 = getelementptr i32 %Stage8_R_1, i64 0, i64 %zext_ln120_2" [fft.cpp:120]   --->   Operation 62 'getelementptr' 'Stage8_R_1_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (3.25ns)   --->   "%Stage8_R_1_load_1 = load i8 %Stage8_R_1_addr_1" [fft.cpp:120]   --->   Operation 63 'load' 'Stage8_R_1_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%Stage8_I_1_addr_1 = getelementptr i32 %Stage8_I_1, i64 0, i64 %zext_ln120_2" [fft.cpp:121]   --->   Operation 64 'getelementptr' 'Stage8_I_1_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (3.25ns)   --->   "%Stage8_I_1_load_1 = load i8 %Stage8_I_1_addr_1" [fft.cpp:121]   --->   Operation 65 'load' 'Stage8_I_1_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_3)   --->   "%or_ln109_5 = or i9 %empty_30, i9 2" [fft.cpp:109]   --->   Operation 66 'or' 'or_ln109_5' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_3)   --->   "%zext_ln109_2 = zext i9 %or_ln109_5" [fft.cpp:109]   --->   Operation 67 'zext' 'zext_ln109_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%or_ln109_6 = or i8 %empty_31, i8 2" [fft.cpp:109]   --->   Operation 68 'or' 'or_ln109_6' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln113_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %or_ln109_6, i1 0" [fft.cpp:113]   --->   Operation 69 'bitconcatenate' 'shl_ln113_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i9 %shl_ln113_2" [fft.cpp:113]   --->   Operation 70 'zext' 'zext_ln113_5' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%W_real_addr_5 = getelementptr i32 %W_real, i64 0, i64 %zext_ln113_5" [fft.cpp:113]   --->   Operation 71 'getelementptr' 'W_real_addr_5' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (3.25ns)   --->   "%W_real_load_5 = load i9 %W_real_addr_5" [fft.cpp:113]   --->   Operation 72 'load' 'W_real_load_5' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%W_imag_addr_5 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln113_5" [fft.cpp:114]   --->   Operation 73 'getelementptr' 'W_imag_addr_5' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (3.25ns)   --->   "%W_imag_load_5 = load i9 %W_imag_addr_5" [fft.cpp:114]   --->   Operation 74 'load' 'W_imag_load_5' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 75 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln115_3 = add i10 %zext_ln115, i10 %zext_ln109_2" [fft.cpp:115]   --->   Operation 75 'add' 'add_ln115_3' <Predicate = (!icmp_ln109)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (1.73ns)   --->   "%add_ln116_2 = add i10 %add_ln115_3, i10 256" [fft.cpp:116]   --->   Operation 76 'add' 'add_ln116_2' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%lshr_ln118_3 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln115_3, i32 2, i32 9" [fft.cpp:118]   --->   Operation 77 'partselect' 'lshr_ln118_3' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%lshr_ln120_2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln116_2, i32 2, i32 9" [fft.cpp:120]   --->   Operation 78 'partselect' 'lshr_ln120_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln120_3 = zext i8 %lshr_ln120_2" [fft.cpp:120]   --->   Operation 79 'zext' 'zext_ln120_3' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%Stage8_R_2_addr_1 = getelementptr i32 %Stage8_R_2, i64 0, i64 %zext_ln120_3" [fft.cpp:120]   --->   Operation 80 'getelementptr' 'Stage8_R_2_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (3.25ns)   --->   "%Stage8_R_2_load_1 = load i8 %Stage8_R_2_addr_1" [fft.cpp:120]   --->   Operation 81 'load' 'Stage8_R_2_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%Stage8_I_2_addr_1 = getelementptr i32 %Stage8_I_2, i64 0, i64 %zext_ln120_3" [fft.cpp:121]   --->   Operation 82 'getelementptr' 'Stage8_I_2_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (3.25ns)   --->   "%Stage8_I_2_load_1 = load i8 %Stage8_I_2_addr_1" [fft.cpp:121]   --->   Operation 83 'load' 'Stage8_I_2_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_4)   --->   "%or_ln109_7 = or i9 %empty_30, i9 3" [fft.cpp:109]   --->   Operation 84 'or' 'or_ln109_7' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_4)   --->   "%zext_ln109_3 = zext i9 %or_ln109_7" [fft.cpp:109]   --->   Operation 85 'zext' 'zext_ln109_3' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln109_8 = or i8 %empty_31, i8 3" [fft.cpp:109]   --->   Operation 86 'or' 'or_ln109_8' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln113_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %or_ln109_8, i1 0" [fft.cpp:113]   --->   Operation 87 'bitconcatenate' 'shl_ln113_3' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i9 %shl_ln113_3" [fft.cpp:113]   --->   Operation 88 'zext' 'zext_ln113_6' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%W_real_addr_6 = getelementptr i32 %W_real, i64 0, i64 %zext_ln113_6" [fft.cpp:113]   --->   Operation 89 'getelementptr' 'W_real_addr_6' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (3.25ns)   --->   "%W_real_load_6 = load i9 %W_real_addr_6" [fft.cpp:113]   --->   Operation 90 'load' 'W_real_load_6' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%W_imag_addr_6 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln113_6" [fft.cpp:114]   --->   Operation 91 'getelementptr' 'W_imag_addr_6' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (3.25ns)   --->   "%W_imag_load_6 = load i9 %W_imag_addr_6" [fft.cpp:114]   --->   Operation 92 'load' 'W_imag_load_6' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 93 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln115_4 = add i10 %zext_ln115, i10 %zext_ln109_3" [fft.cpp:115]   --->   Operation 93 'add' 'add_ln115_4' <Predicate = (!icmp_ln109)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (1.73ns)   --->   "%add_ln116_3 = add i10 %add_ln115_4, i10 256" [fft.cpp:116]   --->   Operation 94 'add' 'add_ln116_3' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%lshr_ln118_4 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln115_4, i32 2, i32 9" [fft.cpp:118]   --->   Operation 95 'partselect' 'lshr_ln118_4' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%lshr_ln120_3 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln116_3, i32 2, i32 9" [fft.cpp:120]   --->   Operation 96 'partselect' 'lshr_ln120_3' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln120_4 = zext i8 %lshr_ln120_3" [fft.cpp:120]   --->   Operation 97 'zext' 'zext_ln120_4' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%Stage8_R_3_addr_1 = getelementptr i32 %Stage8_R_3, i64 0, i64 %zext_ln120_4" [fft.cpp:120]   --->   Operation 98 'getelementptr' 'Stage8_R_3_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 99 [2/2] (3.25ns)   --->   "%Stage8_R_3_load_1 = load i8 %Stage8_R_3_addr_1" [fft.cpp:120]   --->   Operation 99 'load' 'Stage8_R_3_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%Stage8_I_3_addr_1 = getelementptr i32 %Stage8_I_3, i64 0, i64 %zext_ln120_4" [fft.cpp:121]   --->   Operation 100 'getelementptr' 'Stage8_I_3_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (3.25ns)   --->   "%Stage8_I_3_load_1 = load i8 %Stage8_I_3_addr_1" [fft.cpp:121]   --->   Operation 101 'load' 'Stage8_I_3_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 102 [1/1] (1.73ns)   --->   "%add_ln109 = add i10 %i_16_0_load, i10 4" [fft.cpp:109]   --->   Operation 102 'add' 'add_ln109' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln109 = store i10 %add_ln109, i10 %i_16_0" [fft.cpp:109]   --->   Operation 103 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 104 [1/2] (3.25ns)   --->   "%W_real_load = load i9 %W_real_addr" [fft.cpp:113]   --->   Operation 104 'load' 'W_real_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 105 [1/2] (3.25ns)   --->   "%W_imag_load = load i9 %W_imag_addr" [fft.cpp:114]   --->   Operation 105 'load' 'W_imag_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 106 [1/2] (3.25ns)   --->   "%Stage8_R_load_1 = load i8 %Stage8_R_addr_1" [fft.cpp:120]   --->   Operation 106 'load' 'Stage8_R_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 107 [1/2] (3.25ns)   --->   "%Stage8_I_load_1 = load i8 %Stage8_I_addr_1" [fft.cpp:121]   --->   Operation 107 'load' 'Stage8_I_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 108 [1/2] (3.25ns)   --->   "%W_real_load_4 = load i9 %W_real_addr_4" [fft.cpp:113]   --->   Operation 108 'load' 'W_real_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 109 [1/2] (3.25ns)   --->   "%W_imag_load_4 = load i9 %W_imag_addr_4" [fft.cpp:114]   --->   Operation 109 'load' 'W_imag_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 110 [1/2] (3.25ns)   --->   "%Stage8_R_1_load_1 = load i8 %Stage8_R_1_addr_1" [fft.cpp:120]   --->   Operation 110 'load' 'Stage8_R_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 111 [1/2] (3.25ns)   --->   "%Stage8_I_1_load_1 = load i8 %Stage8_I_1_addr_1" [fft.cpp:121]   --->   Operation 111 'load' 'Stage8_I_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 112 [1/2] (3.25ns)   --->   "%W_real_load_5 = load i9 %W_real_addr_5" [fft.cpp:113]   --->   Operation 112 'load' 'W_real_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 113 [1/2] (3.25ns)   --->   "%W_imag_load_5 = load i9 %W_imag_addr_5" [fft.cpp:114]   --->   Operation 113 'load' 'W_imag_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 114 [1/2] (3.25ns)   --->   "%Stage8_R_2_load_1 = load i8 %Stage8_R_2_addr_1" [fft.cpp:120]   --->   Operation 114 'load' 'Stage8_R_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 115 [1/2] (3.25ns)   --->   "%Stage8_I_2_load_1 = load i8 %Stage8_I_2_addr_1" [fft.cpp:121]   --->   Operation 115 'load' 'Stage8_I_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 116 [1/2] (3.25ns)   --->   "%W_real_load_6 = load i9 %W_real_addr_6" [fft.cpp:113]   --->   Operation 116 'load' 'W_real_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 117 [1/2] (3.25ns)   --->   "%W_imag_load_6 = load i9 %W_imag_addr_6" [fft.cpp:114]   --->   Operation 117 'load' 'W_imag_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 118 [1/2] (3.25ns)   --->   "%Stage8_R_3_load_1 = load i8 %Stage8_R_3_addr_1" [fft.cpp:120]   --->   Operation 118 'load' 'Stage8_R_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 119 [1/2] (3.25ns)   --->   "%Stage8_I_3_load_1 = load i8 %Stage8_I_3_addr_1" [fft.cpp:121]   --->   Operation 119 'load' 'Stage8_I_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 120 [4/4] (5.70ns)   --->   "%mul22_i7 = fmul i32 %Stage8_R_load_1, i32 %W_real_load" [fft.cpp:123]   --->   Operation 120 'fmul' 'mul22_i7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [4/4] (5.70ns)   --->   "%mul23_i8 = fmul i32 %Stage8_I_load_1, i32 %W_imag_load" [fft.cpp:123]   --->   Operation 121 'fmul' 'mul23_i8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [4/4] (5.70ns)   --->   "%mul24_i7 = fmul i32 %Stage8_I_load_1, i32 %W_real_load" [fft.cpp:124]   --->   Operation 122 'fmul' 'mul24_i7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [4/4] (5.70ns)   --->   "%mul25_i8 = fmul i32 %Stage8_R_load_1, i32 %W_imag_load" [fft.cpp:124]   --->   Operation 123 'fmul' 'mul25_i8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [4/4] (5.70ns)   --->   "%mul22_i7_1 = fmul i32 %Stage8_R_1_load_1, i32 %W_real_load_4" [fft.cpp:123]   --->   Operation 124 'fmul' 'mul22_i7_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [4/4] (5.70ns)   --->   "%mul23_i8_1 = fmul i32 %Stage8_I_1_load_1, i32 %W_imag_load_4" [fft.cpp:123]   --->   Operation 125 'fmul' 'mul23_i8_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [4/4] (5.70ns)   --->   "%mul24_i7_1 = fmul i32 %Stage8_I_1_load_1, i32 %W_real_load_4" [fft.cpp:124]   --->   Operation 126 'fmul' 'mul24_i7_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [4/4] (5.70ns)   --->   "%mul25_i8_1 = fmul i32 %Stage8_R_1_load_1, i32 %W_imag_load_4" [fft.cpp:124]   --->   Operation 127 'fmul' 'mul25_i8_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [4/4] (5.70ns)   --->   "%mul22_i7_2 = fmul i32 %Stage8_R_2_load_1, i32 %W_real_load_5" [fft.cpp:123]   --->   Operation 128 'fmul' 'mul22_i7_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [4/4] (5.70ns)   --->   "%mul23_i8_2 = fmul i32 %Stage8_I_2_load_1, i32 %W_imag_load_5" [fft.cpp:123]   --->   Operation 129 'fmul' 'mul23_i8_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [4/4] (5.70ns)   --->   "%mul24_i7_2 = fmul i32 %Stage8_I_2_load_1, i32 %W_real_load_5" [fft.cpp:124]   --->   Operation 130 'fmul' 'mul24_i7_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [4/4] (5.70ns)   --->   "%mul25_i8_2 = fmul i32 %Stage8_R_2_load_1, i32 %W_imag_load_5" [fft.cpp:124]   --->   Operation 131 'fmul' 'mul25_i8_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [4/4] (5.70ns)   --->   "%mul22_i7_3 = fmul i32 %Stage8_R_3_load_1, i32 %W_real_load_6" [fft.cpp:123]   --->   Operation 132 'fmul' 'mul22_i7_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [4/4] (5.70ns)   --->   "%mul23_i8_3 = fmul i32 %Stage8_I_3_load_1, i32 %W_imag_load_6" [fft.cpp:123]   --->   Operation 133 'fmul' 'mul23_i8_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [4/4] (5.70ns)   --->   "%mul24_i7_3 = fmul i32 %Stage8_I_3_load_1, i32 %W_real_load_6" [fft.cpp:124]   --->   Operation 134 'fmul' 'mul24_i7_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [4/4] (5.70ns)   --->   "%mul25_i8_3 = fmul i32 %Stage8_R_3_load_1, i32 %W_imag_load_6" [fft.cpp:124]   --->   Operation 135 'fmul' 'mul25_i8_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 136 [3/4] (5.70ns)   --->   "%mul22_i7 = fmul i32 %Stage8_R_load_1, i32 %W_real_load" [fft.cpp:123]   --->   Operation 136 'fmul' 'mul22_i7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [3/4] (5.70ns)   --->   "%mul23_i8 = fmul i32 %Stage8_I_load_1, i32 %W_imag_load" [fft.cpp:123]   --->   Operation 137 'fmul' 'mul23_i8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [3/4] (5.70ns)   --->   "%mul24_i7 = fmul i32 %Stage8_I_load_1, i32 %W_real_load" [fft.cpp:124]   --->   Operation 138 'fmul' 'mul24_i7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [3/4] (5.70ns)   --->   "%mul25_i8 = fmul i32 %Stage8_R_load_1, i32 %W_imag_load" [fft.cpp:124]   --->   Operation 139 'fmul' 'mul25_i8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [3/4] (5.70ns)   --->   "%mul22_i7_1 = fmul i32 %Stage8_R_1_load_1, i32 %W_real_load_4" [fft.cpp:123]   --->   Operation 140 'fmul' 'mul22_i7_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [3/4] (5.70ns)   --->   "%mul23_i8_1 = fmul i32 %Stage8_I_1_load_1, i32 %W_imag_load_4" [fft.cpp:123]   --->   Operation 141 'fmul' 'mul23_i8_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [3/4] (5.70ns)   --->   "%mul24_i7_1 = fmul i32 %Stage8_I_1_load_1, i32 %W_real_load_4" [fft.cpp:124]   --->   Operation 142 'fmul' 'mul24_i7_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [3/4] (5.70ns)   --->   "%mul25_i8_1 = fmul i32 %Stage8_R_1_load_1, i32 %W_imag_load_4" [fft.cpp:124]   --->   Operation 143 'fmul' 'mul25_i8_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [3/4] (5.70ns)   --->   "%mul22_i7_2 = fmul i32 %Stage8_R_2_load_1, i32 %W_real_load_5" [fft.cpp:123]   --->   Operation 144 'fmul' 'mul22_i7_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [3/4] (5.70ns)   --->   "%mul23_i8_2 = fmul i32 %Stage8_I_2_load_1, i32 %W_imag_load_5" [fft.cpp:123]   --->   Operation 145 'fmul' 'mul23_i8_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [3/4] (5.70ns)   --->   "%mul24_i7_2 = fmul i32 %Stage8_I_2_load_1, i32 %W_real_load_5" [fft.cpp:124]   --->   Operation 146 'fmul' 'mul24_i7_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [3/4] (5.70ns)   --->   "%mul25_i8_2 = fmul i32 %Stage8_R_2_load_1, i32 %W_imag_load_5" [fft.cpp:124]   --->   Operation 147 'fmul' 'mul25_i8_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [3/4] (5.70ns)   --->   "%mul22_i7_3 = fmul i32 %Stage8_R_3_load_1, i32 %W_real_load_6" [fft.cpp:123]   --->   Operation 148 'fmul' 'mul22_i7_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [3/4] (5.70ns)   --->   "%mul23_i8_3 = fmul i32 %Stage8_I_3_load_1, i32 %W_imag_load_6" [fft.cpp:123]   --->   Operation 149 'fmul' 'mul23_i8_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [3/4] (5.70ns)   --->   "%mul24_i7_3 = fmul i32 %Stage8_I_3_load_1, i32 %W_real_load_6" [fft.cpp:124]   --->   Operation 150 'fmul' 'mul24_i7_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [3/4] (5.70ns)   --->   "%mul25_i8_3 = fmul i32 %Stage8_R_3_load_1, i32 %W_imag_load_6" [fft.cpp:124]   --->   Operation 151 'fmul' 'mul25_i8_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 152 [2/4] (5.70ns)   --->   "%mul22_i7 = fmul i32 %Stage8_R_load_1, i32 %W_real_load" [fft.cpp:123]   --->   Operation 152 'fmul' 'mul22_i7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [2/4] (5.70ns)   --->   "%mul23_i8 = fmul i32 %Stage8_I_load_1, i32 %W_imag_load" [fft.cpp:123]   --->   Operation 153 'fmul' 'mul23_i8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [2/4] (5.70ns)   --->   "%mul24_i7 = fmul i32 %Stage8_I_load_1, i32 %W_real_load" [fft.cpp:124]   --->   Operation 154 'fmul' 'mul24_i7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [2/4] (5.70ns)   --->   "%mul25_i8 = fmul i32 %Stage8_R_load_1, i32 %W_imag_load" [fft.cpp:124]   --->   Operation 155 'fmul' 'mul25_i8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [2/4] (5.70ns)   --->   "%mul22_i7_1 = fmul i32 %Stage8_R_1_load_1, i32 %W_real_load_4" [fft.cpp:123]   --->   Operation 156 'fmul' 'mul22_i7_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [2/4] (5.70ns)   --->   "%mul23_i8_1 = fmul i32 %Stage8_I_1_load_1, i32 %W_imag_load_4" [fft.cpp:123]   --->   Operation 157 'fmul' 'mul23_i8_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [2/4] (5.70ns)   --->   "%mul24_i7_1 = fmul i32 %Stage8_I_1_load_1, i32 %W_real_load_4" [fft.cpp:124]   --->   Operation 158 'fmul' 'mul24_i7_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [2/4] (5.70ns)   --->   "%mul25_i8_1 = fmul i32 %Stage8_R_1_load_1, i32 %W_imag_load_4" [fft.cpp:124]   --->   Operation 159 'fmul' 'mul25_i8_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [2/4] (5.70ns)   --->   "%mul22_i7_2 = fmul i32 %Stage8_R_2_load_1, i32 %W_real_load_5" [fft.cpp:123]   --->   Operation 160 'fmul' 'mul22_i7_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [2/4] (5.70ns)   --->   "%mul23_i8_2 = fmul i32 %Stage8_I_2_load_1, i32 %W_imag_load_5" [fft.cpp:123]   --->   Operation 161 'fmul' 'mul23_i8_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [2/4] (5.70ns)   --->   "%mul24_i7_2 = fmul i32 %Stage8_I_2_load_1, i32 %W_real_load_5" [fft.cpp:124]   --->   Operation 162 'fmul' 'mul24_i7_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [2/4] (5.70ns)   --->   "%mul25_i8_2 = fmul i32 %Stage8_R_2_load_1, i32 %W_imag_load_5" [fft.cpp:124]   --->   Operation 163 'fmul' 'mul25_i8_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [2/4] (5.70ns)   --->   "%mul22_i7_3 = fmul i32 %Stage8_R_3_load_1, i32 %W_real_load_6" [fft.cpp:123]   --->   Operation 164 'fmul' 'mul22_i7_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [2/4] (5.70ns)   --->   "%mul23_i8_3 = fmul i32 %Stage8_I_3_load_1, i32 %W_imag_load_6" [fft.cpp:123]   --->   Operation 165 'fmul' 'mul23_i8_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [2/4] (5.70ns)   --->   "%mul24_i7_3 = fmul i32 %Stage8_I_3_load_1, i32 %W_real_load_6" [fft.cpp:124]   --->   Operation 166 'fmul' 'mul24_i7_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [2/4] (5.70ns)   --->   "%mul25_i8_3 = fmul i32 %Stage8_R_3_load_1, i32 %W_imag_load_6" [fft.cpp:124]   --->   Operation 167 'fmul' 'mul25_i8_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 168 [1/4] (5.70ns)   --->   "%mul22_i7 = fmul i32 %Stage8_R_load_1, i32 %W_real_load" [fft.cpp:123]   --->   Operation 168 'fmul' 'mul22_i7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/4] (5.70ns)   --->   "%mul23_i8 = fmul i32 %Stage8_I_load_1, i32 %W_imag_load" [fft.cpp:123]   --->   Operation 169 'fmul' 'mul23_i8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/4] (5.70ns)   --->   "%mul24_i7 = fmul i32 %Stage8_I_load_1, i32 %W_real_load" [fft.cpp:124]   --->   Operation 170 'fmul' 'mul24_i7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/4] (5.70ns)   --->   "%mul25_i8 = fmul i32 %Stage8_R_load_1, i32 %W_imag_load" [fft.cpp:124]   --->   Operation 171 'fmul' 'mul25_i8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/4] (5.70ns)   --->   "%mul22_i7_1 = fmul i32 %Stage8_R_1_load_1, i32 %W_real_load_4" [fft.cpp:123]   --->   Operation 172 'fmul' 'mul22_i7_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/4] (5.70ns)   --->   "%mul23_i8_1 = fmul i32 %Stage8_I_1_load_1, i32 %W_imag_load_4" [fft.cpp:123]   --->   Operation 173 'fmul' 'mul23_i8_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [1/4] (5.70ns)   --->   "%mul24_i7_1 = fmul i32 %Stage8_I_1_load_1, i32 %W_real_load_4" [fft.cpp:124]   --->   Operation 174 'fmul' 'mul24_i7_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/4] (5.70ns)   --->   "%mul25_i8_1 = fmul i32 %Stage8_R_1_load_1, i32 %W_imag_load_4" [fft.cpp:124]   --->   Operation 175 'fmul' 'mul25_i8_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/4] (5.70ns)   --->   "%mul22_i7_2 = fmul i32 %Stage8_R_2_load_1, i32 %W_real_load_5" [fft.cpp:123]   --->   Operation 176 'fmul' 'mul22_i7_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 177 [1/4] (5.70ns)   --->   "%mul23_i8_2 = fmul i32 %Stage8_I_2_load_1, i32 %W_imag_load_5" [fft.cpp:123]   --->   Operation 177 'fmul' 'mul23_i8_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/4] (5.70ns)   --->   "%mul24_i7_2 = fmul i32 %Stage8_I_2_load_1, i32 %W_real_load_5" [fft.cpp:124]   --->   Operation 178 'fmul' 'mul24_i7_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [1/4] (5.70ns)   --->   "%mul25_i8_2 = fmul i32 %Stage8_R_2_load_1, i32 %W_imag_load_5" [fft.cpp:124]   --->   Operation 179 'fmul' 'mul25_i8_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/4] (5.70ns)   --->   "%mul22_i7_3 = fmul i32 %Stage8_R_3_load_1, i32 %W_real_load_6" [fft.cpp:123]   --->   Operation 180 'fmul' 'mul22_i7_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/4] (5.70ns)   --->   "%mul23_i8_3 = fmul i32 %Stage8_I_3_load_1, i32 %W_imag_load_6" [fft.cpp:123]   --->   Operation 181 'fmul' 'mul23_i8_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/4] (5.70ns)   --->   "%mul24_i7_3 = fmul i32 %Stage8_I_3_load_1, i32 %W_real_load_6" [fft.cpp:124]   --->   Operation 182 'fmul' 'mul24_i7_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/4] (5.70ns)   --->   "%mul25_i8_3 = fmul i32 %Stage8_R_3_load_1, i32 %W_imag_load_6" [fft.cpp:124]   --->   Operation 183 'fmul' 'mul25_i8_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 184 [5/5] (7.25ns)   --->   "%t_R_8 = fsub i32 %mul22_i7, i32 %mul23_i8" [fft.cpp:123]   --->   Operation 184 'fsub' 't_R_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [5/5] (7.25ns)   --->   "%t_I_8 = fadd i32 %mul24_i7, i32 %mul25_i8" [fft.cpp:124]   --->   Operation 185 'fadd' 't_I_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [5/5] (7.25ns)   --->   "%t_R_8_1 = fsub i32 %mul22_i7_1, i32 %mul23_i8_1" [fft.cpp:123]   --->   Operation 186 'fsub' 't_R_8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [5/5] (7.25ns)   --->   "%t_I_8_1 = fadd i32 %mul24_i7_1, i32 %mul25_i8_1" [fft.cpp:124]   --->   Operation 187 'fadd' 't_I_8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [5/5] (7.25ns)   --->   "%t_R_8_2 = fsub i32 %mul22_i7_2, i32 %mul23_i8_2" [fft.cpp:123]   --->   Operation 188 'fsub' 't_R_8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [5/5] (7.25ns)   --->   "%t_I_8_2 = fadd i32 %mul24_i7_2, i32 %mul25_i8_2" [fft.cpp:124]   --->   Operation 189 'fadd' 't_I_8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [5/5] (7.25ns)   --->   "%t_R_8_3 = fsub i32 %mul22_i7_3, i32 %mul23_i8_3" [fft.cpp:123]   --->   Operation 190 'fsub' 't_R_8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [5/5] (7.25ns)   --->   "%t_I_8_3 = fadd i32 %mul24_i7_3, i32 %mul25_i8_3" [fft.cpp:124]   --->   Operation 191 'fadd' 't_I_8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 192 [4/5] (7.25ns)   --->   "%t_R_8 = fsub i32 %mul22_i7, i32 %mul23_i8" [fft.cpp:123]   --->   Operation 192 'fsub' 't_R_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [4/5] (7.25ns)   --->   "%t_I_8 = fadd i32 %mul24_i7, i32 %mul25_i8" [fft.cpp:124]   --->   Operation 193 'fadd' 't_I_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [4/5] (7.25ns)   --->   "%t_R_8_1 = fsub i32 %mul22_i7_1, i32 %mul23_i8_1" [fft.cpp:123]   --->   Operation 194 'fsub' 't_R_8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [4/5] (7.25ns)   --->   "%t_I_8_1 = fadd i32 %mul24_i7_1, i32 %mul25_i8_1" [fft.cpp:124]   --->   Operation 195 'fadd' 't_I_8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [4/5] (7.25ns)   --->   "%t_R_8_2 = fsub i32 %mul22_i7_2, i32 %mul23_i8_2" [fft.cpp:123]   --->   Operation 196 'fsub' 't_R_8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [4/5] (7.25ns)   --->   "%t_I_8_2 = fadd i32 %mul24_i7_2, i32 %mul25_i8_2" [fft.cpp:124]   --->   Operation 197 'fadd' 't_I_8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 198 [4/5] (7.25ns)   --->   "%t_R_8_3 = fsub i32 %mul22_i7_3, i32 %mul23_i8_3" [fft.cpp:123]   --->   Operation 198 'fsub' 't_R_8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [4/5] (7.25ns)   --->   "%t_I_8_3 = fadd i32 %mul24_i7_3, i32 %mul25_i8_3" [fft.cpp:124]   --->   Operation 199 'fadd' 't_I_8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 200 [3/5] (7.25ns)   --->   "%t_R_8 = fsub i32 %mul22_i7, i32 %mul23_i8" [fft.cpp:123]   --->   Operation 200 'fsub' 't_R_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 201 [3/5] (7.25ns)   --->   "%t_I_8 = fadd i32 %mul24_i7, i32 %mul25_i8" [fft.cpp:124]   --->   Operation 201 'fadd' 't_I_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 202 [3/5] (7.25ns)   --->   "%t_R_8_1 = fsub i32 %mul22_i7_1, i32 %mul23_i8_1" [fft.cpp:123]   --->   Operation 202 'fsub' 't_R_8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 203 [3/5] (7.25ns)   --->   "%t_I_8_1 = fadd i32 %mul24_i7_1, i32 %mul25_i8_1" [fft.cpp:124]   --->   Operation 203 'fadd' 't_I_8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [3/5] (7.25ns)   --->   "%t_R_8_2 = fsub i32 %mul22_i7_2, i32 %mul23_i8_2" [fft.cpp:123]   --->   Operation 204 'fsub' 't_R_8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 205 [3/5] (7.25ns)   --->   "%t_I_8_2 = fadd i32 %mul24_i7_2, i32 %mul25_i8_2" [fft.cpp:124]   --->   Operation 205 'fadd' 't_I_8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [3/5] (7.25ns)   --->   "%t_R_8_3 = fsub i32 %mul22_i7_3, i32 %mul23_i8_3" [fft.cpp:123]   --->   Operation 206 'fsub' 't_R_8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 207 [3/5] (7.25ns)   --->   "%t_I_8_3 = fadd i32 %mul24_i7_3, i32 %mul25_i8_3" [fft.cpp:124]   --->   Operation 207 'fadd' 't_I_8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i8 %lshr_ln118_s" [fft.cpp:118]   --->   Operation 208 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%Stage8_R_addr = getelementptr i32 %Stage8_R, i64 0, i64 %zext_ln118" [fft.cpp:118]   --->   Operation 209 'getelementptr' 'Stage8_R_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 210 [2/2] (3.25ns)   --->   "%Stage8_R_load = load i8 %Stage8_R_addr" [fft.cpp:118]   --->   Operation 210 'load' 'Stage8_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%Stage8_I_addr = getelementptr i32 %Stage8_I, i64 0, i64 %zext_ln118" [fft.cpp:119]   --->   Operation 211 'getelementptr' 'Stage8_I_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 212 [2/2] (3.25ns)   --->   "%Stage8_I_load = load i8 %Stage8_I_addr" [fft.cpp:119]   --->   Operation 212 'load' 'Stage8_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 213 [2/5] (7.25ns)   --->   "%t_R_8 = fsub i32 %mul22_i7, i32 %mul23_i8" [fft.cpp:123]   --->   Operation 213 'fsub' 't_R_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 214 [2/5] (7.25ns)   --->   "%t_I_8 = fadd i32 %mul24_i7, i32 %mul25_i8" [fft.cpp:124]   --->   Operation 214 'fadd' 't_I_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln118_5 = zext i8 %lshr_ln118_2" [fft.cpp:118]   --->   Operation 215 'zext' 'zext_ln118_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%Stage8_R_1_addr = getelementptr i32 %Stage8_R_1, i64 0, i64 %zext_ln118_5" [fft.cpp:118]   --->   Operation 216 'getelementptr' 'Stage8_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 217 [2/2] (3.25ns)   --->   "%Stage8_R_1_load = load i8 %Stage8_R_1_addr" [fft.cpp:118]   --->   Operation 217 'load' 'Stage8_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%Stage8_I_1_addr = getelementptr i32 %Stage8_I_1, i64 0, i64 %zext_ln118_5" [fft.cpp:119]   --->   Operation 218 'getelementptr' 'Stage8_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 219 [2/2] (3.25ns)   --->   "%Stage8_I_1_load = load i8 %Stage8_I_1_addr" [fft.cpp:119]   --->   Operation 219 'load' 'Stage8_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 220 [2/5] (7.25ns)   --->   "%t_R_8_1 = fsub i32 %mul22_i7_1, i32 %mul23_i8_1" [fft.cpp:123]   --->   Operation 220 'fsub' 't_R_8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 221 [2/5] (7.25ns)   --->   "%t_I_8_1 = fadd i32 %mul24_i7_1, i32 %mul25_i8_1" [fft.cpp:124]   --->   Operation 221 'fadd' 't_I_8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln118_6 = zext i8 %lshr_ln118_3" [fft.cpp:118]   --->   Operation 222 'zext' 'zext_ln118_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "%Stage8_R_2_addr = getelementptr i32 %Stage8_R_2, i64 0, i64 %zext_ln118_6" [fft.cpp:118]   --->   Operation 223 'getelementptr' 'Stage8_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 224 [2/2] (3.25ns)   --->   "%Stage8_R_2_load = load i8 %Stage8_R_2_addr" [fft.cpp:118]   --->   Operation 224 'load' 'Stage8_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "%Stage8_I_2_addr = getelementptr i32 %Stage8_I_2, i64 0, i64 %zext_ln118_6" [fft.cpp:119]   --->   Operation 225 'getelementptr' 'Stage8_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 226 [2/2] (3.25ns)   --->   "%Stage8_I_2_load = load i8 %Stage8_I_2_addr" [fft.cpp:119]   --->   Operation 226 'load' 'Stage8_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 227 [2/5] (7.25ns)   --->   "%t_R_8_2 = fsub i32 %mul22_i7_2, i32 %mul23_i8_2" [fft.cpp:123]   --->   Operation 227 'fsub' 't_R_8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 228 [2/5] (7.25ns)   --->   "%t_I_8_2 = fadd i32 %mul24_i7_2, i32 %mul25_i8_2" [fft.cpp:124]   --->   Operation 228 'fadd' 't_I_8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln118_7 = zext i8 %lshr_ln118_4" [fft.cpp:118]   --->   Operation 229 'zext' 'zext_ln118_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "%Stage8_R_3_addr = getelementptr i32 %Stage8_R_3, i64 0, i64 %zext_ln118_7" [fft.cpp:118]   --->   Operation 230 'getelementptr' 'Stage8_R_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 231 [2/2] (3.25ns)   --->   "%Stage8_R_3_load = load i8 %Stage8_R_3_addr" [fft.cpp:118]   --->   Operation 231 'load' 'Stage8_R_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "%Stage8_I_3_addr = getelementptr i32 %Stage8_I_3, i64 0, i64 %zext_ln118_7" [fft.cpp:119]   --->   Operation 232 'getelementptr' 'Stage8_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 233 [2/2] (3.25ns)   --->   "%Stage8_I_3_load = load i8 %Stage8_I_3_addr" [fft.cpp:119]   --->   Operation 233 'load' 'Stage8_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 234 [2/5] (7.25ns)   --->   "%t_R_8_3 = fsub i32 %mul22_i7_3, i32 %mul23_i8_3" [fft.cpp:123]   --->   Operation 234 'fsub' 't_R_8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 235 [2/5] (7.25ns)   --->   "%t_I_8_3 = fadd i32 %mul24_i7_3, i32 %mul25_i8_3" [fft.cpp:124]   --->   Operation 235 'fadd' 't_I_8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 236 [1/2] (3.25ns)   --->   "%Stage8_R_load = load i8 %Stage8_R_addr" [fft.cpp:118]   --->   Operation 236 'load' 'Stage8_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 237 [1/2] (3.25ns)   --->   "%Stage8_I_load = load i8 %Stage8_I_addr" [fft.cpp:119]   --->   Operation 237 'load' 'Stage8_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 238 [1/5] (7.25ns)   --->   "%t_R_8 = fsub i32 %mul22_i7, i32 %mul23_i8" [fft.cpp:123]   --->   Operation 238 'fsub' 't_R_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 239 [1/5] (7.25ns)   --->   "%t_I_8 = fadd i32 %mul24_i7, i32 %mul25_i8" [fft.cpp:124]   --->   Operation 239 'fadd' 't_I_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 240 [1/2] (3.25ns)   --->   "%Stage8_R_1_load = load i8 %Stage8_R_1_addr" [fft.cpp:118]   --->   Operation 240 'load' 'Stage8_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 241 [1/2] (3.25ns)   --->   "%Stage8_I_1_load = load i8 %Stage8_I_1_addr" [fft.cpp:119]   --->   Operation 241 'load' 'Stage8_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 242 [1/5] (7.25ns)   --->   "%t_R_8_1 = fsub i32 %mul22_i7_1, i32 %mul23_i8_1" [fft.cpp:123]   --->   Operation 242 'fsub' 't_R_8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 243 [1/5] (7.25ns)   --->   "%t_I_8_1 = fadd i32 %mul24_i7_1, i32 %mul25_i8_1" [fft.cpp:124]   --->   Operation 243 'fadd' 't_I_8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 244 [1/2] (3.25ns)   --->   "%Stage8_R_2_load = load i8 %Stage8_R_2_addr" [fft.cpp:118]   --->   Operation 244 'load' 'Stage8_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 245 [1/2] (3.25ns)   --->   "%Stage8_I_2_load = load i8 %Stage8_I_2_addr" [fft.cpp:119]   --->   Operation 245 'load' 'Stage8_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 246 [1/5] (7.25ns)   --->   "%t_R_8_2 = fsub i32 %mul22_i7_2, i32 %mul23_i8_2" [fft.cpp:123]   --->   Operation 246 'fsub' 't_R_8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 247 [1/5] (7.25ns)   --->   "%t_I_8_2 = fadd i32 %mul24_i7_2, i32 %mul25_i8_2" [fft.cpp:124]   --->   Operation 247 'fadd' 't_I_8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 248 [1/2] (3.25ns)   --->   "%Stage8_R_3_load = load i8 %Stage8_R_3_addr" [fft.cpp:118]   --->   Operation 248 'load' 'Stage8_R_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 249 [1/2] (3.25ns)   --->   "%Stage8_I_3_load = load i8 %Stage8_I_3_addr" [fft.cpp:119]   --->   Operation 249 'load' 'Stage8_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 250 [1/5] (7.25ns)   --->   "%t_R_8_3 = fsub i32 %mul22_i7_3, i32 %mul23_i8_3" [fft.cpp:123]   --->   Operation 250 'fsub' 't_R_8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 251 [1/5] (7.25ns)   --->   "%t_I_8_3 = fadd i32 %mul24_i7_3, i32 %mul25_i8_3" [fft.cpp:124]   --->   Operation 251 'fadd' 't_I_8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 252 [5/5] (7.25ns)   --->   "%sub27_i8 = fsub i32 %Stage8_R_load, i32 %t_R_8" [fft.cpp:126]   --->   Operation 252 'fsub' 'sub27_i8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 253 [5/5] (7.25ns)   --->   "%sub30_i8 = fsub i32 %Stage8_I_load, i32 %t_I_8" [fft.cpp:127]   --->   Operation 253 'fsub' 'sub30_i8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 254 [5/5] (7.25ns)   --->   "%add33_i8 = fadd i32 %Stage8_R_load, i32 %t_R_8" [fft.cpp:128]   --->   Operation 254 'fadd' 'add33_i8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 255 [5/5] (7.25ns)   --->   "%add36_i8 = fadd i32 %Stage8_I_load, i32 %t_I_8" [fft.cpp:129]   --->   Operation 255 'fadd' 'add36_i8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 256 [5/5] (7.25ns)   --->   "%sub27_i8_1 = fsub i32 %Stage8_R_1_load, i32 %t_R_8_1" [fft.cpp:126]   --->   Operation 256 'fsub' 'sub27_i8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 257 [5/5] (7.25ns)   --->   "%sub30_i8_1 = fsub i32 %Stage8_I_1_load, i32 %t_I_8_1" [fft.cpp:127]   --->   Operation 257 'fsub' 'sub30_i8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 258 [5/5] (7.25ns)   --->   "%add33_i8_1 = fadd i32 %Stage8_R_1_load, i32 %t_R_8_1" [fft.cpp:128]   --->   Operation 258 'fadd' 'add33_i8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 259 [5/5] (7.25ns)   --->   "%add36_i8_1 = fadd i32 %Stage8_I_1_load, i32 %t_I_8_1" [fft.cpp:129]   --->   Operation 259 'fadd' 'add36_i8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 260 [5/5] (7.25ns)   --->   "%sub27_i8_2 = fsub i32 %Stage8_R_2_load, i32 %t_R_8_2" [fft.cpp:126]   --->   Operation 260 'fsub' 'sub27_i8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 261 [5/5] (7.25ns)   --->   "%sub30_i8_2 = fsub i32 %Stage8_I_2_load, i32 %t_I_8_2" [fft.cpp:127]   --->   Operation 261 'fsub' 'sub30_i8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 262 [5/5] (7.25ns)   --->   "%add33_i8_2 = fadd i32 %Stage8_R_2_load, i32 %t_R_8_2" [fft.cpp:128]   --->   Operation 262 'fadd' 'add33_i8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 263 [5/5] (7.25ns)   --->   "%add36_i8_2 = fadd i32 %Stage8_I_2_load, i32 %t_I_8_2" [fft.cpp:129]   --->   Operation 263 'fadd' 'add36_i8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 264 [5/5] (7.25ns)   --->   "%sub27_i8_3 = fsub i32 %Stage8_R_3_load, i32 %t_R_8_3" [fft.cpp:126]   --->   Operation 264 'fsub' 'sub27_i8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 265 [5/5] (7.25ns)   --->   "%sub30_i8_3 = fsub i32 %Stage8_I_3_load, i32 %t_I_8_3" [fft.cpp:127]   --->   Operation 265 'fsub' 'sub30_i8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 266 [5/5] (7.25ns)   --->   "%add33_i8_3 = fadd i32 %Stage8_R_3_load, i32 %t_R_8_3" [fft.cpp:128]   --->   Operation 266 'fadd' 'add33_i8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 267 [5/5] (7.25ns)   --->   "%add36_i8_3 = fadd i32 %Stage8_I_3_load, i32 %t_I_8_3" [fft.cpp:129]   --->   Operation 267 'fadd' 'add36_i8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 268 [4/5] (7.25ns)   --->   "%sub27_i8 = fsub i32 %Stage8_R_load, i32 %t_R_8" [fft.cpp:126]   --->   Operation 268 'fsub' 'sub27_i8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 269 [4/5] (7.25ns)   --->   "%sub30_i8 = fsub i32 %Stage8_I_load, i32 %t_I_8" [fft.cpp:127]   --->   Operation 269 'fsub' 'sub30_i8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 270 [4/5] (7.25ns)   --->   "%add33_i8 = fadd i32 %Stage8_R_load, i32 %t_R_8" [fft.cpp:128]   --->   Operation 270 'fadd' 'add33_i8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 271 [4/5] (7.25ns)   --->   "%add36_i8 = fadd i32 %Stage8_I_load, i32 %t_I_8" [fft.cpp:129]   --->   Operation 271 'fadd' 'add36_i8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 272 [4/5] (7.25ns)   --->   "%sub27_i8_1 = fsub i32 %Stage8_R_1_load, i32 %t_R_8_1" [fft.cpp:126]   --->   Operation 272 'fsub' 'sub27_i8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 273 [4/5] (7.25ns)   --->   "%sub30_i8_1 = fsub i32 %Stage8_I_1_load, i32 %t_I_8_1" [fft.cpp:127]   --->   Operation 273 'fsub' 'sub30_i8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 274 [4/5] (7.25ns)   --->   "%add33_i8_1 = fadd i32 %Stage8_R_1_load, i32 %t_R_8_1" [fft.cpp:128]   --->   Operation 274 'fadd' 'add33_i8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 275 [4/5] (7.25ns)   --->   "%add36_i8_1 = fadd i32 %Stage8_I_1_load, i32 %t_I_8_1" [fft.cpp:129]   --->   Operation 275 'fadd' 'add36_i8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 276 [4/5] (7.25ns)   --->   "%sub27_i8_2 = fsub i32 %Stage8_R_2_load, i32 %t_R_8_2" [fft.cpp:126]   --->   Operation 276 'fsub' 'sub27_i8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 277 [4/5] (7.25ns)   --->   "%sub30_i8_2 = fsub i32 %Stage8_I_2_load, i32 %t_I_8_2" [fft.cpp:127]   --->   Operation 277 'fsub' 'sub30_i8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 278 [4/5] (7.25ns)   --->   "%add33_i8_2 = fadd i32 %Stage8_R_2_load, i32 %t_R_8_2" [fft.cpp:128]   --->   Operation 278 'fadd' 'add33_i8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 279 [4/5] (7.25ns)   --->   "%add36_i8_2 = fadd i32 %Stage8_I_2_load, i32 %t_I_8_2" [fft.cpp:129]   --->   Operation 279 'fadd' 'add36_i8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 280 [4/5] (7.25ns)   --->   "%sub27_i8_3 = fsub i32 %Stage8_R_3_load, i32 %t_R_8_3" [fft.cpp:126]   --->   Operation 280 'fsub' 'sub27_i8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 281 [4/5] (7.25ns)   --->   "%sub30_i8_3 = fsub i32 %Stage8_I_3_load, i32 %t_I_8_3" [fft.cpp:127]   --->   Operation 281 'fsub' 'sub30_i8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 282 [4/5] (7.25ns)   --->   "%add33_i8_3 = fadd i32 %Stage8_R_3_load, i32 %t_R_8_3" [fft.cpp:128]   --->   Operation 282 'fadd' 'add33_i8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 283 [4/5] (7.25ns)   --->   "%add36_i8_3 = fadd i32 %Stage8_I_3_load, i32 %t_I_8_3" [fft.cpp:129]   --->   Operation 283 'fadd' 'add36_i8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 284 [3/5] (7.25ns)   --->   "%sub27_i8 = fsub i32 %Stage8_R_load, i32 %t_R_8" [fft.cpp:126]   --->   Operation 284 'fsub' 'sub27_i8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 285 [3/5] (7.25ns)   --->   "%sub30_i8 = fsub i32 %Stage8_I_load, i32 %t_I_8" [fft.cpp:127]   --->   Operation 285 'fsub' 'sub30_i8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 286 [3/5] (7.25ns)   --->   "%add33_i8 = fadd i32 %Stage8_R_load, i32 %t_R_8" [fft.cpp:128]   --->   Operation 286 'fadd' 'add33_i8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 287 [3/5] (7.25ns)   --->   "%add36_i8 = fadd i32 %Stage8_I_load, i32 %t_I_8" [fft.cpp:129]   --->   Operation 287 'fadd' 'add36_i8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 288 [3/5] (7.25ns)   --->   "%sub27_i8_1 = fsub i32 %Stage8_R_1_load, i32 %t_R_8_1" [fft.cpp:126]   --->   Operation 288 'fsub' 'sub27_i8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 289 [3/5] (7.25ns)   --->   "%sub30_i8_1 = fsub i32 %Stage8_I_1_load, i32 %t_I_8_1" [fft.cpp:127]   --->   Operation 289 'fsub' 'sub30_i8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 290 [3/5] (7.25ns)   --->   "%add33_i8_1 = fadd i32 %Stage8_R_1_load, i32 %t_R_8_1" [fft.cpp:128]   --->   Operation 290 'fadd' 'add33_i8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 291 [3/5] (7.25ns)   --->   "%add36_i8_1 = fadd i32 %Stage8_I_1_load, i32 %t_I_8_1" [fft.cpp:129]   --->   Operation 291 'fadd' 'add36_i8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 292 [3/5] (7.25ns)   --->   "%sub27_i8_2 = fsub i32 %Stage8_R_2_load, i32 %t_R_8_2" [fft.cpp:126]   --->   Operation 292 'fsub' 'sub27_i8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 293 [3/5] (7.25ns)   --->   "%sub30_i8_2 = fsub i32 %Stage8_I_2_load, i32 %t_I_8_2" [fft.cpp:127]   --->   Operation 293 'fsub' 'sub30_i8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 294 [3/5] (7.25ns)   --->   "%add33_i8_2 = fadd i32 %Stage8_R_2_load, i32 %t_R_8_2" [fft.cpp:128]   --->   Operation 294 'fadd' 'add33_i8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 295 [3/5] (7.25ns)   --->   "%add36_i8_2 = fadd i32 %Stage8_I_2_load, i32 %t_I_8_2" [fft.cpp:129]   --->   Operation 295 'fadd' 'add36_i8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 296 [3/5] (7.25ns)   --->   "%sub27_i8_3 = fsub i32 %Stage8_R_3_load, i32 %t_R_8_3" [fft.cpp:126]   --->   Operation 296 'fsub' 'sub27_i8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 297 [3/5] (7.25ns)   --->   "%sub30_i8_3 = fsub i32 %Stage8_I_3_load, i32 %t_I_8_3" [fft.cpp:127]   --->   Operation 297 'fsub' 'sub30_i8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 298 [3/5] (7.25ns)   --->   "%add33_i8_3 = fadd i32 %Stage8_R_3_load, i32 %t_R_8_3" [fft.cpp:128]   --->   Operation 298 'fadd' 'add33_i8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 299 [3/5] (7.25ns)   --->   "%add36_i8_3 = fadd i32 %Stage8_I_3_load, i32 %t_I_8_3" [fft.cpp:129]   --->   Operation 299 'fadd' 'add36_i8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 300 [2/5] (7.25ns)   --->   "%sub27_i8 = fsub i32 %Stage8_R_load, i32 %t_R_8" [fft.cpp:126]   --->   Operation 300 'fsub' 'sub27_i8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 301 [2/5] (7.25ns)   --->   "%sub30_i8 = fsub i32 %Stage8_I_load, i32 %t_I_8" [fft.cpp:127]   --->   Operation 301 'fsub' 'sub30_i8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 302 [2/5] (7.25ns)   --->   "%add33_i8 = fadd i32 %Stage8_R_load, i32 %t_R_8" [fft.cpp:128]   --->   Operation 302 'fadd' 'add33_i8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 303 [2/5] (7.25ns)   --->   "%add36_i8 = fadd i32 %Stage8_I_load, i32 %t_I_8" [fft.cpp:129]   --->   Operation 303 'fadd' 'add36_i8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 304 [2/5] (7.25ns)   --->   "%sub27_i8_1 = fsub i32 %Stage8_R_1_load, i32 %t_R_8_1" [fft.cpp:126]   --->   Operation 304 'fsub' 'sub27_i8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 305 [2/5] (7.25ns)   --->   "%sub30_i8_1 = fsub i32 %Stage8_I_1_load, i32 %t_I_8_1" [fft.cpp:127]   --->   Operation 305 'fsub' 'sub30_i8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 306 [2/5] (7.25ns)   --->   "%add33_i8_1 = fadd i32 %Stage8_R_1_load, i32 %t_R_8_1" [fft.cpp:128]   --->   Operation 306 'fadd' 'add33_i8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 307 [2/5] (7.25ns)   --->   "%add36_i8_1 = fadd i32 %Stage8_I_1_load, i32 %t_I_8_1" [fft.cpp:129]   --->   Operation 307 'fadd' 'add36_i8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 308 [2/5] (7.25ns)   --->   "%sub27_i8_2 = fsub i32 %Stage8_R_2_load, i32 %t_R_8_2" [fft.cpp:126]   --->   Operation 308 'fsub' 'sub27_i8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 309 [2/5] (7.25ns)   --->   "%sub30_i8_2 = fsub i32 %Stage8_I_2_load, i32 %t_I_8_2" [fft.cpp:127]   --->   Operation 309 'fsub' 'sub30_i8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 310 [2/5] (7.25ns)   --->   "%add33_i8_2 = fadd i32 %Stage8_R_2_load, i32 %t_R_8_2" [fft.cpp:128]   --->   Operation 310 'fadd' 'add33_i8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 311 [2/5] (7.25ns)   --->   "%add36_i8_2 = fadd i32 %Stage8_I_2_load, i32 %t_I_8_2" [fft.cpp:129]   --->   Operation 311 'fadd' 'add36_i8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 312 [2/5] (7.25ns)   --->   "%sub27_i8_3 = fsub i32 %Stage8_R_3_load, i32 %t_R_8_3" [fft.cpp:126]   --->   Operation 312 'fsub' 'sub27_i8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 313 [2/5] (7.25ns)   --->   "%sub30_i8_3 = fsub i32 %Stage8_I_3_load, i32 %t_I_8_3" [fft.cpp:127]   --->   Operation 313 'fsub' 'sub30_i8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 314 [2/5] (7.25ns)   --->   "%add33_i8_3 = fadd i32 %Stage8_R_3_load, i32 %t_R_8_3" [fft.cpp:128]   --->   Operation 314 'fadd' 'add33_i8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 315 [2/5] (7.25ns)   --->   "%add36_i8_3 = fadd i32 %Stage8_I_3_load, i32 %t_I_8_3" [fft.cpp:129]   --->   Operation 315 'fadd' 'add36_i8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 316 [1/5] (7.25ns)   --->   "%sub27_i8 = fsub i32 %Stage8_R_load, i32 %t_R_8" [fft.cpp:126]   --->   Operation 316 'fsub' 'sub27_i8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 317 [1/5] (7.25ns)   --->   "%sub30_i8 = fsub i32 %Stage8_I_load, i32 %t_I_8" [fft.cpp:127]   --->   Operation 317 'fsub' 'sub30_i8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 318 [1/5] (7.25ns)   --->   "%add33_i8 = fadd i32 %Stage8_R_load, i32 %t_R_8" [fft.cpp:128]   --->   Operation 318 'fadd' 'add33_i8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 319 [1/5] (7.25ns)   --->   "%add36_i8 = fadd i32 %Stage8_I_load, i32 %t_I_8" [fft.cpp:129]   --->   Operation 319 'fadd' 'add36_i8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 320 [1/5] (7.25ns)   --->   "%sub27_i8_1 = fsub i32 %Stage8_R_1_load, i32 %t_R_8_1" [fft.cpp:126]   --->   Operation 320 'fsub' 'sub27_i8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 321 [1/5] (7.25ns)   --->   "%sub30_i8_1 = fsub i32 %Stage8_I_1_load, i32 %t_I_8_1" [fft.cpp:127]   --->   Operation 321 'fsub' 'sub30_i8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 322 [1/5] (7.25ns)   --->   "%add33_i8_1 = fadd i32 %Stage8_R_1_load, i32 %t_R_8_1" [fft.cpp:128]   --->   Operation 322 'fadd' 'add33_i8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 323 [1/5] (7.25ns)   --->   "%add36_i8_1 = fadd i32 %Stage8_I_1_load, i32 %t_I_8_1" [fft.cpp:129]   --->   Operation 323 'fadd' 'add36_i8_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 324 [1/5] (7.25ns)   --->   "%sub27_i8_2 = fsub i32 %Stage8_R_2_load, i32 %t_R_8_2" [fft.cpp:126]   --->   Operation 324 'fsub' 'sub27_i8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 325 [1/5] (7.25ns)   --->   "%sub30_i8_2 = fsub i32 %Stage8_I_2_load, i32 %t_I_8_2" [fft.cpp:127]   --->   Operation 325 'fsub' 'sub30_i8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 326 [1/5] (7.25ns)   --->   "%add33_i8_2 = fadd i32 %Stage8_R_2_load, i32 %t_R_8_2" [fft.cpp:128]   --->   Operation 326 'fadd' 'add33_i8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 327 [1/5] (7.25ns)   --->   "%add36_i8_2 = fadd i32 %Stage8_I_2_load, i32 %t_I_8_2" [fft.cpp:129]   --->   Operation 327 'fadd' 'add36_i8_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 328 [1/5] (7.25ns)   --->   "%sub27_i8_3 = fsub i32 %Stage8_R_3_load, i32 %t_R_8_3" [fft.cpp:126]   --->   Operation 328 'fsub' 'sub27_i8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 329 [1/5] (7.25ns)   --->   "%sub30_i8_3 = fsub i32 %Stage8_I_3_load, i32 %t_I_8_3" [fft.cpp:127]   --->   Operation 329 'fsub' 'sub30_i8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 330 [1/5] (7.25ns)   --->   "%add33_i8_3 = fadd i32 %Stage8_R_3_load, i32 %t_R_8_3" [fft.cpp:128]   --->   Operation 330 'fadd' 'add33_i8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 331 [1/5] (7.25ns)   --->   "%add36_i8_3 = fadd i32 %Stage8_I_3_load, i32 %t_I_8_3" [fft.cpp:129]   --->   Operation 331 'fadd' 'add36_i8_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 332 [1/1] (0.00ns)   --->   "%Stage9_R_addr = getelementptr i32 %Stage9_R, i64 0, i64 %zext_ln120" [fft.cpp:126]   --->   Operation 332 'getelementptr' 'Stage9_R_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 333 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sub27_i8, i8 %Stage9_R_addr" [fft.cpp:126]   --->   Operation 333 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 334 [1/1] (0.00ns)   --->   "%Stage9_I_addr = getelementptr i32 %Stage9_I, i64 0, i64 %zext_ln120" [fft.cpp:127]   --->   Operation 334 'getelementptr' 'Stage9_I_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 335 [1/1] (3.25ns)   --->   "%store_ln127 = store i32 %sub30_i8, i8 %Stage9_I_addr" [fft.cpp:127]   --->   Operation 335 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 336 [1/1] (0.00ns)   --->   "%Stage9_R_1_addr = getelementptr i32 %Stage9_R_1, i64 0, i64 %zext_ln120_2" [fft.cpp:126]   --->   Operation 336 'getelementptr' 'Stage9_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 337 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sub27_i8_1, i8 %Stage9_R_1_addr" [fft.cpp:126]   --->   Operation 337 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 338 [1/1] (0.00ns)   --->   "%Stage9_I_1_addr = getelementptr i32 %Stage9_I_1, i64 0, i64 %zext_ln120_2" [fft.cpp:127]   --->   Operation 338 'getelementptr' 'Stage9_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 339 [1/1] (3.25ns)   --->   "%store_ln127 = store i32 %sub30_i8_1, i8 %Stage9_I_1_addr" [fft.cpp:127]   --->   Operation 339 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 340 [1/1] (0.00ns)   --->   "%Stage9_R_2_addr = getelementptr i32 %Stage9_R_2, i64 0, i64 %zext_ln120_3" [fft.cpp:126]   --->   Operation 340 'getelementptr' 'Stage9_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 341 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sub27_i8_2, i8 %Stage9_R_2_addr" [fft.cpp:126]   --->   Operation 341 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 342 [1/1] (0.00ns)   --->   "%Stage9_I_2_addr = getelementptr i32 %Stage9_I_2, i64 0, i64 %zext_ln120_3" [fft.cpp:127]   --->   Operation 342 'getelementptr' 'Stage9_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 343 [1/1] (3.25ns)   --->   "%store_ln127 = store i32 %sub30_i8_2, i8 %Stage9_I_2_addr" [fft.cpp:127]   --->   Operation 343 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 344 [1/1] (0.00ns)   --->   "%Stage9_R_3_addr = getelementptr i32 %Stage9_R_3, i64 0, i64 %zext_ln120_4" [fft.cpp:126]   --->   Operation 344 'getelementptr' 'Stage9_R_3_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 345 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sub27_i8_3, i8 %Stage9_R_3_addr" [fft.cpp:126]   --->   Operation 345 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 346 [1/1] (0.00ns)   --->   "%Stage9_I_3_addr = getelementptr i32 %Stage9_I_3, i64 0, i64 %zext_ln120_4" [fft.cpp:127]   --->   Operation 346 'getelementptr' 'Stage9_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 347 [1/1] (3.25ns)   --->   "%store_ln127 = store i32 %sub30_i8_3, i8 %Stage9_I_3_addr" [fft.cpp:127]   --->   Operation 347 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 367 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 367 'ret' 'ret_ln0' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 348 [1/1] (0.00ns)   --->   "%specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [fft.cpp:111]   --->   Operation 348 'specpipeline' 'specpipeline_ln111' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 349 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [fft.cpp:109]   --->   Operation 349 'specloopname' 'specloopname_ln109' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 350 [1/1] (0.00ns)   --->   "%Stage9_R_addr_1 = getelementptr i32 %Stage9_R, i64 0, i64 %zext_ln118" [fft.cpp:128]   --->   Operation 350 'getelementptr' 'Stage9_R_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 351 [1/1] (3.25ns)   --->   "%store_ln128 = store i32 %add33_i8, i8 %Stage9_R_addr_1" [fft.cpp:128]   --->   Operation 351 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 352 [1/1] (0.00ns)   --->   "%Stage9_I_addr_1 = getelementptr i32 %Stage9_I, i64 0, i64 %zext_ln118" [fft.cpp:129]   --->   Operation 352 'getelementptr' 'Stage9_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 353 [1/1] (3.25ns)   --->   "%store_ln129 = store i32 %add36_i8, i8 %Stage9_I_addr_1" [fft.cpp:129]   --->   Operation 353 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 354 [1/1] (0.00ns)   --->   "%Stage9_R_1_addr_1 = getelementptr i32 %Stage9_R_1, i64 0, i64 %zext_ln118_5" [fft.cpp:128]   --->   Operation 354 'getelementptr' 'Stage9_R_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 355 [1/1] (3.25ns)   --->   "%store_ln128 = store i32 %add33_i8_1, i8 %Stage9_R_1_addr_1" [fft.cpp:128]   --->   Operation 355 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 356 [1/1] (0.00ns)   --->   "%Stage9_I_1_addr_1 = getelementptr i32 %Stage9_I_1, i64 0, i64 %zext_ln118_5" [fft.cpp:129]   --->   Operation 356 'getelementptr' 'Stage9_I_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 357 [1/1] (3.25ns)   --->   "%store_ln129 = store i32 %add36_i8_1, i8 %Stage9_I_1_addr_1" [fft.cpp:129]   --->   Operation 357 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 358 [1/1] (0.00ns)   --->   "%Stage9_R_2_addr_1 = getelementptr i32 %Stage9_R_2, i64 0, i64 %zext_ln118_6" [fft.cpp:128]   --->   Operation 358 'getelementptr' 'Stage9_R_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 359 [1/1] (3.25ns)   --->   "%store_ln128 = store i32 %add33_i8_2, i8 %Stage9_R_2_addr_1" [fft.cpp:128]   --->   Operation 359 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 360 [1/1] (0.00ns)   --->   "%Stage9_I_2_addr_1 = getelementptr i32 %Stage9_I_2, i64 0, i64 %zext_ln118_6" [fft.cpp:129]   --->   Operation 360 'getelementptr' 'Stage9_I_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 361 [1/1] (3.25ns)   --->   "%store_ln129 = store i32 %add36_i8_2, i8 %Stage9_I_2_addr_1" [fft.cpp:129]   --->   Operation 361 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 362 [1/1] (0.00ns)   --->   "%Stage9_R_3_addr_1 = getelementptr i32 %Stage9_R_3, i64 0, i64 %zext_ln118_7" [fft.cpp:128]   --->   Operation 362 'getelementptr' 'Stage9_R_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 363 [1/1] (3.25ns)   --->   "%store_ln128 = store i32 %add33_i8_3, i8 %Stage9_R_3_addr_1" [fft.cpp:128]   --->   Operation 363 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 364 [1/1] (0.00ns)   --->   "%Stage9_I_3_addr_1 = getelementptr i32 %Stage9_I_3, i64 0, i64 %zext_ln118_7" [fft.cpp:129]   --->   Operation 364 'getelementptr' 'Stage9_I_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 365 [1/1] (3.25ns)   --->   "%store_ln129 = store i32 %add36_i8_3, i8 %Stage9_I_3_addr_1" [fft.cpp:129]   --->   Operation 365 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.inc.i318.0" [fft.cpp:109]   --->   Operation 366 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Stage9_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage9_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage9_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage9_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage9_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage9_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage9_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage9_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage8_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage8_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage8_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage8_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage8_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage8_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage8_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage8_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ W_real]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ W_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_16_0             (alloca           ) [ 0100000000000000000]
store_ln0          (store            ) [ 0000000000000000000]
br_ln0             (br               ) [ 0000000000000000000]
i_16_0_load        (load             ) [ 0000000000000000000]
empty              (speclooptripcount) [ 0000000000000000000]
icmp_ln109         (icmp             ) [ 0111111111111111110]
br_ln109           (br               ) [ 0000000000000000000]
empty_30           (trunc            ) [ 0000000000000000000]
empty_31           (trunc            ) [ 0000000000000000000]
shl_ln113_s        (bitconcatenate   ) [ 0000000000000000000]
zext_ln113         (zext             ) [ 0000000000000000000]
W_real_addr        (getelementptr    ) [ 0110000000000000000]
W_imag_addr        (getelementptr    ) [ 0110000000000000000]
tmp                (bitselect        ) [ 0000000000000000000]
and_ln115_6        (bitconcatenate   ) [ 0000000000000000000]
zext_ln115         (zext             ) [ 0000000000000000000]
add_ln115          (add              ) [ 0000000000000000000]
add_ln116          (add              ) [ 0000000000000000000]
lshr_ln118_s       (partselect       ) [ 0111111111100000000]
lshr_ln120_s       (partselect       ) [ 0000000000000000000]
zext_ln120         (zext             ) [ 0111111111111111110]
Stage8_R_addr_1    (getelementptr    ) [ 0110000000000000000]
Stage8_I_addr_1    (getelementptr    ) [ 0110000000000000000]
or_ln109           (or               ) [ 0000000000000000000]
zext_ln109         (zext             ) [ 0000000000000000000]
or_ln109_4         (or               ) [ 0000000000000000000]
shl_ln113_1        (bitconcatenate   ) [ 0000000000000000000]
zext_ln113_4       (zext             ) [ 0000000000000000000]
W_real_addr_4      (getelementptr    ) [ 0110000000000000000]
W_imag_addr_4      (getelementptr    ) [ 0110000000000000000]
add_ln115_2        (add              ) [ 0000000000000000000]
add_ln116_1        (add              ) [ 0000000000000000000]
lshr_ln118_2       (partselect       ) [ 0111111111100000000]
lshr_ln120_1       (partselect       ) [ 0000000000000000000]
zext_ln120_2       (zext             ) [ 0111111111111111110]
Stage8_R_1_addr_1  (getelementptr    ) [ 0110000000000000000]
Stage8_I_1_addr_1  (getelementptr    ) [ 0110000000000000000]
or_ln109_5         (or               ) [ 0000000000000000000]
zext_ln109_2       (zext             ) [ 0000000000000000000]
or_ln109_6         (or               ) [ 0000000000000000000]
shl_ln113_2        (bitconcatenate   ) [ 0000000000000000000]
zext_ln113_5       (zext             ) [ 0000000000000000000]
W_real_addr_5      (getelementptr    ) [ 0110000000000000000]
W_imag_addr_5      (getelementptr    ) [ 0110000000000000000]
add_ln115_3        (add              ) [ 0000000000000000000]
add_ln116_2        (add              ) [ 0000000000000000000]
lshr_ln118_3       (partselect       ) [ 0111111111100000000]
lshr_ln120_2       (partselect       ) [ 0000000000000000000]
zext_ln120_3       (zext             ) [ 0111111111111111110]
Stage8_R_2_addr_1  (getelementptr    ) [ 0110000000000000000]
Stage8_I_2_addr_1  (getelementptr    ) [ 0110000000000000000]
or_ln109_7         (or               ) [ 0000000000000000000]
zext_ln109_3       (zext             ) [ 0000000000000000000]
or_ln109_8         (or               ) [ 0000000000000000000]
shl_ln113_3        (bitconcatenate   ) [ 0000000000000000000]
zext_ln113_6       (zext             ) [ 0000000000000000000]
W_real_addr_6      (getelementptr    ) [ 0110000000000000000]
W_imag_addr_6      (getelementptr    ) [ 0110000000000000000]
add_ln115_4        (add              ) [ 0000000000000000000]
add_ln116_3        (add              ) [ 0000000000000000000]
lshr_ln118_4       (partselect       ) [ 0111111111100000000]
lshr_ln120_3       (partselect       ) [ 0000000000000000000]
zext_ln120_4       (zext             ) [ 0111111111111111110]
Stage8_R_3_addr_1  (getelementptr    ) [ 0110000000000000000]
Stage8_I_3_addr_1  (getelementptr    ) [ 0110000000000000000]
add_ln109          (add              ) [ 0000000000000000000]
store_ln109        (store            ) [ 0000000000000000000]
W_real_load        (load             ) [ 0101111000000000000]
W_imag_load        (load             ) [ 0101111000000000000]
Stage8_R_load_1    (load             ) [ 0101111000000000000]
Stage8_I_load_1    (load             ) [ 0101111000000000000]
W_real_load_4      (load             ) [ 0101111000000000000]
W_imag_load_4      (load             ) [ 0101111000000000000]
Stage8_R_1_load_1  (load             ) [ 0101111000000000000]
Stage8_I_1_load_1  (load             ) [ 0101111000000000000]
W_real_load_5      (load             ) [ 0101111000000000000]
W_imag_load_5      (load             ) [ 0101111000000000000]
Stage8_R_2_load_1  (load             ) [ 0101111000000000000]
Stage8_I_2_load_1  (load             ) [ 0101111000000000000]
W_real_load_6      (load             ) [ 0101111000000000000]
W_imag_load_6      (load             ) [ 0101111000000000000]
Stage8_R_3_load_1  (load             ) [ 0101111000000000000]
Stage8_I_3_load_1  (load             ) [ 0101111000000000000]
mul22_i7           (fmul             ) [ 0100000111110000000]
mul23_i8           (fmul             ) [ 0100000111110000000]
mul24_i7           (fmul             ) [ 0100000111110000000]
mul25_i8           (fmul             ) [ 0100000111110000000]
mul22_i7_1         (fmul             ) [ 0100000111110000000]
mul23_i8_1         (fmul             ) [ 0100000111110000000]
mul24_i7_1         (fmul             ) [ 0100000111110000000]
mul25_i8_1         (fmul             ) [ 0100000111110000000]
mul22_i7_2         (fmul             ) [ 0100000111110000000]
mul23_i8_2         (fmul             ) [ 0100000111110000000]
mul24_i7_2         (fmul             ) [ 0100000111110000000]
mul25_i8_2         (fmul             ) [ 0100000111110000000]
mul22_i7_3         (fmul             ) [ 0100000111110000000]
mul23_i8_3         (fmul             ) [ 0100000111110000000]
mul24_i7_3         (fmul             ) [ 0100000111110000000]
mul25_i8_3         (fmul             ) [ 0100000111110000000]
zext_ln118         (zext             ) [ 0100000000011111111]
Stage8_R_addr      (getelementptr    ) [ 0100000000010000000]
Stage8_I_addr      (getelementptr    ) [ 0100000000010000000]
zext_ln118_5       (zext             ) [ 0100000000011111111]
Stage8_R_1_addr    (getelementptr    ) [ 0100000000010000000]
Stage8_I_1_addr    (getelementptr    ) [ 0100000000010000000]
zext_ln118_6       (zext             ) [ 0100000000011111111]
Stage8_R_2_addr    (getelementptr    ) [ 0100000000010000000]
Stage8_I_2_addr    (getelementptr    ) [ 0100000000010000000]
zext_ln118_7       (zext             ) [ 0100000000011111111]
Stage8_R_3_addr    (getelementptr    ) [ 0100000000010000000]
Stage8_I_3_addr    (getelementptr    ) [ 0100000000010000000]
Stage8_R_load      (load             ) [ 0100000000001111100]
Stage8_I_load      (load             ) [ 0100000000001111100]
t_R_8              (fsub             ) [ 0100000000001111100]
t_I_8              (fadd             ) [ 0100000000001111100]
Stage8_R_1_load    (load             ) [ 0100000000001111100]
Stage8_I_1_load    (load             ) [ 0100000000001111100]
t_R_8_1            (fsub             ) [ 0100000000001111100]
t_I_8_1            (fadd             ) [ 0100000000001111100]
Stage8_R_2_load    (load             ) [ 0100000000001111100]
Stage8_I_2_load    (load             ) [ 0100000000001111100]
t_R_8_2            (fsub             ) [ 0100000000001111100]
t_I_8_2            (fadd             ) [ 0100000000001111100]
Stage8_R_3_load    (load             ) [ 0100000000001111100]
Stage8_I_3_load    (load             ) [ 0100000000001111100]
t_R_8_3            (fsub             ) [ 0100000000001111100]
t_I_8_3            (fadd             ) [ 0100000000001111100]
sub27_i8           (fsub             ) [ 0100000000000000010]
sub30_i8           (fsub             ) [ 0100000000000000010]
add33_i8           (fadd             ) [ 0100000000000000011]
add36_i8           (fadd             ) [ 0100000000000000011]
sub27_i8_1         (fsub             ) [ 0100000000000000010]
sub30_i8_1         (fsub             ) [ 0100000000000000010]
add33_i8_1         (fadd             ) [ 0100000000000000011]
add36_i8_1         (fadd             ) [ 0100000000000000011]
sub27_i8_2         (fsub             ) [ 0100000000000000010]
sub30_i8_2         (fsub             ) [ 0100000000000000010]
add33_i8_2         (fadd             ) [ 0100000000000000011]
add36_i8_2         (fadd             ) [ 0100000000000000011]
sub27_i8_3         (fsub             ) [ 0100000000000000010]
sub30_i8_3         (fsub             ) [ 0100000000000000010]
add33_i8_3         (fadd             ) [ 0100000000000000011]
add36_i8_3         (fadd             ) [ 0100000000000000011]
Stage9_R_addr      (getelementptr    ) [ 0000000000000000000]
store_ln126        (store            ) [ 0000000000000000000]
Stage9_I_addr      (getelementptr    ) [ 0000000000000000000]
store_ln127        (store            ) [ 0000000000000000000]
Stage9_R_1_addr    (getelementptr    ) [ 0000000000000000000]
store_ln126        (store            ) [ 0000000000000000000]
Stage9_I_1_addr    (getelementptr    ) [ 0000000000000000000]
store_ln127        (store            ) [ 0000000000000000000]
Stage9_R_2_addr    (getelementptr    ) [ 0000000000000000000]
store_ln126        (store            ) [ 0000000000000000000]
Stage9_I_2_addr    (getelementptr    ) [ 0000000000000000000]
store_ln127        (store            ) [ 0000000000000000000]
Stage9_R_3_addr    (getelementptr    ) [ 0000000000000000000]
store_ln126        (store            ) [ 0000000000000000000]
Stage9_I_3_addr    (getelementptr    ) [ 0000000000000000000]
store_ln127        (store            ) [ 0000000000000000000]
specpipeline_ln111 (specpipeline     ) [ 0000000000000000000]
specloopname_ln109 (specloopname     ) [ 0000000000000000000]
Stage9_R_addr_1    (getelementptr    ) [ 0000000000000000000]
store_ln128        (store            ) [ 0000000000000000000]
Stage9_I_addr_1    (getelementptr    ) [ 0000000000000000000]
store_ln129        (store            ) [ 0000000000000000000]
Stage9_R_1_addr_1  (getelementptr    ) [ 0000000000000000000]
store_ln128        (store            ) [ 0000000000000000000]
Stage9_I_1_addr_1  (getelementptr    ) [ 0000000000000000000]
store_ln129        (store            ) [ 0000000000000000000]
Stage9_R_2_addr_1  (getelementptr    ) [ 0000000000000000000]
store_ln128        (store            ) [ 0000000000000000000]
Stage9_I_2_addr_1  (getelementptr    ) [ 0000000000000000000]
store_ln129        (store            ) [ 0000000000000000000]
Stage9_R_3_addr_1  (getelementptr    ) [ 0000000000000000000]
store_ln128        (store            ) [ 0000000000000000000]
Stage9_I_3_addr_1  (getelementptr    ) [ 0000000000000000000]
store_ln129        (store            ) [ 0000000000000000000]
br_ln109           (br               ) [ 0000000000000000000]
ret_ln0            (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Stage9_I_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage9_I_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Stage9_I_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage9_I_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Stage9_I_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage9_I_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Stage9_I">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage9_I"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Stage9_R_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage9_R_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Stage9_R_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage9_R_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Stage9_R_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage9_R_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Stage9_R">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage9_R"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Stage8_R">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage8_R"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Stage8_I">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage8_I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Stage8_R_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage8_R_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="Stage8_I_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage8_I_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="Stage8_R_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage8_R_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Stage8_I_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage8_I_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="Stage8_R_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage8_R_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="Stage8_I_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage8_I_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="W_real">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="W_imag">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="i_16_0_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_16_0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="W_real_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="9" slack="0"/>
<pin id="102" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="9" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="0"/>
<pin id="110" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="111" dir="0" index="5" bw="32" slack="0"/>
<pin id="112" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="8" bw="9" slack="0"/>
<pin id="115" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="12" bw="9" slack="2147483647"/>
<pin id="119" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="1"/>
<pin id="113" dir="1" index="7" bw="32" slack="1"/>
<pin id="117" dir="1" index="11" bw="32" slack="1"/>
<pin id="121" dir="1" index="15" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_real_load/1 W_real_load_4/1 W_real_load_5/1 W_real_load_6/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="W_imag_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="9" slack="0"/>
<pin id="127" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_addr/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="9" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="0"/>
<pin id="135" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="136" dir="0" index="5" bw="32" slack="0"/>
<pin id="137" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="8" bw="9" slack="0"/>
<pin id="140" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="12" bw="9" slack="2147483647"/>
<pin id="144" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="1"/>
<pin id="138" dir="1" index="7" bw="32" slack="1"/>
<pin id="142" dir="1" index="11" bw="32" slack="1"/>
<pin id="146" dir="1" index="15" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_imag_load/1 W_imag_load_4/1 W_imag_load_5/1 W_imag_load_6/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="Stage8_R_addr_1_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="8" slack="0"/>
<pin id="152" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_R_addr_1/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="0"/>
<pin id="160" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="161" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="1"/>
<pin id="163" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage8_R_load_1/1 Stage8_R_load/10 "/>
</bind>
</comp>

<comp id="165" class="1004" name="Stage8_I_addr_1_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="8" slack="0"/>
<pin id="169" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_I_addr_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="0"/>
<pin id="177" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="178" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="32" slack="1"/>
<pin id="180" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage8_I_load_1/1 Stage8_I_load/10 "/>
</bind>
</comp>

<comp id="182" class="1004" name="W_real_addr_4_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="9" slack="0"/>
<pin id="186" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_addr_4/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="W_imag_addr_4_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="9" slack="0"/>
<pin id="194" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_addr_4/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="Stage8_R_1_addr_1_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="8" slack="0"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_R_1_addr_1/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="0" slack="0"/>
<pin id="210" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="211" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="32" slack="1"/>
<pin id="213" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage8_R_1_load_1/1 Stage8_R_1_load/10 "/>
</bind>
</comp>

<comp id="215" class="1004" name="Stage8_I_1_addr_1_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="8" slack="0"/>
<pin id="219" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_I_1_addr_1/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="0" slack="0"/>
<pin id="227" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="228" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="32" slack="1"/>
<pin id="230" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage8_I_1_load_1/1 Stage8_I_1_load/10 "/>
</bind>
</comp>

<comp id="232" class="1004" name="W_real_addr_5_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="9" slack="0"/>
<pin id="236" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_addr_5/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="W_imag_addr_5_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="9" slack="0"/>
<pin id="244" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_addr_5/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="Stage8_R_2_addr_1_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="8" slack="0"/>
<pin id="252" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_R_2_addr_1/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="0" slack="0"/>
<pin id="260" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="261" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="32" slack="1"/>
<pin id="263" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage8_R_2_load_1/1 Stage8_R_2_load/10 "/>
</bind>
</comp>

<comp id="265" class="1004" name="Stage8_I_2_addr_1_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="8" slack="0"/>
<pin id="269" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_I_2_addr_1/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="0" slack="0"/>
<pin id="277" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="278" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="32" slack="1"/>
<pin id="280" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage8_I_2_load_1/1 Stage8_I_2_load/10 "/>
</bind>
</comp>

<comp id="282" class="1004" name="W_real_addr_6_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="9" slack="0"/>
<pin id="286" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_addr_6/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="W_imag_addr_6_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="9" slack="0"/>
<pin id="294" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_addr_6/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="Stage8_R_3_addr_1_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="8" slack="0"/>
<pin id="302" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_R_3_addr_1/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_access_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="0" slack="0"/>
<pin id="310" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="311" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="312" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="3" bw="32" slack="1"/>
<pin id="313" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage8_R_3_load_1/1 Stage8_R_3_load/10 "/>
</bind>
</comp>

<comp id="315" class="1004" name="Stage8_I_3_addr_1_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="8" slack="0"/>
<pin id="319" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_I_3_addr_1/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_access_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="0" slack="0"/>
<pin id="327" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="328" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="329" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="3" bw="32" slack="1"/>
<pin id="330" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage8_I_3_load_1/1 Stage8_I_3_load/10 "/>
</bind>
</comp>

<comp id="332" class="1004" name="Stage8_R_addr_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="8" slack="0"/>
<pin id="336" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_R_addr/10 "/>
</bind>
</comp>

<comp id="340" class="1004" name="Stage8_I_addr_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="8" slack="0"/>
<pin id="344" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_I_addr/10 "/>
</bind>
</comp>

<comp id="348" class="1004" name="Stage8_R_1_addr_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="8" slack="0"/>
<pin id="352" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_R_1_addr/10 "/>
</bind>
</comp>

<comp id="356" class="1004" name="Stage8_I_1_addr_gep_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="8" slack="0"/>
<pin id="360" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_I_1_addr/10 "/>
</bind>
</comp>

<comp id="364" class="1004" name="Stage8_R_2_addr_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="8" slack="0"/>
<pin id="368" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_R_2_addr/10 "/>
</bind>
</comp>

<comp id="372" class="1004" name="Stage8_I_2_addr_gep_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="0" index="2" bw="8" slack="0"/>
<pin id="376" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_I_2_addr/10 "/>
</bind>
</comp>

<comp id="380" class="1004" name="Stage8_R_3_addr_gep_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="8" slack="0"/>
<pin id="384" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_R_3_addr/10 "/>
</bind>
</comp>

<comp id="388" class="1004" name="Stage8_I_3_addr_gep_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="8" slack="0"/>
<pin id="392" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_I_3_addr/10 "/>
</bind>
</comp>

<comp id="396" class="1004" name="Stage9_R_addr_gep_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="8" slack="16"/>
<pin id="400" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_R_addr/17 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_access_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="2"/>
<pin id="406" dir="0" index="2" bw="0" slack="0"/>
<pin id="408" dir="0" index="4" bw="8" slack="1"/>
<pin id="409" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="410" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="411" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/17 store_ln128/18 "/>
</bind>
</comp>

<comp id="413" class="1004" name="Stage9_I_addr_gep_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="0" index="2" bw="8" slack="16"/>
<pin id="417" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_I_addr/17 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_access_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="2"/>
<pin id="423" dir="0" index="2" bw="0" slack="0"/>
<pin id="425" dir="0" index="4" bw="8" slack="1"/>
<pin id="426" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="427" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="428" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/17 store_ln129/18 "/>
</bind>
</comp>

<comp id="430" class="1004" name="Stage9_R_1_addr_gep_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="8" slack="16"/>
<pin id="434" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_R_1_addr/17 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_access_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="2"/>
<pin id="440" dir="0" index="2" bw="0" slack="0"/>
<pin id="442" dir="0" index="4" bw="8" slack="1"/>
<pin id="443" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="444" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="445" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/17 store_ln128/18 "/>
</bind>
</comp>

<comp id="447" class="1004" name="Stage9_I_1_addr_gep_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="0" index="2" bw="8" slack="16"/>
<pin id="451" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_I_1_addr/17 "/>
</bind>
</comp>

<comp id="454" class="1004" name="grp_access_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="2"/>
<pin id="457" dir="0" index="2" bw="0" slack="0"/>
<pin id="459" dir="0" index="4" bw="8" slack="1"/>
<pin id="460" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="461" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="458" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="462" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/17 store_ln129/18 "/>
</bind>
</comp>

<comp id="464" class="1004" name="Stage9_R_2_addr_gep_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="8" slack="16"/>
<pin id="468" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_R_2_addr/17 "/>
</bind>
</comp>

<comp id="471" class="1004" name="grp_access_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="2"/>
<pin id="474" dir="0" index="2" bw="0" slack="0"/>
<pin id="476" dir="0" index="4" bw="8" slack="1"/>
<pin id="477" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="478" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="475" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="479" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/17 store_ln128/18 "/>
</bind>
</comp>

<comp id="481" class="1004" name="Stage9_I_2_addr_gep_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="0" index="2" bw="8" slack="16"/>
<pin id="485" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_I_2_addr/17 "/>
</bind>
</comp>

<comp id="488" class="1004" name="grp_access_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="2"/>
<pin id="491" dir="0" index="2" bw="0" slack="0"/>
<pin id="493" dir="0" index="4" bw="8" slack="1"/>
<pin id="494" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="495" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="492" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="496" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/17 store_ln129/18 "/>
</bind>
</comp>

<comp id="498" class="1004" name="Stage9_R_3_addr_gep_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="0" index="2" bw="8" slack="16"/>
<pin id="502" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_R_3_addr/17 "/>
</bind>
</comp>

<comp id="505" class="1004" name="grp_access_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="2"/>
<pin id="508" dir="0" index="2" bw="0" slack="0"/>
<pin id="510" dir="0" index="4" bw="8" slack="1"/>
<pin id="511" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="512" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="509" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="513" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/17 store_ln128/18 "/>
</bind>
</comp>

<comp id="515" class="1004" name="Stage9_I_3_addr_gep_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="0" index="2" bw="8" slack="16"/>
<pin id="519" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_I_3_addr/17 "/>
</bind>
</comp>

<comp id="522" class="1004" name="grp_access_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="2"/>
<pin id="525" dir="0" index="2" bw="0" slack="0"/>
<pin id="527" dir="0" index="4" bw="8" slack="1"/>
<pin id="528" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="529" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="526" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="530" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/17 store_ln129/18 "/>
</bind>
</comp>

<comp id="532" class="1004" name="Stage9_R_addr_1_gep_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="0" index="2" bw="8" slack="8"/>
<pin id="536" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_R_addr_1/18 "/>
</bind>
</comp>

<comp id="540" class="1004" name="Stage9_I_addr_1_gep_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="0" index="2" bw="8" slack="8"/>
<pin id="544" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_I_addr_1/18 "/>
</bind>
</comp>

<comp id="548" class="1004" name="Stage9_R_1_addr_1_gep_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="0" index="2" bw="8" slack="8"/>
<pin id="552" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_R_1_addr_1/18 "/>
</bind>
</comp>

<comp id="556" class="1004" name="Stage9_I_1_addr_1_gep_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="0" index="2" bw="8" slack="8"/>
<pin id="560" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_I_1_addr_1/18 "/>
</bind>
</comp>

<comp id="564" class="1004" name="Stage9_R_2_addr_1_gep_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="0" index="2" bw="8" slack="8"/>
<pin id="568" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_R_2_addr_1/18 "/>
</bind>
</comp>

<comp id="572" class="1004" name="Stage9_I_2_addr_1_gep_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="0" index="2" bw="8" slack="8"/>
<pin id="576" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_I_2_addr_1/18 "/>
</bind>
</comp>

<comp id="580" class="1004" name="Stage9_R_3_addr_1_gep_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="0" index="2" bw="8" slack="8"/>
<pin id="584" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_R_3_addr_1/18 "/>
</bind>
</comp>

<comp id="588" class="1004" name="Stage9_I_3_addr_1_gep_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="0" index="2" bw="8" slack="8"/>
<pin id="592" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_I_3_addr_1/18 "/>
</bind>
</comp>

<comp id="596" class="1004" name="grp_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="0" index="1" bw="32" slack="1"/>
<pin id="599" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_8/7 "/>
</bind>
</comp>

<comp id="600" class="1004" name="grp_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="0" index="1" bw="32" slack="1"/>
<pin id="603" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_8/7 "/>
</bind>
</comp>

<comp id="604" class="1004" name="grp_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="0" index="1" bw="32" slack="1"/>
<pin id="607" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_8_1/7 "/>
</bind>
</comp>

<comp id="608" class="1004" name="grp_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="1"/>
<pin id="610" dir="0" index="1" bw="32" slack="1"/>
<pin id="611" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_8_1/7 "/>
</bind>
</comp>

<comp id="612" class="1004" name="grp_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="0" index="1" bw="32" slack="1"/>
<pin id="615" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_8_2/7 "/>
</bind>
</comp>

<comp id="616" class="1004" name="grp_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="0" index="1" bw="32" slack="1"/>
<pin id="619" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_8_2/7 "/>
</bind>
</comp>

<comp id="620" class="1004" name="grp_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="0" index="1" bw="32" slack="1"/>
<pin id="623" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_8_3/7 "/>
</bind>
</comp>

<comp id="624" class="1004" name="grp_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="1"/>
<pin id="626" dir="0" index="1" bw="32" slack="1"/>
<pin id="627" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_8_3/7 "/>
</bind>
</comp>

<comp id="628" class="1004" name="grp_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="0" index="1" bw="32" slack="1"/>
<pin id="631" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i8/12 "/>
</bind>
</comp>

<comp id="632" class="1004" name="grp_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="1"/>
<pin id="634" dir="0" index="1" bw="32" slack="1"/>
<pin id="635" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i8/12 "/>
</bind>
</comp>

<comp id="636" class="1004" name="grp_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="0" index="1" bw="32" slack="1"/>
<pin id="639" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i8/12 "/>
</bind>
</comp>

<comp id="640" class="1004" name="grp_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="1"/>
<pin id="642" dir="0" index="1" bw="32" slack="1"/>
<pin id="643" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i8/12 "/>
</bind>
</comp>

<comp id="644" class="1004" name="grp_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="0" index="1" bw="32" slack="1"/>
<pin id="647" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i8_1/12 "/>
</bind>
</comp>

<comp id="648" class="1004" name="grp_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="1"/>
<pin id="650" dir="0" index="1" bw="32" slack="1"/>
<pin id="651" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i8_1/12 "/>
</bind>
</comp>

<comp id="652" class="1004" name="grp_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="1"/>
<pin id="654" dir="0" index="1" bw="32" slack="1"/>
<pin id="655" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i8_1/12 "/>
</bind>
</comp>

<comp id="656" class="1004" name="grp_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="1"/>
<pin id="658" dir="0" index="1" bw="32" slack="1"/>
<pin id="659" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i8_1/12 "/>
</bind>
</comp>

<comp id="660" class="1004" name="grp_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="1"/>
<pin id="662" dir="0" index="1" bw="32" slack="1"/>
<pin id="663" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i8_2/12 "/>
</bind>
</comp>

<comp id="664" class="1004" name="grp_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="0" index="1" bw="32" slack="1"/>
<pin id="667" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i8_2/12 "/>
</bind>
</comp>

<comp id="668" class="1004" name="grp_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="1"/>
<pin id="670" dir="0" index="1" bw="32" slack="1"/>
<pin id="671" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i8_2/12 "/>
</bind>
</comp>

<comp id="672" class="1004" name="grp_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="1"/>
<pin id="674" dir="0" index="1" bw="32" slack="1"/>
<pin id="675" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i8_2/12 "/>
</bind>
</comp>

<comp id="676" class="1004" name="grp_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="1"/>
<pin id="678" dir="0" index="1" bw="32" slack="1"/>
<pin id="679" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i8_3/12 "/>
</bind>
</comp>

<comp id="680" class="1004" name="grp_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="1"/>
<pin id="682" dir="0" index="1" bw="32" slack="1"/>
<pin id="683" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i8_3/12 "/>
</bind>
</comp>

<comp id="684" class="1004" name="grp_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="1"/>
<pin id="686" dir="0" index="1" bw="32" slack="1"/>
<pin id="687" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i8_3/12 "/>
</bind>
</comp>

<comp id="688" class="1004" name="grp_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="0" index="1" bw="32" slack="1"/>
<pin id="691" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i8_3/12 "/>
</bind>
</comp>

<comp id="692" class="1004" name="grp_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="0" index="1" bw="32" slack="1"/>
<pin id="695" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul22_i7/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="grp_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="1"/>
<pin id="698" dir="0" index="1" bw="32" slack="1"/>
<pin id="699" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i8/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="grp_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="1"/>
<pin id="702" dir="0" index="1" bw="32" slack="1"/>
<pin id="703" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul24_i7/3 "/>
</bind>
</comp>

<comp id="704" class="1004" name="grp_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="0" index="1" bw="32" slack="1"/>
<pin id="707" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i8/3 "/>
</bind>
</comp>

<comp id="708" class="1004" name="grp_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="1"/>
<pin id="710" dir="0" index="1" bw="32" slack="1"/>
<pin id="711" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul22_i7_1/3 "/>
</bind>
</comp>

<comp id="712" class="1004" name="grp_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="0" index="1" bw="32" slack="1"/>
<pin id="715" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i8_1/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="grp_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="1"/>
<pin id="718" dir="0" index="1" bw="32" slack="1"/>
<pin id="719" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul24_i7_1/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="grp_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="1"/>
<pin id="722" dir="0" index="1" bw="32" slack="1"/>
<pin id="723" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i8_1/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="grp_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="1"/>
<pin id="726" dir="0" index="1" bw="32" slack="1"/>
<pin id="727" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul22_i7_2/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="grp_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="1"/>
<pin id="730" dir="0" index="1" bw="32" slack="1"/>
<pin id="731" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i8_2/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="grp_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="1"/>
<pin id="734" dir="0" index="1" bw="32" slack="1"/>
<pin id="735" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul24_i7_2/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="grp_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="1"/>
<pin id="738" dir="0" index="1" bw="32" slack="1"/>
<pin id="739" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i8_2/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="grp_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="1"/>
<pin id="742" dir="0" index="1" bw="32" slack="1"/>
<pin id="743" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul22_i7_3/3 "/>
</bind>
</comp>

<comp id="744" class="1004" name="grp_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="0" index="1" bw="32" slack="1"/>
<pin id="747" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i8_3/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="grp_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="1"/>
<pin id="750" dir="0" index="1" bw="32" slack="1"/>
<pin id="751" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul24_i7_3/3 "/>
</bind>
</comp>

<comp id="752" class="1004" name="grp_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="0" index="1" bw="32" slack="1"/>
<pin id="755" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i8_3/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="store_ln0_store_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="10" slack="0"/>
<pin id="759" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="761" class="1004" name="i_16_0_load_load_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="10" slack="0"/>
<pin id="763" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_16_0_load/1 "/>
</bind>
</comp>

<comp id="764" class="1004" name="icmp_ln109_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="10" slack="0"/>
<pin id="766" dir="0" index="1" bw="10" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/1 "/>
</bind>
</comp>

<comp id="770" class="1004" name="empty_30_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="10" slack="0"/>
<pin id="772" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_30/1 "/>
</bind>
</comp>

<comp id="774" class="1004" name="empty_31_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="10" slack="0"/>
<pin id="776" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_31/1 "/>
</bind>
</comp>

<comp id="778" class="1004" name="shl_ln113_s_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="9" slack="0"/>
<pin id="780" dir="0" index="1" bw="8" slack="0"/>
<pin id="781" dir="0" index="2" bw="1" slack="0"/>
<pin id="782" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln113_s/1 "/>
</bind>
</comp>

<comp id="786" class="1004" name="zext_ln113_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="9" slack="0"/>
<pin id="788" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/1 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="0"/>
<pin id="794" dir="0" index="1" bw="10" slack="0"/>
<pin id="795" dir="0" index="2" bw="5" slack="0"/>
<pin id="796" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="800" class="1004" name="and_ln115_6_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="9" slack="0"/>
<pin id="802" dir="0" index="1" bw="1" slack="0"/>
<pin id="803" dir="0" index="2" bw="1" slack="0"/>
<pin id="804" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln115_6/1 "/>
</bind>
</comp>

<comp id="808" class="1004" name="zext_ln115_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="9" slack="0"/>
<pin id="810" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/1 "/>
</bind>
</comp>

<comp id="812" class="1004" name="add_ln115_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="9" slack="0"/>
<pin id="814" dir="0" index="1" bw="10" slack="0"/>
<pin id="815" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/1 "/>
</bind>
</comp>

<comp id="818" class="1004" name="add_ln116_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="10" slack="0"/>
<pin id="820" dir="0" index="1" bw="10" slack="0"/>
<pin id="821" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/1 "/>
</bind>
</comp>

<comp id="824" class="1004" name="lshr_ln118_s_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="0"/>
<pin id="826" dir="0" index="1" bw="10" slack="0"/>
<pin id="827" dir="0" index="2" bw="3" slack="0"/>
<pin id="828" dir="0" index="3" bw="5" slack="0"/>
<pin id="829" dir="1" index="4" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln118_s/1 "/>
</bind>
</comp>

<comp id="834" class="1004" name="lshr_ln120_s_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="0"/>
<pin id="836" dir="0" index="1" bw="10" slack="0"/>
<pin id="837" dir="0" index="2" bw="3" slack="0"/>
<pin id="838" dir="0" index="3" bw="5" slack="0"/>
<pin id="839" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln120_s/1 "/>
</bind>
</comp>

<comp id="844" class="1004" name="zext_ln120_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="0"/>
<pin id="846" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120/1 "/>
</bind>
</comp>

<comp id="850" class="1004" name="or_ln109_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="9" slack="0"/>
<pin id="852" dir="0" index="1" bw="9" slack="0"/>
<pin id="853" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln109/1 "/>
</bind>
</comp>

<comp id="856" class="1004" name="zext_ln109_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="9" slack="0"/>
<pin id="858" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/1 "/>
</bind>
</comp>

<comp id="860" class="1004" name="or_ln109_4_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="0"/>
<pin id="862" dir="0" index="1" bw="8" slack="0"/>
<pin id="863" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln109_4/1 "/>
</bind>
</comp>

<comp id="866" class="1004" name="shl_ln113_1_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="9" slack="0"/>
<pin id="868" dir="0" index="1" bw="8" slack="0"/>
<pin id="869" dir="0" index="2" bw="1" slack="0"/>
<pin id="870" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln113_1/1 "/>
</bind>
</comp>

<comp id="874" class="1004" name="zext_ln113_4_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="9" slack="0"/>
<pin id="876" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_4/1 "/>
</bind>
</comp>

<comp id="880" class="1004" name="add_ln115_2_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="9" slack="0"/>
<pin id="882" dir="0" index="1" bw="9" slack="0"/>
<pin id="883" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_2/1 "/>
</bind>
</comp>

<comp id="886" class="1004" name="add_ln116_1_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="10" slack="0"/>
<pin id="888" dir="0" index="1" bw="10" slack="0"/>
<pin id="889" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_1/1 "/>
</bind>
</comp>

<comp id="892" class="1004" name="lshr_ln118_2_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="8" slack="0"/>
<pin id="894" dir="0" index="1" bw="10" slack="0"/>
<pin id="895" dir="0" index="2" bw="3" slack="0"/>
<pin id="896" dir="0" index="3" bw="5" slack="0"/>
<pin id="897" dir="1" index="4" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln118_2/1 "/>
</bind>
</comp>

<comp id="902" class="1004" name="lshr_ln120_1_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="0"/>
<pin id="904" dir="0" index="1" bw="10" slack="0"/>
<pin id="905" dir="0" index="2" bw="3" slack="0"/>
<pin id="906" dir="0" index="3" bw="5" slack="0"/>
<pin id="907" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln120_1/1 "/>
</bind>
</comp>

<comp id="912" class="1004" name="zext_ln120_2_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="8" slack="0"/>
<pin id="914" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_2/1 "/>
</bind>
</comp>

<comp id="918" class="1004" name="or_ln109_5_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="9" slack="0"/>
<pin id="920" dir="0" index="1" bw="9" slack="0"/>
<pin id="921" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln109_5/1 "/>
</bind>
</comp>

<comp id="924" class="1004" name="zext_ln109_2_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="9" slack="0"/>
<pin id="926" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_2/1 "/>
</bind>
</comp>

<comp id="928" class="1004" name="or_ln109_6_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="8" slack="0"/>
<pin id="930" dir="0" index="1" bw="8" slack="0"/>
<pin id="931" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln109_6/1 "/>
</bind>
</comp>

<comp id="934" class="1004" name="shl_ln113_2_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="9" slack="0"/>
<pin id="936" dir="0" index="1" bw="8" slack="0"/>
<pin id="937" dir="0" index="2" bw="1" slack="0"/>
<pin id="938" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln113_2/1 "/>
</bind>
</comp>

<comp id="942" class="1004" name="zext_ln113_5_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="9" slack="0"/>
<pin id="944" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_5/1 "/>
</bind>
</comp>

<comp id="948" class="1004" name="add_ln115_3_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="9" slack="0"/>
<pin id="950" dir="0" index="1" bw="9" slack="0"/>
<pin id="951" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_3/1 "/>
</bind>
</comp>

<comp id="954" class="1004" name="add_ln116_2_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="10" slack="0"/>
<pin id="956" dir="0" index="1" bw="10" slack="0"/>
<pin id="957" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_2/1 "/>
</bind>
</comp>

<comp id="960" class="1004" name="lshr_ln118_3_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="0"/>
<pin id="962" dir="0" index="1" bw="10" slack="0"/>
<pin id="963" dir="0" index="2" bw="3" slack="0"/>
<pin id="964" dir="0" index="3" bw="5" slack="0"/>
<pin id="965" dir="1" index="4" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln118_3/1 "/>
</bind>
</comp>

<comp id="970" class="1004" name="lshr_ln120_2_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="8" slack="0"/>
<pin id="972" dir="0" index="1" bw="10" slack="0"/>
<pin id="973" dir="0" index="2" bw="3" slack="0"/>
<pin id="974" dir="0" index="3" bw="5" slack="0"/>
<pin id="975" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln120_2/1 "/>
</bind>
</comp>

<comp id="980" class="1004" name="zext_ln120_3_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="8" slack="0"/>
<pin id="982" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_3/1 "/>
</bind>
</comp>

<comp id="986" class="1004" name="or_ln109_7_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="9" slack="0"/>
<pin id="988" dir="0" index="1" bw="9" slack="0"/>
<pin id="989" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln109_7/1 "/>
</bind>
</comp>

<comp id="992" class="1004" name="zext_ln109_3_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="9" slack="0"/>
<pin id="994" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_3/1 "/>
</bind>
</comp>

<comp id="996" class="1004" name="or_ln109_8_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="8" slack="0"/>
<pin id="998" dir="0" index="1" bw="8" slack="0"/>
<pin id="999" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln109_8/1 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="shl_ln113_3_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="9" slack="0"/>
<pin id="1004" dir="0" index="1" bw="8" slack="0"/>
<pin id="1005" dir="0" index="2" bw="1" slack="0"/>
<pin id="1006" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln113_3/1 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="zext_ln113_6_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="9" slack="0"/>
<pin id="1012" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_6/1 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="add_ln115_4_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="9" slack="0"/>
<pin id="1018" dir="0" index="1" bw="9" slack="0"/>
<pin id="1019" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_4/1 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="add_ln116_3_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="10" slack="0"/>
<pin id="1024" dir="0" index="1" bw="10" slack="0"/>
<pin id="1025" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_3/1 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="lshr_ln118_4_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="8" slack="0"/>
<pin id="1030" dir="0" index="1" bw="10" slack="0"/>
<pin id="1031" dir="0" index="2" bw="3" slack="0"/>
<pin id="1032" dir="0" index="3" bw="5" slack="0"/>
<pin id="1033" dir="1" index="4" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln118_4/1 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="lshr_ln120_3_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="8" slack="0"/>
<pin id="1040" dir="0" index="1" bw="10" slack="0"/>
<pin id="1041" dir="0" index="2" bw="3" slack="0"/>
<pin id="1042" dir="0" index="3" bw="5" slack="0"/>
<pin id="1043" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln120_3/1 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="zext_ln120_4_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="8" slack="0"/>
<pin id="1050" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_4/1 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="add_ln109_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="10" slack="0"/>
<pin id="1056" dir="0" index="1" bw="4" slack="0"/>
<pin id="1057" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/1 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="store_ln109_store_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="10" slack="0"/>
<pin id="1062" dir="0" index="1" bw="10" slack="0"/>
<pin id="1063" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="zext_ln118_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="8" slack="9"/>
<pin id="1067" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/10 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="zext_ln118_5_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="8" slack="9"/>
<pin id="1072" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_5/10 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="zext_ln118_6_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="8" slack="9"/>
<pin id="1077" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_6/10 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="zext_ln118_7_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="8" slack="9"/>
<pin id="1082" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_7/10 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="i_16_0_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="10" slack="0"/>
<pin id="1087" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_16_0 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="icmp_ln109_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="16"/>
<pin id="1094" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="W_real_addr_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="9" slack="1"/>
<pin id="1098" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_addr "/>
</bind>
</comp>

<comp id="1101" class="1005" name="W_imag_addr_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="9" slack="1"/>
<pin id="1103" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_addr "/>
</bind>
</comp>

<comp id="1106" class="1005" name="lshr_ln118_s_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="8" slack="9"/>
<pin id="1108" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="lshr_ln118_s "/>
</bind>
</comp>

<comp id="1111" class="1005" name="zext_ln120_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="64" slack="16"/>
<pin id="1113" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln120 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="Stage8_R_addr_1_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="8" slack="1"/>
<pin id="1119" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_R_addr_1 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="Stage8_I_addr_1_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="8" slack="1"/>
<pin id="1124" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_I_addr_1 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="W_real_addr_4_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="9" slack="1"/>
<pin id="1129" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_addr_4 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="W_imag_addr_4_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="9" slack="1"/>
<pin id="1134" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_addr_4 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="lshr_ln118_2_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="8" slack="9"/>
<pin id="1139" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="lshr_ln118_2 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="zext_ln120_2_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="64" slack="16"/>
<pin id="1144" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln120_2 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="Stage8_R_1_addr_1_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="8" slack="1"/>
<pin id="1150" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_R_1_addr_1 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="Stage8_I_1_addr_1_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="8" slack="1"/>
<pin id="1155" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_I_1_addr_1 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="W_real_addr_5_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="9" slack="1"/>
<pin id="1160" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_addr_5 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="W_imag_addr_5_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="9" slack="1"/>
<pin id="1165" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_addr_5 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="lshr_ln118_3_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="8" slack="9"/>
<pin id="1170" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="lshr_ln118_3 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="zext_ln120_3_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="64" slack="16"/>
<pin id="1175" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln120_3 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="Stage8_R_2_addr_1_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="8" slack="1"/>
<pin id="1181" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_R_2_addr_1 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="Stage8_I_2_addr_1_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="8" slack="1"/>
<pin id="1186" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_I_2_addr_1 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="W_real_addr_6_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="9" slack="1"/>
<pin id="1191" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_addr_6 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="W_imag_addr_6_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="9" slack="1"/>
<pin id="1196" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_addr_6 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="lshr_ln118_4_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="8" slack="9"/>
<pin id="1201" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="lshr_ln118_4 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="zext_ln120_4_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="64" slack="16"/>
<pin id="1206" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln120_4 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="Stage8_R_3_addr_1_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="8" slack="1"/>
<pin id="1212" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_R_3_addr_1 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="Stage8_I_3_addr_1_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="8" slack="1"/>
<pin id="1217" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_I_3_addr_1 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="W_real_load_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="32" slack="1"/>
<pin id="1222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_real_load "/>
</bind>
</comp>

<comp id="1226" class="1005" name="W_imag_load_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="32" slack="1"/>
<pin id="1228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_load "/>
</bind>
</comp>

<comp id="1232" class="1005" name="Stage8_R_load_1_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="32" slack="1"/>
<pin id="1234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_R_load_1 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="Stage8_I_load_1_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="32" slack="1"/>
<pin id="1240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_I_load_1 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="W_real_load_4_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="32" slack="1"/>
<pin id="1246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_real_load_4 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="W_imag_load_4_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="32" slack="1"/>
<pin id="1252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_load_4 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="Stage8_R_1_load_1_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="32" slack="1"/>
<pin id="1258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_R_1_load_1 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="Stage8_I_1_load_1_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="32" slack="1"/>
<pin id="1264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_I_1_load_1 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="W_real_load_5_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="32" slack="1"/>
<pin id="1270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_real_load_5 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="W_imag_load_5_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="32" slack="1"/>
<pin id="1276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_load_5 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="Stage8_R_2_load_1_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="32" slack="1"/>
<pin id="1282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_R_2_load_1 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="Stage8_I_2_load_1_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="32" slack="1"/>
<pin id="1288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_I_2_load_1 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="W_real_load_6_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="32" slack="1"/>
<pin id="1294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_real_load_6 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="W_imag_load_6_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="32" slack="1"/>
<pin id="1300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_load_6 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="Stage8_R_3_load_1_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="32" slack="1"/>
<pin id="1306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_R_3_load_1 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="Stage8_I_3_load_1_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="32" slack="1"/>
<pin id="1312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_I_3_load_1 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="mul22_i7_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="32" slack="1"/>
<pin id="1318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul22_i7 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="mul23_i8_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="32" slack="1"/>
<pin id="1323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_i8 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="mul24_i7_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="32" slack="1"/>
<pin id="1328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul24_i7 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="mul25_i8_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="32" slack="1"/>
<pin id="1333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i8 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="mul22_i7_1_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="32" slack="1"/>
<pin id="1338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul22_i7_1 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="mul23_i8_1_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="32" slack="1"/>
<pin id="1343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_i8_1 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="mul24_i7_1_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="32" slack="1"/>
<pin id="1348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul24_i7_1 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="mul25_i8_1_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="32" slack="1"/>
<pin id="1353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i8_1 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="mul22_i7_2_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="32" slack="1"/>
<pin id="1358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul22_i7_2 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="mul23_i8_2_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="32" slack="1"/>
<pin id="1363" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_i8_2 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="mul24_i7_2_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="32" slack="1"/>
<pin id="1368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul24_i7_2 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="mul25_i8_2_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="32" slack="1"/>
<pin id="1373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i8_2 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="mul22_i7_3_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="32" slack="1"/>
<pin id="1378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul22_i7_3 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="mul23_i8_3_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="32" slack="1"/>
<pin id="1383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_i8_3 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="mul24_i7_3_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="32" slack="1"/>
<pin id="1388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul24_i7_3 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="mul25_i8_3_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="32" slack="1"/>
<pin id="1393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i8_3 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="zext_ln118_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="64" slack="8"/>
<pin id="1398" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln118 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="Stage8_R_addr_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="8" slack="1"/>
<pin id="1404" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_R_addr "/>
</bind>
</comp>

<comp id="1407" class="1005" name="Stage8_I_addr_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="8" slack="1"/>
<pin id="1409" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_I_addr "/>
</bind>
</comp>

<comp id="1412" class="1005" name="zext_ln118_5_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="64" slack="8"/>
<pin id="1414" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln118_5 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="Stage8_R_1_addr_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="8" slack="1"/>
<pin id="1420" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_R_1_addr "/>
</bind>
</comp>

<comp id="1423" class="1005" name="Stage8_I_1_addr_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="8" slack="1"/>
<pin id="1425" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_I_1_addr "/>
</bind>
</comp>

<comp id="1428" class="1005" name="zext_ln118_6_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="64" slack="8"/>
<pin id="1430" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln118_6 "/>
</bind>
</comp>

<comp id="1434" class="1005" name="Stage8_R_2_addr_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="8" slack="1"/>
<pin id="1436" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_R_2_addr "/>
</bind>
</comp>

<comp id="1439" class="1005" name="Stage8_I_2_addr_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="8" slack="1"/>
<pin id="1441" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_I_2_addr "/>
</bind>
</comp>

<comp id="1444" class="1005" name="zext_ln118_7_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="64" slack="8"/>
<pin id="1446" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln118_7 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="Stage8_R_3_addr_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="8" slack="1"/>
<pin id="1452" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_R_3_addr "/>
</bind>
</comp>

<comp id="1455" class="1005" name="Stage8_I_3_addr_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="8" slack="1"/>
<pin id="1457" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_I_3_addr "/>
</bind>
</comp>

<comp id="1460" class="1005" name="Stage8_R_load_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="32" slack="1"/>
<pin id="1462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_R_load "/>
</bind>
</comp>

<comp id="1466" class="1005" name="Stage8_I_load_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="32" slack="1"/>
<pin id="1468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_I_load "/>
</bind>
</comp>

<comp id="1472" class="1005" name="t_R_8_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="32" slack="1"/>
<pin id="1474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_8 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="t_I_8_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="32" slack="1"/>
<pin id="1480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_8 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="Stage8_R_1_load_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="32" slack="1"/>
<pin id="1486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_R_1_load "/>
</bind>
</comp>

<comp id="1490" class="1005" name="Stage8_I_1_load_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="32" slack="1"/>
<pin id="1492" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_I_1_load "/>
</bind>
</comp>

<comp id="1496" class="1005" name="t_R_8_1_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="32" slack="1"/>
<pin id="1498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_8_1 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="t_I_8_1_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="32" slack="1"/>
<pin id="1504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_8_1 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="Stage8_R_2_load_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="32" slack="1"/>
<pin id="1510" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_R_2_load "/>
</bind>
</comp>

<comp id="1514" class="1005" name="Stage8_I_2_load_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="32" slack="1"/>
<pin id="1516" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_I_2_load "/>
</bind>
</comp>

<comp id="1520" class="1005" name="t_R_8_2_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="32" slack="1"/>
<pin id="1522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_8_2 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="t_I_8_2_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="32" slack="1"/>
<pin id="1528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_8_2 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="Stage8_R_3_load_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="32" slack="1"/>
<pin id="1534" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_R_3_load "/>
</bind>
</comp>

<comp id="1538" class="1005" name="Stage8_I_3_load_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="32" slack="1"/>
<pin id="1540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage8_I_3_load "/>
</bind>
</comp>

<comp id="1544" class="1005" name="t_R_8_3_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="32" slack="1"/>
<pin id="1546" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_8_3 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="t_I_8_3_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="32" slack="1"/>
<pin id="1552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_8_3 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="sub27_i8_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="32" slack="1"/>
<pin id="1558" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i8 "/>
</bind>
</comp>

<comp id="1561" class="1005" name="sub30_i8_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="32" slack="1"/>
<pin id="1563" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i8 "/>
</bind>
</comp>

<comp id="1566" class="1005" name="add33_i8_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="32" slack="2"/>
<pin id="1568" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add33_i8 "/>
</bind>
</comp>

<comp id="1571" class="1005" name="add36_i8_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="32" slack="2"/>
<pin id="1573" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add36_i8 "/>
</bind>
</comp>

<comp id="1576" class="1005" name="sub27_i8_1_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="32" slack="1"/>
<pin id="1578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i8_1 "/>
</bind>
</comp>

<comp id="1581" class="1005" name="sub30_i8_1_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="32" slack="1"/>
<pin id="1583" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i8_1 "/>
</bind>
</comp>

<comp id="1586" class="1005" name="add33_i8_1_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="32" slack="2"/>
<pin id="1588" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add33_i8_1 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="add36_i8_1_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="32" slack="2"/>
<pin id="1593" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add36_i8_1 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="sub27_i8_2_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="32" slack="1"/>
<pin id="1598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i8_2 "/>
</bind>
</comp>

<comp id="1601" class="1005" name="sub30_i8_2_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="32" slack="1"/>
<pin id="1603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i8_2 "/>
</bind>
</comp>

<comp id="1606" class="1005" name="add33_i8_2_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="32" slack="2"/>
<pin id="1608" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add33_i8_2 "/>
</bind>
</comp>

<comp id="1611" class="1005" name="add36_i8_2_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="32" slack="2"/>
<pin id="1613" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add36_i8_2 "/>
</bind>
</comp>

<comp id="1616" class="1005" name="sub27_i8_3_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="32" slack="1"/>
<pin id="1618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i8_3 "/>
</bind>
</comp>

<comp id="1621" class="1005" name="sub30_i8_3_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="32" slack="1"/>
<pin id="1623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i8_3 "/>
</bind>
</comp>

<comp id="1626" class="1005" name="add33_i8_3_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="32" slack="2"/>
<pin id="1628" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add33_i8_3 "/>
</bind>
</comp>

<comp id="1631" class="1005" name="add36_i8_3_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="32" slack="2"/>
<pin id="1633" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add36_i8_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="36" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="50" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="122"><net_src comp="98" pin="3"/><net_sink comp="105" pin=8"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="50" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="147"><net_src comp="123" pin="3"/><net_sink comp="130" pin=8"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="50" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="164"><net_src comp="148" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="50" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="181"><net_src comp="165" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="182" pin="3"/><net_sink comp="105" pin=5"/></net>

<net id="195"><net_src comp="34" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="50" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="190" pin="3"/><net_sink comp="130" pin=5"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="50" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="214"><net_src comp="198" pin="3"/><net_sink comp="205" pin=2"/></net>

<net id="220"><net_src comp="22" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="50" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="231"><net_src comp="215" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="237"><net_src comp="32" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="50" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="232" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="245"><net_src comp="34" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="50" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="240" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="253"><net_src comp="24" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="50" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="264"><net_src comp="248" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="270"><net_src comp="26" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="50" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="281"><net_src comp="265" pin="3"/><net_sink comp="272" pin=2"/></net>

<net id="287"><net_src comp="32" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="50" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="282" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="295"><net_src comp="34" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="50" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="290" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="303"><net_src comp="28" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="50" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="314"><net_src comp="298" pin="3"/><net_sink comp="305" pin=2"/></net>

<net id="320"><net_src comp="30" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="50" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="331"><net_src comp="315" pin="3"/><net_sink comp="322" pin=2"/></net>

<net id="337"><net_src comp="16" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="50" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="332" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="345"><net_src comp="18" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="50" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="340" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="353"><net_src comp="20" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="50" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="348" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="361"><net_src comp="22" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="50" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="356" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="369"><net_src comp="24" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="50" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="364" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="377"><net_src comp="26" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="50" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="372" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="385"><net_src comp="28" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="50" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="380" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="393"><net_src comp="30" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="50" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="388" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="401"><net_src comp="14" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="50" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="412"><net_src comp="396" pin="3"/><net_sink comp="403" pin=2"/></net>

<net id="418"><net_src comp="6" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="50" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="429"><net_src comp="413" pin="3"/><net_sink comp="420" pin=2"/></net>

<net id="435"><net_src comp="12" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="50" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="446"><net_src comp="430" pin="3"/><net_sink comp="437" pin=2"/></net>

<net id="452"><net_src comp="4" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="50" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="463"><net_src comp="447" pin="3"/><net_sink comp="454" pin=2"/></net>

<net id="469"><net_src comp="10" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="50" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="480"><net_src comp="464" pin="3"/><net_sink comp="471" pin=2"/></net>

<net id="486"><net_src comp="2" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="50" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="497"><net_src comp="481" pin="3"/><net_sink comp="488" pin=2"/></net>

<net id="503"><net_src comp="8" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="50" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="514"><net_src comp="498" pin="3"/><net_sink comp="505" pin=2"/></net>

<net id="520"><net_src comp="0" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="50" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="531"><net_src comp="515" pin="3"/><net_sink comp="522" pin=2"/></net>

<net id="537"><net_src comp="14" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="50" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="532" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="545"><net_src comp="6" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="50" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="540" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="553"><net_src comp="12" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="50" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="548" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="561"><net_src comp="4" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="50" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="556" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="569"><net_src comp="10" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="50" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="564" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="577"><net_src comp="2" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="50" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="572" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="585"><net_src comp="8" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="50" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="580" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="593"><net_src comp="0" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="50" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="588" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="760"><net_src comp="38" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="768"><net_src comp="761" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="44" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="773"><net_src comp="761" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="777"><net_src comp="761" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="783"><net_src comp="46" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="784"><net_src comp="774" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="785"><net_src comp="48" pin="0"/><net_sink comp="778" pin=2"/></net>

<net id="789"><net_src comp="778" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="791"><net_src comp="786" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="797"><net_src comp="52" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="761" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="799"><net_src comp="54" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="805"><net_src comp="56" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="806"><net_src comp="792" pin="3"/><net_sink comp="800" pin=1"/></net>

<net id="807"><net_src comp="58" pin="0"/><net_sink comp="800" pin=2"/></net>

<net id="811"><net_src comp="800" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="816"><net_src comp="808" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="761" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="812" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="60" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="830"><net_src comp="62" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="831"><net_src comp="812" pin="2"/><net_sink comp="824" pin=1"/></net>

<net id="832"><net_src comp="64" pin="0"/><net_sink comp="824" pin=2"/></net>

<net id="833"><net_src comp="66" pin="0"/><net_sink comp="824" pin=3"/></net>

<net id="840"><net_src comp="62" pin="0"/><net_sink comp="834" pin=0"/></net>

<net id="841"><net_src comp="818" pin="2"/><net_sink comp="834" pin=1"/></net>

<net id="842"><net_src comp="64" pin="0"/><net_sink comp="834" pin=2"/></net>

<net id="843"><net_src comp="66" pin="0"/><net_sink comp="834" pin=3"/></net>

<net id="847"><net_src comp="834" pin="4"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="849"><net_src comp="844" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="854"><net_src comp="770" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="68" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="859"><net_src comp="850" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="864"><net_src comp="774" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="70" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="871"><net_src comp="46" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="872"><net_src comp="860" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="873"><net_src comp="48" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="877"><net_src comp="866" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="884"><net_src comp="808" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="856" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="890"><net_src comp="880" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="60" pin="0"/><net_sink comp="886" pin=1"/></net>

<net id="898"><net_src comp="62" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="899"><net_src comp="880" pin="2"/><net_sink comp="892" pin=1"/></net>

<net id="900"><net_src comp="64" pin="0"/><net_sink comp="892" pin=2"/></net>

<net id="901"><net_src comp="66" pin="0"/><net_sink comp="892" pin=3"/></net>

<net id="908"><net_src comp="62" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="886" pin="2"/><net_sink comp="902" pin=1"/></net>

<net id="910"><net_src comp="64" pin="0"/><net_sink comp="902" pin=2"/></net>

<net id="911"><net_src comp="66" pin="0"/><net_sink comp="902" pin=3"/></net>

<net id="915"><net_src comp="902" pin="4"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="922"><net_src comp="770" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="72" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="927"><net_src comp="918" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="932"><net_src comp="774" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="74" pin="0"/><net_sink comp="928" pin=1"/></net>

<net id="939"><net_src comp="46" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="940"><net_src comp="928" pin="2"/><net_sink comp="934" pin=1"/></net>

<net id="941"><net_src comp="48" pin="0"/><net_sink comp="934" pin=2"/></net>

<net id="945"><net_src comp="934" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="952"><net_src comp="808" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="924" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="958"><net_src comp="948" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="60" pin="0"/><net_sink comp="954" pin=1"/></net>

<net id="966"><net_src comp="62" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="967"><net_src comp="948" pin="2"/><net_sink comp="960" pin=1"/></net>

<net id="968"><net_src comp="64" pin="0"/><net_sink comp="960" pin=2"/></net>

<net id="969"><net_src comp="66" pin="0"/><net_sink comp="960" pin=3"/></net>

<net id="976"><net_src comp="62" pin="0"/><net_sink comp="970" pin=0"/></net>

<net id="977"><net_src comp="954" pin="2"/><net_sink comp="970" pin=1"/></net>

<net id="978"><net_src comp="64" pin="0"/><net_sink comp="970" pin=2"/></net>

<net id="979"><net_src comp="66" pin="0"/><net_sink comp="970" pin=3"/></net>

<net id="983"><net_src comp="970" pin="4"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="985"><net_src comp="980" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="990"><net_src comp="770" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="76" pin="0"/><net_sink comp="986" pin=1"/></net>

<net id="995"><net_src comp="986" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="1000"><net_src comp="774" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="78" pin="0"/><net_sink comp="996" pin=1"/></net>

<net id="1007"><net_src comp="46" pin="0"/><net_sink comp="1002" pin=0"/></net>

<net id="1008"><net_src comp="996" pin="2"/><net_sink comp="1002" pin=1"/></net>

<net id="1009"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=2"/></net>

<net id="1013"><net_src comp="1002" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1020"><net_src comp="808" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1021"><net_src comp="992" pin="1"/><net_sink comp="1016" pin=1"/></net>

<net id="1026"><net_src comp="1016" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="60" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1034"><net_src comp="62" pin="0"/><net_sink comp="1028" pin=0"/></net>

<net id="1035"><net_src comp="1016" pin="2"/><net_sink comp="1028" pin=1"/></net>

<net id="1036"><net_src comp="64" pin="0"/><net_sink comp="1028" pin=2"/></net>

<net id="1037"><net_src comp="66" pin="0"/><net_sink comp="1028" pin=3"/></net>

<net id="1044"><net_src comp="62" pin="0"/><net_sink comp="1038" pin=0"/></net>

<net id="1045"><net_src comp="1022" pin="2"/><net_sink comp="1038" pin=1"/></net>

<net id="1046"><net_src comp="64" pin="0"/><net_sink comp="1038" pin=2"/></net>

<net id="1047"><net_src comp="66" pin="0"/><net_sink comp="1038" pin=3"/></net>

<net id="1051"><net_src comp="1038" pin="4"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="1053"><net_src comp="1048" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="1058"><net_src comp="761" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="80" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="1064"><net_src comp="1054" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1068"><net_src comp="1065" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="1073"><net_src comp="1070" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="1078"><net_src comp="1075" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="1083"><net_src comp="1080" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1088"><net_src comp="94" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="1090"><net_src comp="1085" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="1091"><net_src comp="1085" pin="1"/><net_sink comp="1060" pin=1"/></net>

<net id="1095"><net_src comp="764" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1099"><net_src comp="98" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="105" pin=8"/></net>

<net id="1104"><net_src comp="123" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="130" pin=8"/></net>

<net id="1109"><net_src comp="824" pin="4"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1114"><net_src comp="844" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="1116"><net_src comp="1111" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="1120"><net_src comp="148" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="1125"><net_src comp="165" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="1130"><net_src comp="182" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="105" pin=5"/></net>

<net id="1135"><net_src comp="190" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="130" pin=5"/></net>

<net id="1140"><net_src comp="892" pin="4"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1145"><net_src comp="912" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="1147"><net_src comp="1142" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="1151"><net_src comp="198" pin="3"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="1156"><net_src comp="215" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="1161"><net_src comp="232" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="1166"><net_src comp="240" pin="3"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="1171"><net_src comp="960" pin="4"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1176"><net_src comp="980" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="1178"><net_src comp="1173" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="1182"><net_src comp="248" pin="3"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="1187"><net_src comp="265" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="1192"><net_src comp="282" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="1197"><net_src comp="290" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="1202"><net_src comp="1028" pin="4"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1207"><net_src comp="1048" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="1209"><net_src comp="1204" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="1213"><net_src comp="298" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="1218"><net_src comp="315" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="1223"><net_src comp="105" pin="15"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="1225"><net_src comp="1220" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="1229"><net_src comp="130" pin="15"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="1231"><net_src comp="1226" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="1235"><net_src comp="155" pin="7"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1237"><net_src comp="1232" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1241"><net_src comp="172" pin="7"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="1243"><net_src comp="1238" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1247"><net_src comp="105" pin="11"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="1249"><net_src comp="1244" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="1253"><net_src comp="130" pin="11"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="1255"><net_src comp="1250" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="1259"><net_src comp="205" pin="7"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="1261"><net_src comp="1256" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1265"><net_src comp="222" pin="7"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1267"><net_src comp="1262" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="1271"><net_src comp="105" pin="7"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="1273"><net_src comp="1268" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="1277"><net_src comp="130" pin="7"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="1279"><net_src comp="1274" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="1283"><net_src comp="255" pin="7"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1285"><net_src comp="1280" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1289"><net_src comp="272" pin="7"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="1291"><net_src comp="1286" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1295"><net_src comp="105" pin="3"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="1297"><net_src comp="1292" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="1301"><net_src comp="130" pin="3"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="1303"><net_src comp="1298" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="1307"><net_src comp="305" pin="7"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1309"><net_src comp="1304" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1313"><net_src comp="322" pin="7"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1315"><net_src comp="1310" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1319"><net_src comp="692" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="1324"><net_src comp="696" pin="2"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="1329"><net_src comp="700" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="1334"><net_src comp="704" pin="2"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="1339"><net_src comp="708" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1344"><net_src comp="712" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="1349"><net_src comp="716" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="1354"><net_src comp="720" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="1359"><net_src comp="724" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="1364"><net_src comp="728" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="1369"><net_src comp="732" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1374"><net_src comp="736" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="1379"><net_src comp="740" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="1384"><net_src comp="744" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="1389"><net_src comp="748" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1394"><net_src comp="752" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="1399"><net_src comp="1065" pin="1"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="1401"><net_src comp="1396" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="1405"><net_src comp="332" pin="3"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="1410"><net_src comp="340" pin="3"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="1415"><net_src comp="1070" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="1417"><net_src comp="1412" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="1421"><net_src comp="348" pin="3"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1426"><net_src comp="356" pin="3"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="1431"><net_src comp="1075" pin="1"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="1433"><net_src comp="1428" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="1437"><net_src comp="364" pin="3"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="1442"><net_src comp="372" pin="3"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="1447"><net_src comp="1080" pin="1"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="1449"><net_src comp="1444" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="1453"><net_src comp="380" pin="3"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="1458"><net_src comp="388" pin="3"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="1463"><net_src comp="155" pin="3"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1465"><net_src comp="1460" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="1469"><net_src comp="172" pin="3"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="1471"><net_src comp="1466" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1475"><net_src comp="596" pin="2"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="1477"><net_src comp="1472" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="1481"><net_src comp="600" pin="2"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="1483"><net_src comp="1478" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="1487"><net_src comp="205" pin="3"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="1489"><net_src comp="1484" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1493"><net_src comp="222" pin="3"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="1495"><net_src comp="1490" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1499"><net_src comp="604" pin="2"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="1501"><net_src comp="1496" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1505"><net_src comp="608" pin="2"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="1507"><net_src comp="1502" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="1511"><net_src comp="255" pin="3"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1513"><net_src comp="1508" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="1517"><net_src comp="272" pin="3"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1519"><net_src comp="1514" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1523"><net_src comp="612" pin="2"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="1525"><net_src comp="1520" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="1529"><net_src comp="616" pin="2"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="1531"><net_src comp="1526" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="1535"><net_src comp="305" pin="3"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1537"><net_src comp="1532" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="1541"><net_src comp="322" pin="3"/><net_sink comp="1538" pin=0"/></net>

<net id="1542"><net_src comp="1538" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1543"><net_src comp="1538" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1547"><net_src comp="620" pin="2"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="1549"><net_src comp="1544" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="1553"><net_src comp="624" pin="2"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="1555"><net_src comp="1550" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="1559"><net_src comp="628" pin="2"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="403" pin=4"/></net>

<net id="1564"><net_src comp="632" pin="2"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="420" pin=4"/></net>

<net id="1569"><net_src comp="636" pin="2"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="1574"><net_src comp="640" pin="2"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="1579"><net_src comp="644" pin="2"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="437" pin=4"/></net>

<net id="1584"><net_src comp="648" pin="2"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="454" pin=4"/></net>

<net id="1589"><net_src comp="652" pin="2"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="1594"><net_src comp="656" pin="2"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="1599"><net_src comp="660" pin="2"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="471" pin=4"/></net>

<net id="1604"><net_src comp="664" pin="2"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="488" pin=4"/></net>

<net id="1609"><net_src comp="668" pin="2"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="1614"><net_src comp="672" pin="2"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="1619"><net_src comp="676" pin="2"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="505" pin=4"/></net>

<net id="1624"><net_src comp="680" pin="2"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="522" pin=4"/></net>

<net id="1629"><net_src comp="684" pin="2"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="1634"><net_src comp="688" pin="2"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="522" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Stage9_I_3 | {17 18 }
	Port: Stage9_I_2 | {17 18 }
	Port: Stage9_I_1 | {17 18 }
	Port: Stage9_I | {17 18 }
	Port: Stage9_R_3 | {17 18 }
	Port: Stage9_R_2 | {17 18 }
	Port: Stage9_R_1 | {17 18 }
	Port: Stage9_R | {17 18 }
	Port: W_real | {}
	Port: W_imag | {}
 - Input state : 
	Port: fft_exec_Pipeline_DFT_Loop16 : Stage8_R | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop16 : Stage8_I | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop16 : Stage8_R_1 | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop16 : Stage8_I_1 | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop16 : Stage8_R_2 | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop16 : Stage8_I_2 | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop16 : Stage8_R_3 | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop16 : Stage8_I_3 | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop16 : W_real | {1 2 }
	Port: fft_exec_Pipeline_DFT_Loop16 : W_imag | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_16_0_load : 1
		icmp_ln109 : 2
		br_ln109 : 3
		empty_30 : 2
		empty_31 : 2
		shl_ln113_s : 3
		zext_ln113 : 4
		W_real_addr : 5
		W_real_load : 6
		W_imag_addr : 5
		W_imag_load : 6
		tmp : 2
		and_ln115_6 : 3
		zext_ln115 : 4
		add_ln115 : 5
		add_ln116 : 6
		lshr_ln118_s : 6
		lshr_ln120_s : 7
		zext_ln120 : 8
		Stage8_R_addr_1 : 9
		Stage8_R_load_1 : 10
		Stage8_I_addr_1 : 9
		Stage8_I_load_1 : 10
		or_ln109 : 3
		zext_ln109 : 3
		or_ln109_4 : 3
		shl_ln113_1 : 3
		zext_ln113_4 : 4
		W_real_addr_4 : 5
		W_real_load_4 : 6
		W_imag_addr_4 : 5
		W_imag_load_4 : 6
		add_ln115_2 : 5
		add_ln116_1 : 6
		lshr_ln118_2 : 6
		lshr_ln120_1 : 7
		zext_ln120_2 : 8
		Stage8_R_1_addr_1 : 9
		Stage8_R_1_load_1 : 10
		Stage8_I_1_addr_1 : 9
		Stage8_I_1_load_1 : 10
		or_ln109_5 : 3
		zext_ln109_2 : 3
		or_ln109_6 : 3
		shl_ln113_2 : 3
		zext_ln113_5 : 4
		W_real_addr_5 : 5
		W_real_load_5 : 6
		W_imag_addr_5 : 5
		W_imag_load_5 : 6
		add_ln115_3 : 5
		add_ln116_2 : 6
		lshr_ln118_3 : 6
		lshr_ln120_2 : 7
		zext_ln120_3 : 8
		Stage8_R_2_addr_1 : 9
		Stage8_R_2_load_1 : 10
		Stage8_I_2_addr_1 : 9
		Stage8_I_2_load_1 : 10
		or_ln109_7 : 3
		zext_ln109_3 : 3
		or_ln109_8 : 3
		shl_ln113_3 : 3
		zext_ln113_6 : 4
		W_real_addr_6 : 5
		W_real_load_6 : 6
		W_imag_addr_6 : 5
		W_imag_load_6 : 6
		add_ln115_4 : 5
		add_ln116_3 : 6
		lshr_ln118_4 : 6
		lshr_ln120_3 : 7
		zext_ln120_4 : 8
		Stage8_R_3_addr_1 : 9
		Stage8_R_3_load_1 : 10
		Stage8_I_3_addr_1 : 9
		Stage8_I_3_load_1 : 10
		add_ln109 : 2
		store_ln109 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		Stage8_R_addr : 1
		Stage8_R_load : 2
		Stage8_I_addr : 1
		Stage8_I_load : 2
		Stage8_R_1_addr : 1
		Stage8_R_1_load : 2
		Stage8_I_1_addr : 1
		Stage8_I_1_load : 2
		Stage8_R_2_addr : 1
		Stage8_R_2_load : 2
		Stage8_I_2_addr : 1
		Stage8_I_2_load : 2
		Stage8_R_3_addr : 1
		Stage8_R_3_load : 2
		Stage8_I_3_addr : 1
		Stage8_I_3_load : 2
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		store_ln126 : 1
		store_ln127 : 1
		store_ln126 : 1
		store_ln127 : 1
		store_ln126 : 1
		store_ln127 : 1
		store_ln126 : 1
		store_ln127 : 1
	State 18
		store_ln128 : 1
		store_ln129 : 1
		store_ln128 : 1
		store_ln129 : 1
		store_ln128 : 1
		store_ln129 : 1
		store_ln128 : 1
		store_ln129 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_596      |    2    |   205   |   390   |
|          |      grp_fu_600      |    2    |   205   |   390   |
|          |      grp_fu_604      |    2    |   205   |   390   |
|          |      grp_fu_608      |    2    |   205   |   390   |
|          |      grp_fu_612      |    2    |   205   |   390   |
|          |      grp_fu_616      |    2    |   205   |   390   |
|          |      grp_fu_620      |    2    |   205   |   390   |
|          |      grp_fu_624      |    2    |   205   |   390   |
|          |      grp_fu_628      |    2    |   205   |   390   |
|          |      grp_fu_632      |    2    |   205   |   390   |
|          |      grp_fu_636      |    2    |   205   |   390   |
|   fadd   |      grp_fu_640      |    2    |   205   |   390   |
|          |      grp_fu_644      |    2    |   205   |   390   |
|          |      grp_fu_648      |    2    |   205   |   390   |
|          |      grp_fu_652      |    2    |   205   |   390   |
|          |      grp_fu_656      |    2    |   205   |   390   |
|          |      grp_fu_660      |    2    |   205   |   390   |
|          |      grp_fu_664      |    2    |   205   |   390   |
|          |      grp_fu_668      |    2    |   205   |   390   |
|          |      grp_fu_672      |    2    |   205   |   390   |
|          |      grp_fu_676      |    2    |   205   |   390   |
|          |      grp_fu_680      |    2    |   205   |   390   |
|          |      grp_fu_684      |    2    |   205   |   390   |
|          |      grp_fu_688      |    2    |   205   |   390   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_692      |    3    |   143   |   321   |
|          |      grp_fu_696      |    3    |   143   |   321   |
|          |      grp_fu_700      |    3    |   143   |   321   |
|          |      grp_fu_704      |    3    |   143   |   321   |
|          |      grp_fu_708      |    3    |   143   |   321   |
|          |      grp_fu_712      |    3    |   143   |   321   |
|          |      grp_fu_716      |    3    |   143   |   321   |
|   fmul   |      grp_fu_720      |    3    |   143   |   321   |
|          |      grp_fu_724      |    3    |   143   |   321   |
|          |      grp_fu_728      |    3    |   143   |   321   |
|          |      grp_fu_732      |    3    |   143   |   321   |
|          |      grp_fu_736      |    3    |   143   |   321   |
|          |      grp_fu_740      |    3    |   143   |   321   |
|          |      grp_fu_744      |    3    |   143   |   321   |
|          |      grp_fu_748      |    3    |   143   |   321   |
|          |      grp_fu_752      |    3    |   143   |   321   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln115_fu_812   |    0    |    0    |    13   |
|          |   add_ln116_fu_818   |    0    |    0    |    13   |
|          |  add_ln115_2_fu_880  |    0    |    0    |    14   |
|          |  add_ln116_1_fu_886  |    0    |    0    |    13   |
|    add   |  add_ln115_3_fu_948  |    0    |    0    |    14   |
|          |  add_ln116_2_fu_954  |    0    |    0    |    13   |
|          |  add_ln115_4_fu_1016 |    0    |    0    |    14   |
|          |  add_ln116_3_fu_1022 |    0    |    0    |    13   |
|          |   add_ln109_fu_1054  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln109_fu_764  |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|   trunc  |    empty_30_fu_770   |    0    |    0    |    0    |
|          |    empty_31_fu_774   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  shl_ln113_s_fu_778  |    0    |    0    |    0    |
|          |  and_ln115_6_fu_800  |    0    |    0    |    0    |
|bitconcatenate|  shl_ln113_1_fu_866  |    0    |    0    |    0    |
|          |  shl_ln113_2_fu_934  |    0    |    0    |    0    |
|          |  shl_ln113_3_fu_1002 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln113_fu_786  |    0    |    0    |    0    |
|          |   zext_ln115_fu_808  |    0    |    0    |    0    |
|          |   zext_ln120_fu_844  |    0    |    0    |    0    |
|          |   zext_ln109_fu_856  |    0    |    0    |    0    |
|          |  zext_ln113_4_fu_874 |    0    |    0    |    0    |
|          |  zext_ln120_2_fu_912 |    0    |    0    |    0    |
|          |  zext_ln109_2_fu_924 |    0    |    0    |    0    |
|   zext   |  zext_ln113_5_fu_942 |    0    |    0    |    0    |
|          |  zext_ln120_3_fu_980 |    0    |    0    |    0    |
|          |  zext_ln109_3_fu_992 |    0    |    0    |    0    |
|          | zext_ln113_6_fu_1010 |    0    |    0    |    0    |
|          | zext_ln120_4_fu_1048 |    0    |    0    |    0    |
|          |  zext_ln118_fu_1065  |    0    |    0    |    0    |
|          | zext_ln118_5_fu_1070 |    0    |    0    |    0    |
|          | zext_ln118_6_fu_1075 |    0    |    0    |    0    |
|          | zext_ln118_7_fu_1080 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|      tmp_fu_792      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  lshr_ln118_s_fu_824 |    0    |    0    |    0    |
|          |  lshr_ln120_s_fu_834 |    0    |    0    |    0    |
|          |  lshr_ln118_2_fu_892 |    0    |    0    |    0    |
|partselect|  lshr_ln120_1_fu_902 |    0    |    0    |    0    |
|          |  lshr_ln118_3_fu_960 |    0    |    0    |    0    |
|          |  lshr_ln120_2_fu_970 |    0    |    0    |    0    |
|          | lshr_ln118_4_fu_1028 |    0    |    0    |    0    |
|          | lshr_ln120_3_fu_1038 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln109_fu_850   |    0    |    0    |    0    |
|          |   or_ln109_4_fu_860  |    0    |    0    |    0    |
|    or    |   or_ln109_5_fu_918  |    0    |    0    |    0    |
|          |   or_ln109_6_fu_928  |    0    |    0    |    0    |
|          |   or_ln109_7_fu_986  |    0    |    0    |    0    |
|          |   or_ln109_8_fu_996  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    96   |   7208  |  14627  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|Stage8_I_1_addr_1_reg_1153|    8   |
| Stage8_I_1_addr_reg_1423 |    8   |
|Stage8_I_1_load_1_reg_1262|   32   |
| Stage8_I_1_load_reg_1490 |   32   |
|Stage8_I_2_addr_1_reg_1184|    8   |
| Stage8_I_2_addr_reg_1439 |    8   |
|Stage8_I_2_load_1_reg_1286|   32   |
| Stage8_I_2_load_reg_1514 |   32   |
|Stage8_I_3_addr_1_reg_1215|    8   |
| Stage8_I_3_addr_reg_1455 |    8   |
|Stage8_I_3_load_1_reg_1310|   32   |
| Stage8_I_3_load_reg_1538 |   32   |
| Stage8_I_addr_1_reg_1122 |    8   |
|  Stage8_I_addr_reg_1407  |    8   |
| Stage8_I_load_1_reg_1238 |   32   |
|  Stage8_I_load_reg_1466  |   32   |
|Stage8_R_1_addr_1_reg_1148|    8   |
| Stage8_R_1_addr_reg_1418 |    8   |
|Stage8_R_1_load_1_reg_1256|   32   |
| Stage8_R_1_load_reg_1484 |   32   |
|Stage8_R_2_addr_1_reg_1179|    8   |
| Stage8_R_2_addr_reg_1434 |    8   |
|Stage8_R_2_load_1_reg_1280|   32   |
| Stage8_R_2_load_reg_1508 |   32   |
|Stage8_R_3_addr_1_reg_1210|    8   |
| Stage8_R_3_addr_reg_1450 |    8   |
|Stage8_R_3_load_1_reg_1304|   32   |
| Stage8_R_3_load_reg_1532 |   32   |
| Stage8_R_addr_1_reg_1117 |    8   |
|  Stage8_R_addr_reg_1402  |    8   |
| Stage8_R_load_1_reg_1232 |   32   |
|  Stage8_R_load_reg_1460  |   32   |
|  W_imag_addr_4_reg_1132  |    9   |
|  W_imag_addr_5_reg_1163  |    9   |
|  W_imag_addr_6_reg_1194  |    9   |
|   W_imag_addr_reg_1101   |    9   |
|  W_imag_load_4_reg_1250  |   32   |
|  W_imag_load_5_reg_1274  |   32   |
|  W_imag_load_6_reg_1298  |   32   |
|   W_imag_load_reg_1226   |   32   |
|  W_real_addr_4_reg_1127  |    9   |
|  W_real_addr_5_reg_1158  |    9   |
|  W_real_addr_6_reg_1189  |    9   |
|   W_real_addr_reg_1096   |    9   |
|  W_real_load_4_reg_1244  |   32   |
|  W_real_load_5_reg_1268  |   32   |
|  W_real_load_6_reg_1292  |   32   |
|   W_real_load_reg_1220   |   32   |
|    add33_i8_1_reg_1586   |   32   |
|    add33_i8_2_reg_1606   |   32   |
|    add33_i8_3_reg_1626   |   32   |
|     add33_i8_reg_1566    |   32   |
|    add36_i8_1_reg_1591   |   32   |
|    add36_i8_2_reg_1611   |   32   |
|    add36_i8_3_reg_1631   |   32   |
|     add36_i8_reg_1571    |   32   |
|      i_16_0_reg_1085     |   10   |
|    icmp_ln109_reg_1092   |    1   |
|   lshr_ln118_2_reg_1137  |    8   |
|   lshr_ln118_3_reg_1168  |    8   |
|   lshr_ln118_4_reg_1199  |    8   |
|   lshr_ln118_s_reg_1106  |    8   |
|    mul22_i7_1_reg_1336   |   32   |
|    mul22_i7_2_reg_1356   |   32   |
|    mul22_i7_3_reg_1376   |   32   |
|     mul22_i7_reg_1316    |   32   |
|    mul23_i8_1_reg_1341   |   32   |
|    mul23_i8_2_reg_1361   |   32   |
|    mul23_i8_3_reg_1381   |   32   |
|     mul23_i8_reg_1321    |   32   |
|    mul24_i7_1_reg_1346   |   32   |
|    mul24_i7_2_reg_1366   |   32   |
|    mul24_i7_3_reg_1386   |   32   |
|     mul24_i7_reg_1326    |   32   |
|    mul25_i8_1_reg_1351   |   32   |
|    mul25_i8_2_reg_1371   |   32   |
|    mul25_i8_3_reg_1391   |   32   |
|     mul25_i8_reg_1331    |   32   |
|    sub27_i8_1_reg_1576   |   32   |
|    sub27_i8_2_reg_1596   |   32   |
|    sub27_i8_3_reg_1616   |   32   |
|     sub27_i8_reg_1556    |   32   |
|    sub30_i8_1_reg_1581   |   32   |
|    sub30_i8_2_reg_1601   |   32   |
|    sub30_i8_3_reg_1621   |   32   |
|     sub30_i8_reg_1561    |   32   |
|     t_I_8_1_reg_1502     |   32   |
|     t_I_8_2_reg_1526     |   32   |
|     t_I_8_3_reg_1550     |   32   |
|      t_I_8_reg_1478      |   32   |
|     t_R_8_1_reg_1496     |   32   |
|     t_R_8_2_reg_1520     |   32   |
|     t_R_8_3_reg_1544     |   32   |
|      t_R_8_reg_1472      |   32   |
|   zext_ln118_5_reg_1412  |   64   |
|   zext_ln118_6_reg_1428  |   64   |
|   zext_ln118_7_reg_1444  |   64   |
|    zext_ln118_reg_1396   |   64   |
|   zext_ln120_2_reg_1142  |   64   |
|   zext_ln120_3_reg_1173  |   64   |
|   zext_ln120_4_reg_1204  |   64   |
|    zext_ln120_reg_1111   |   64   |
+--------------------------+--------+
|           Total          |  2803  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_105 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_105 |  p5  |   2  |  32  |   64   ||    9    |
| grp_access_fu_105 |  p8  |   2  |   9  |   18   ||    9    |
| grp_access_fu_130 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_130 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_130 |  p5  |   2  |  32  |   64   ||    9    |
| grp_access_fu_130 |  p8  |   2  |   9  |   18   ||    9    |
| grp_access_fu_155 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_155 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_172 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_172 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_205 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_205 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_222 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_222 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_255 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_255 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_272 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_272 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_305 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_305 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_322 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_322 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   328  ||  38.112 ||   216   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   96   |    -   |  7208  |  14627 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   38   |    -   |   216  |
|  Register |    -   |    -   |  2803  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   96   |   38   |  10011 |  14843 |
+-----------+--------+--------+--------+--------+
