

================================================================
== Vivado HLS Report for 'pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_s'
================================================================
* Date:           Thu Oct 10 12:48:46 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.263|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------------------------------------------+
    |  Latency  |  Interval |                   Pipeline                  |
    | min | max | min | max |                     Type                    |
    +-----+-----+-----+-----+---------------------------------------------+
    |  115|  116|  114|  114| loop rewind(delay=0 initiation interval(s)) |
    +-----+-----+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+-----+-----+-----+-----+----------+
        |                          |               |  Latency  |  Interval | Pipeline |
        |         Instance         |     Module    | min | max | min | max |   Type   |
        +--------------------------+---------------+-----+-----+-----+-----+----------+
        |grp_fill_buffer_1_fu_121  |fill_buffer_1  |    1|    1|    1|    1| function |
        +--------------------------+---------------+-----+-----+-----+-----+----------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- PartitionLoop  |  115|  115|         4|          2|          1|    57|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       29|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|      970|     1660|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      120|    -|
|Register             |        -|      -|     2772|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|     3742|     1809|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------+---------+-------+-----+------+-----+
    |         Instance         |     Module    | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +--------------------------+---------------+---------+-------+-----+------+-----+
    |grp_fill_buffer_1_fu_121  |fill_buffer_1  |        0|      0|  970|  1660|    0|
    +--------------------------+---------------+---------+-------+-----+------+-----+
    |Total                     |               |        0|      0|  970|  1660|    0|
    +--------------------------+---------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_part_fu_140_p2                  |     +    |      0|  0|   6|           6|           1|
    |ap_block_pp0_stage1_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_123                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_51                   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln36_fu_130_p2               |   icmp   |      0|  0|  11|           6|           5|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  29|          18|          13|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  21|          4|    1|          4|
    |ap_done                                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                       |   9|          2|    1|          2|
    |ap_phi_mux_data_V_load_rewind_phi_fu_83_p6    |   9|          2|  912|       1824|
    |ap_phi_mux_do_init_phi_fu_67_p6               |  15|          3|    1|          3|
    |ap_phi_mux_i_part_0_i_i2_phi_fu_98_p6         |  15|          3|    6|         18|
    |ap_phi_reg_pp0_iter1_data_V_load_phi_reg_109  |  15|          3|  912|       2736|
    |data_V_blk_n                                  |   9|          2|    1|          2|
    |i_part_0_i_i2_reg_94                          |   9|          2|    6|         12|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 120|         25| 1842|       4605|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+-----+----+-----+-----------+
    |                     Name                     |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                     |    3|   0|    3|          0|
    |ap_done_reg                                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_data_V_load_phi_reg_109  |  912|   0|  912|          0|
    |data_V_load_phi_reg_109                       |  912|   0|  912|          0|
    |data_V_load_rewind_reg_79                     |  912|   0|  912|          0|
    |data_buf_V_0_0_06281_i1_fu_52                 |   16|   0|   16|          0|
    |do_init_reg_62                                |    1|   0|    1|          0|
    |i_part_0_i_i2_reg_94                          |    6|   0|    6|          0|
    |i_part_reg_168                                |    6|   0|    6|          0|
    |icmp_ln36_reg_164                             |    1|   0|    1|          0|
    +----------------------------------------------+-----+----+-----+-----------+
    |Total                                         | 2772|   0| 2772|          0|
    +----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+----------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_start        |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_done         | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_idle         | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_ready        | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|data_V_dout     |  in |  912|   ap_fifo  |                            data_V                            |    pointer   |
|data_V_empty_n  |  in |    1|   ap_fifo  |                            data_V                            |    pointer   |
|data_V_read     | out |    1|   ap_fifo  |                            data_V                            |    pointer   |
+----------------+-----+-----+------------+--------------------------------------------------------------+--------------+

