// Seed: 1001448863
module module_0;
  wire id_1;
  logic [7:0] id_3;
  wire id_4;
  wire id_5;
  assign id_3[1] = 1;
endmodule
module module_0 (
    input  uwire id_0,
    input  uwire id_1,
    input  tri0  id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    input  uwire id_5,
    input  wire  id_6,
    output uwire id_7,
    input  wor   id_8,
    output tri0  id_9,
    output wor   module_1,
    input  uwire id_11,
    input  tri1  id_12,
    output wor   id_13
);
  id_15(
      .id_0(id_10), .id_1(id_0), .id_2(), .id_3(id_11), .id_4(id_1 == 1)
  );
  xor primCall (id_13, id_15, id_2, id_3, id_4, id_5, id_6, id_8);
  module_0 modCall_1 ();
endmodule
