// Seed: 947506757
module module_0 (
    output uwire id_0,
    output wor id_1,
    input tri0 id_2,
    input supply1 id_3
);
  always #id_5 begin
    @(posedge 1 or 1) id_0 = id_5;
  end
  assign id_0 = 1;
endmodule
module module_1 (
    output wand id_0,
    output tri id_1,
    input uwire id_2,
    input wor id_3,
    output supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    input supply1 id_7,
    output wire id_8,
    input uwire id_9,
    input wor id_10,
    input wor id_11
    , id_21,
    input uwire id_12
    , id_22,
    input uwire id_13,
    output uwire id_14,
    input supply0 id_15,
    input tri id_16,
    input tri id_17,
    output supply0 id_18,
    output supply1 id_19
);
  module_0(
      id_14, id_4, id_2, id_11
  );
endmodule
