

================================================================
== Vitis HLS Report for 'mergeKipad_32_64_256_64_Pipeline_VITIS_LOOP_171_3'
================================================================
* Date:           Sat Nov  1 16:09:41 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.00 ns|  7.005 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_171_3  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 5 'alloca' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %mergeKipadStrm, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %msgStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mergeKipadStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %empty" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:143]   --->   Operation 9 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i63 0, i63 %i_5"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln171 = br void %for.inc16" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:171]   --->   Operation 11 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_5_load = load i63 %i_5" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:171]   --->   Operation 12 'load' 'i_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (3.49ns)   --->   "%icmp_ln171 = icmp_eq  i63 %i_5_load, i63 %tmp" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:171]   --->   Operation 13 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (3.49ns)   --->   "%add_ln171 = add i63 %i_5_load, i63 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:171]   --->   Operation 14 'add' 'add_ln171' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %icmp_ln171, void %for.inc16.split, void %for.end18.loopexit.exitStub" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:171]   --->   Operation 15 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln171 = store i63 %add_ln171, i63 %i_5" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:171]   --->   Operation 16 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 1.58>
ST_2 : Operation 22 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 22 'ret' 'ret_ln0' <Predicate = (icmp_ln171)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln172 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:172]   --->   Operation 17 'specpipeline' 'specpipeline_ln172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln171 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:171]   --->   Operation 18 'specloopname' 'specloopname_ln171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] ( I:3.47ns O:3.47ns )   --->   "%msgStrm_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %msgStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:173]   --->   Operation 19 'read' 'msgStrm_read' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 20 [1/1] ( I:3.52ns O:3.52ns )   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm, i32 %msgStrm_read" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:173]   --->   Operation 20 'write' 'write_ln173' <Predicate = true> <Delay = 3.52> <CoreInst = "FIFO_BRAM">   --->   Core 78 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln171 = br void %for.inc16" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:171]   --->   Operation 21 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 9.000ns, clock uncertainty: 0.900ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 63 bit ('i_5') [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i_5' [9]  (1.588 ns)

 <State 2>: 5.082ns
The critical path consists of the following:
	'load' operation 63 bit ('i_5_load', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:171) on local variable 'i_5' [12]  (0.000 ns)
	'add' operation 63 bit ('add_ln171', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:171) [14]  (3.494 ns)
	'store' operation 0 bit ('store_ln171', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:171) of variable 'add_ln171', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:171 on local variable 'i_5' [21]  (1.588 ns)

 <State 3>: 7.005ns
The critical path consists of the following:
	fifo read operation ('msgStrm_read', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:173) on port 'msgStrm' (/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:173) [19]  (3.477 ns)
	fifo write operation ('write_ln173', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:173) on port 'mergeKipadStrm' (/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:173) [20]  (3.528 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
