Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Wed May 27 16:21:20 2015
| Host              : VLAB-022 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file lab3top_timing_summary_routed.rpt -rpx lab3top_timing_summary_routed.rpx
| Design            : lab3top
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 165 register/latch pins with no clock driven by root clock pin: Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 182 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1468 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.149        0.000                      0                 4139        0.024        0.000                      0                 4139        3.000        0.000                       0                  1473  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clk                {0.000 5.000}      10.000          100.000         
  clk_out1_MMCM    {0.000 5.000}      10.000          100.000         
  clk_out2_MMCM    {0.000 25.000}     50.000          20.000          
  clkfbout_MMCM    {0.000 5.000}      10.000          100.000         
sys_clk_pin        {0.000 5.000}      10.000          100.000         
  clk_out1_MMCM_1  {0.000 5.000}      10.000          100.000         
  clk_out2_MMCM_1  {0.000 25.000}     50.000          20.000          
  clkfbout_MMCM_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_MMCM          3.149        0.000                      0                 3978        0.098        0.000                      0                 3978        3.750        0.000                       0                  1393  
  clk_out2_MMCM         46.804        0.000                      0                  161        0.178        0.000                      0                  161       24.500        0.000                       0                    76  
  clkfbout_MMCM                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_MMCM_1        3.150        0.000                      0                 3978        0.098        0.000                      0                 3978        3.750        0.000                       0                  1393  
  clk_out2_MMCM_1       46.807        0.000                      0                  161        0.178        0.000                      0                  161       24.500        0.000                       0                    76  
  clkfbout_MMCM_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_MMCM    clk_out1_MMCM          5.163        0.000                      0                   25        0.168        0.000                      0                   25  
clk_out1_MMCM_1  clk_out1_MMCM          3.149        0.000                      0                 3978        0.024        0.000                      0                 3978  
clk_out2_MMCM_1  clk_out1_MMCM          5.167        0.000                      0                   25        0.172        0.000                      0                   25  
clk_out1_MMCM    clk_out2_MMCM          6.350        0.000                      0                   30        0.156        0.000                      0                   30  
clk_out1_MMCM_1  clk_out2_MMCM          6.350        0.000                      0                   30        0.156        0.000                      0                   30  
clk_out2_MMCM_1  clk_out2_MMCM         46.804        0.000                      0                  161        0.080        0.000                      0                  161  
clk_out1_MMCM    clk_out1_MMCM_1        3.149        0.000                      0                 3978        0.024        0.000                      0                 3978  
clk_out2_MMCM    clk_out1_MMCM_1        5.163        0.000                      0                   25        0.168        0.000                      0                   25  
clk_out2_MMCM_1  clk_out1_MMCM_1        5.167        0.000                      0                   25        0.172        0.000                      0                   25  
clk_out1_MMCM    clk_out2_MMCM_1        6.353        0.000                      0                   30        0.159        0.000                      0                   30  
clk_out2_MMCM    clk_out2_MMCM_1       46.804        0.000                      0                  161        0.080        0.000                      0                  161  
clk_out1_MMCM_1  clk_out2_MMCM_1        6.353        0.000                      0                   30        0.159        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                      
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM
  To Clock:  clk_out1_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        3.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[32]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 4.009ns (79.388%)  route 1.041ns (20.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.041     4.185    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[32]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[32])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -4.185    
  -------------------------------------------------------------------
                         slack                                  3.149    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[36]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 4.009ns (79.980%)  route 1.004ns (20.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.004     4.148    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[36]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[36])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[37]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 4.009ns (79.980%)  route 1.004ns (20.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.004     4.148    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[37]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[37])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.203ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[46]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 4.009ns (80.250%)  route 0.987ns (19.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          0.987     4.131    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[46]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[46])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -4.131    
  -------------------------------------------------------------------
                         slack                                  3.203    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 4.009ns (80.335%)  route 0.981ns (19.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          0.981     4.125    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -4.125    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 4.009ns (80.335%)  route 0.981ns (19.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          0.981     4.125    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -4.125    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[33]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 4.009ns (82.482%)  route 0.851ns (17.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          0.851     3.995    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[33]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[33])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  3.338    

Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[35]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 4.009ns (82.482%)  route 0.851ns (17.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          0.851     3.995    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[35]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[35])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  3.338    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[39]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 4.009ns (83.122%)  route 0.814ns (16.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          0.814     3.958    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[39]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[39])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -3.958    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[44]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 4.009ns (83.122%)  route 0.814ns (16.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          0.814     3.958    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[44]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[44])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -3.958    
  -------------------------------------------------------------------
                         slack                                  3.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.564    -0.617    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y11                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/Q
                         net (fo=1, routed)           0.113    -0.376    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[7]
    SLICE_X54Y11         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.835    -0.855    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X54Y11                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism              0.250    -0.604    
    SLICE_X54Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.474    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.559    -0.622    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X55Y31                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/Q
                         net (fo=1, routed)           0.113    -0.381    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[7]
    SLICE_X54Y31         SRL16E                                       r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.828    -0.862    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X54Y31                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism              0.252    -0.609    
    SLICE_X54Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.479    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.562    -0.619    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y13                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]/Q
                         net (fo=1, routed)           0.117    -0.375    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[15]
    SLICE_X54Y12         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.833    -0.857    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X54Y12                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][15]_srl8/CLK
                         clock pessimism              0.253    -0.603    
    SLICE_X54Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129    -0.474    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_store_result/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CEC
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.278%)  route 0.095ns (36.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.562    -0.619    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_store_result/aclk
    SLICE_X54Y13                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_store_result/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_store_result/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][0]/Q
                         net (fo=1, routed)           0.095    -0.360    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/c_ce_int
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CEC
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.921    -0.768    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/aclk
    DSP48_X1Y5                                                        r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.253    -0.515    
    DSP48_X1Y5           DSP48E1 (Hold_dsp48e1_CLK_CEC)
                                                      0.044    -0.471    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][5]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.566    -0.615    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X57Y11                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.487 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[5]/Q
                         net (fo=1, routed)           0.059    -0.428    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[5]
    SLICE_X56Y11         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][5]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.835    -0.855    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X56Y11                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][5]_srl8/CLK
                         clock pessimism              0.252    -0.602    
    SLICE_X56Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062    -0.540    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][5]_srl8
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.565    -0.616    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X57Y12                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/Q
                         net (fo=1, routed)           0.059    -0.429    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[9]
    SLICE_X56Y12         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.833    -0.857    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X56Y12                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/CLK
                         clock pessimism              0.253    -0.603    
    SLICE_X56Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.547    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.561    -0.620    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y33                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/Q
                         net (fo=1, routed)           0.056    -0.423    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]
    SLICE_X55Y33         FDRE                                         r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.830    -0.860    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y33                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X55Y33         FDRE (Hold_fdre_C_D)         0.078    -0.542    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.564    -0.617    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y11                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.420    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]
    SLICE_X55Y11         FDRE                                         r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.835    -0.855    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y11                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
                         clock pessimism              0.237    -0.617    
    SLICE_X55Y11         FDRE (Hold_fdre_C_D)         0.078    -0.539    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.560    -0.621    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X57Y30                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.424    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]
    SLICE_X57Y30         FDRE                                         r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.827    -0.863    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X57Y30                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
                         clock pessimism              0.241    -0.621    
    SLICE_X57Y30         FDRE (Hold_fdre_C_D)         0.078    -0.543    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.563    -0.618    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y12                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/Q
                         net (fo=1, routed)           0.056    -0.421    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]
    SLICE_X55Y12         FDRE                                         r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.833    -0.857    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y12                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X55Y12         FDRE (Hold_fdre_C_D)         0.078    -0.540    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MMCM
Waveform:           { 0 5 }
Period:             10.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                                                                                                                                         
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y8       Receiver/CarriageRecoveryLoop/x2_ploop_reg/CLK                                                                                                                                                                                                                                              
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y13      Receiver/CarriageRecoveryLoop/yI_reg/CLK                                                                                                                                                                                                                                                    
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y15      Receiver/CarriageRecoveryLoop/yQ_reg/CLK                                                                                                                                                                                                                                                    
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X1Y9       Transmitter/QPSK_Modulator/qpskSignal_reg/CLK                                                                                                                                                                                                                                               
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056    RAMB18_X2Y6      Transmitter/CharacterToIQ/CharBuffer/CharacterFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056    RAMB18_X2Y6      Transmitter/CharacterToIQ/CharBuffer/CharacterFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y11     Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK                                                                                                                            
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y11     Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKBWRCLK                                                                                                                            
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y10     Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK                                                                                                                            
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y10     Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKBWRCLK                                                                                                                            
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0                                                                                                                                                                                                                                                    
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y27     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_14_14/DP/CLK                                                                                                                                           
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y27     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_14_14/SP/CLK                                                                                                                                           
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y27     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_15_15/DP/CLK                                                                                                                                           
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y27     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_15_15/SP/CLK                                                                                                                                           
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y27     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_16_16/DP/CLK                                                                                                                                           
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y27     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_16_16/SP/CLK                                                                                                                                           
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y27     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_17_17/DP/CLK                                                                                                                                           
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y27     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_17_17/SP/CLK                                                                                                                                           
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_18_18/DP/CLK                                                                                                                                           
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_18_18/SP/CLK                                                                                                                                           
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_18_18/DP/CLK                                                                                                                                           
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_18_18/SP/CLK                                                                                                                                           
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_19_19/DP/CLK                                                                                                                                           
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_19_19/SP/CLK                                                                                                                                           
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_20_20/DP/CLK                                                                                                                                           
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_20_20/SP/CLK                                                                                                                                           
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_21_21/DP/CLK                                                                                                                                           
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_21_21/SP/CLK                                                                                                                                           
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y28     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_22_22/DP/CLK                                                                                                                                           
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y28     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_22_22/SP/CLK                                                                                                                                           



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM
  To Clock:  clk_out2_MMCM

Setup :            0  Failing Endpoints,  Worst Slack       46.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.804ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.642ns (21.251%)  route 2.379ns (78.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 48.433 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.544    -0.968    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           2.379     1.930    Receiver/Debug_PassThroughDAC/Q[1]
    SLICE_X36Y24         LUT6 (Prop_lut6_I2_O)        0.124     2.054 r  Receiver/Debug_PassThroughDAC/tempBuffer[1]_i_1/O
                         net (fo=1, routed)           0.000     2.054    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[1]_i_1
    SLICE_X36Y24         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.428    48.433    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X36Y24                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/C
                         clock pessimism              0.492    48.924    
                         clock uncertainty           -0.098    48.826    
    SLICE_X36Y24         FDRE (Setup_fdre_C_D)        0.031    48.857    Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                         48.857    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                 46.804    

Slack (MET) :             46.868ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.580ns (23.249%)  route 1.915ns (76.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 48.432 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.545    -0.967    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X37Y25                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.511 f  Receiver/Debug_PassThroughDAC/currentState_reg[0]/Q
                         net (fo=20, routed)          1.213     0.703    Receiver/Debug_PassThroughDAC/currentState_0[0]
    SLICE_X37Y24         LUT2 (Prop_lut2_I1_O)        0.124     0.827 r  Receiver/Debug_PassThroughDAC/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.702     1.528    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[15]_i_1
    SLICE_X35Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.427    48.432    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X35Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]/C
                         clock pessimism              0.492    48.923    
                         clock uncertainty           -0.098    48.825    
    SLICE_X35Y25         FDRE (Setup_fdre_C_R)       -0.429    48.396    Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]
  -------------------------------------------------------------------
                         required time                         48.396    
                         arrival time                          -1.528    
  -------------------------------------------------------------------
                         slack                                 46.868    

Slack (MET) :             46.868ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.580ns (23.249%)  route 1.915ns (76.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 48.432 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.545    -0.967    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X37Y25                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.511 f  Receiver/Debug_PassThroughDAC/currentState_reg[0]/Q
                         net (fo=20, routed)          1.213     0.703    Receiver/Debug_PassThroughDAC/currentState_0[0]
    SLICE_X37Y24         LUT2 (Prop_lut2_I1_O)        0.124     0.827 r  Receiver/Debug_PassThroughDAC/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.702     1.528    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[15]_i_1
    SLICE_X35Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.427    48.432    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X35Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]/C
                         clock pessimism              0.492    48.923    
                         clock uncertainty           -0.098    48.825    
    SLICE_X35Y25         FDRE (Setup_fdre_C_R)       -0.429    48.396    Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]
  -------------------------------------------------------------------
                         required time                         48.396    
                         arrival time                          -1.528    
  -------------------------------------------------------------------
                         slack                                 46.868    

Slack (MET) :             46.998ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.773ns (32.977%)  route 1.571ns (67.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.551    -0.961    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.483 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.720     0.237    Transmitter/DACInterface/currentState[1]
    SLICE_X51Y24         LUT2 (Prop_lut2_I0_O)        0.295     0.532 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.851     1.384    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X52Y25         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y25                                                      r  Transmitter/DACInterface/tempBuffer_reg[12]/C
                         clock pessimism              0.564    49.003    
                         clock uncertainty           -0.098    48.905    
    SLICE_X52Y25         FDRE (Setup_fdre_C_R)       -0.524    48.381    Transmitter/DACInterface/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                         48.381    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                 46.998    

Slack (MET) :             46.998ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.773ns (32.977%)  route 1.571ns (67.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.551    -0.961    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.483 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.720     0.237    Transmitter/DACInterface/currentState[1]
    SLICE_X51Y24         LUT2 (Prop_lut2_I0_O)        0.295     0.532 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.851     1.384    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X52Y25         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y25                                                      r  Transmitter/DACInterface/tempBuffer_reg[13]/C
                         clock pessimism              0.564    49.003    
                         clock uncertainty           -0.098    48.905    
    SLICE_X52Y25         FDRE (Setup_fdre_C_R)       -0.524    48.381    Transmitter/DACInterface/tempBuffer_reg[13]
  -------------------------------------------------------------------
                         required time                         48.381    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                 46.998    

Slack (MET) :             46.998ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.773ns (32.977%)  route 1.571ns (67.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.551    -0.961    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.483 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.720     0.237    Transmitter/DACInterface/currentState[1]
    SLICE_X51Y24         LUT2 (Prop_lut2_I0_O)        0.295     0.532 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.851     1.384    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X52Y25         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y25                                                      r  Transmitter/DACInterface/tempBuffer_reg[14]/C
                         clock pessimism              0.564    49.003    
                         clock uncertainty           -0.098    48.905    
    SLICE_X52Y25         FDRE (Setup_fdre_C_R)       -0.524    48.381    Transmitter/DACInterface/tempBuffer_reg[14]
  -------------------------------------------------------------------
                         required time                         48.381    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                 46.998    

Slack (MET) :             46.998ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.773ns (32.977%)  route 1.571ns (67.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.551    -0.961    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.483 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.720     0.237    Transmitter/DACInterface/currentState[1]
    SLICE_X51Y24         LUT2 (Prop_lut2_I0_O)        0.295     0.532 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.851     1.384    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X52Y25         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y25                                                      r  Transmitter/DACInterface/tempBuffer_reg[15]/C
                         clock pessimism              0.564    49.003    
                         clock uncertainty           -0.098    48.905    
    SLICE_X52Y25         FDRE (Setup_fdre_C_R)       -0.524    48.381    Transmitter/DACInterface/tempBuffer_reg[15]
  -------------------------------------------------------------------
                         required time                         48.381    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                 46.998    

Slack (MET) :             47.030ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.897ns (30.423%)  route 2.051ns (69.577%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.551    -0.961    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.483 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.758     0.275    Transmitter/DACInterface/currentState[1]
    SLICE_X51Y24         LUT5 (Prop_lut5_I0_O)        0.295     0.570 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.293     1.864    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X50Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.988 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.988    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X50Y24         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.600    49.039    
                         clock uncertainty           -0.098    48.941    
    SLICE_X50Y24         FDRE (Setup_fdre_C_D)        0.077    49.018    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         49.018    
                         arrival time                          -1.988    
  -------------------------------------------------------------------
                         slack                                 47.030    

Slack (MET) :             47.045ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.923ns (31.032%)  route 2.051ns (68.968%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.551    -0.961    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.483 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.758     0.275    Transmitter/DACInterface/currentState[1]
    SLICE_X51Y24         LUT5 (Prop_lut5_I0_O)        0.295     0.570 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.293     1.864    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X50Y24         LUT5 (Prop_lut5_I0_O)        0.150     2.014 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     2.014    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X50Y24         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.600    49.039    
                         clock uncertainty           -0.098    48.941    
    SLICE_X50Y24         FDRE (Setup_fdre_C_D)        0.118    49.059    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         49.059    
                         arrival time                          -2.014    
  -------------------------------------------------------------------
                         slack                                 47.045    

Slack (MET) :             47.076ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/shiftCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.773ns (32.726%)  route 1.589ns (67.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.551    -0.961    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.483 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          1.057     0.575    Transmitter/DACInterface/currentState[1]
    SLICE_X49Y23         LUT2 (Prop_lut2_I1_O)        0.295     0.870 r  Transmitter/DACInterface/shiftCount[3]_i_1/O
                         net (fo=4, routed)           0.532     1.402    Transmitter/DACInterface/parallelLoadEn
    SLICE_X48Y23         FDRE                                         r  Transmitter/DACInterface/shiftCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X48Y23                                                      r  Transmitter/DACInterface/shiftCount_reg[0]/C
                         clock pessimism              0.564    49.004    
                         clock uncertainty           -0.098    48.906    
    SLICE_X48Y23         FDRE (Setup_fdre_C_R)       -0.429    48.477    Transmitter/DACInterface/shiftCount_reg[0]
  -------------------------------------------------------------------
                         required time                         48.477    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                 47.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.554    -0.627    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  Transmitter/DACInterface/tempBuffer_reg[7]/Q
                         net (fo=1, routed)           0.096    -0.390    Transmitter/DACInterface/tempBuffer[7]
    SLICE_X53Y23         LUT4 (Prop_lut4_I3_O)        0.045    -0.345 r  Transmitter/DACInterface/tempBuffer[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.345    Transmitter/DACInterface/p_1_in[8]
    SLICE_X53Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[8]/C
                         clock pessimism              0.253    -0.614    
    SLICE_X53Y23         FDRE (Hold_fdre_C_D)         0.091    -0.523    Transmitter/DACInterface/tempBuffer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.259%)  route 0.145ns (50.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.550    -0.631    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X37Y24                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/Q
                         net (fo=1, routed)           0.145    -0.345    Receiver/Debug_PassThroughDAC/n_0_tempBuffer_reg[11]
    SLICE_X36Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.816    -0.874    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X36Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/C
                         clock pessimism              0.274    -0.599    
    SLICE_X36Y25         FDRE (Hold_fdre_C_D)         0.070    -0.529    Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.554    -0.627    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  Transmitter/DACInterface/tempBuffer_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.445    Transmitter/DACInterface/tempBuffer[3]
    SLICE_X51Y23         LUT4 (Prop_lut4_I3_O)        0.099    -0.346 r  Transmitter/DACInterface/tempBuffer[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.346    Transmitter/DACInterface/p_1_in[4]
    SLICE_X51Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[4]/C
                         clock pessimism              0.240    -0.627    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.091    -0.536    Transmitter/DACInterface/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X39Y23                                                      r  Receiver/ADCInFace/temp1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/temp1_reg[9]/Q
                         net (fo=2, routed)           0.124    -0.365    Receiver/ADCInFace/n_0_temp1_reg[9]
    SLICE_X38Y23         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.817    -0.873    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X38Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
                         clock pessimism              0.255    -0.617    
    SLICE_X38Y23         FDRE (Hold_fdre_C_D)         0.060    -0.557    Receiver/ADCInFace/convertedValue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.416%)  route 0.137ns (45.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y25                                                      r  Receiver/ADCInFace/temp1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  Receiver/ADCInFace/temp1_reg[11]/Q
                         net (fo=1, routed)           0.137    -0.331    Receiver/ADCInFace/n_0_temp1_reg[11]
    SLICE_X34Y24         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.815    -0.875    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[11]/C
                         clock pessimism              0.274    -0.600    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.052    -0.548    Receiver/ADCInFace/convertedValue_reg[11]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.299%)  route 0.150ns (47.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y25                                                      r  Receiver/ADCInFace/temp1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  Receiver/ADCInFace/temp1_reg[1]/Q
                         net (fo=2, routed)           0.150    -0.319    Receiver/ADCInFace/n_0_temp1_reg[1]
    SLICE_X34Y24         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.815    -0.875    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
                         clock pessimism              0.274    -0.600    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.063    -0.537    Receiver/ADCInFace/convertedValue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.310%)  route 0.150ns (47.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y25                                                      r  Receiver/ADCInFace/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  Receiver/ADCInFace/temp1_reg[0]/Q
                         net (fo=2, routed)           0.150    -0.319    Receiver/ADCInFace/n_0_temp1_reg[0]
    SLICE_X34Y24         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.815    -0.875    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
                         clock pessimism              0.274    -0.600    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.059    -0.541    Receiver/ADCInFace/convertedValue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y25                                                      r  Receiver/ADCInFace/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  Receiver/ADCInFace/temp1_reg[0]/Q
                         net (fo=2, routed)           0.122    -0.346    Receiver/ADCInFace/n_0_temp1_reg[0]
    SLICE_X34Y25         FDRE                                         r  Receiver/ADCInFace/temp1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.815    -0.875    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y25                                                      r  Receiver/ADCInFace/temp1_reg[1]/C
                         clock pessimism              0.242    -0.632    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.063    -0.569    Receiver/ADCInFace/temp1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y25                                                      r  Receiver/ADCInFace/temp1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  Receiver/ADCInFace/temp1_reg[2]/Q
                         net (fo=2, routed)           0.124    -0.344    Receiver/ADCInFace/n_0_temp1_reg[2]
    SLICE_X34Y25         FDRE                                         r  Receiver/ADCInFace/temp1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.815    -0.875    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y25                                                      r  Receiver/ADCInFace/temp1_reg[3]/C
                         clock pessimism              0.242    -0.632    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.060    -0.572    Receiver/ADCInFace/temp1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.025%)  route 0.329ns (69.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.553    -0.628    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X36Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          0.329    -0.159    Receiver/ADCInFace/currentState[1]
    SLICE_X34Y24         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.815    -0.875    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
                         clock pessimism              0.503    -0.371    
    SLICE_X34Y24         FDRE (Hold_fdre_C_CE)       -0.016    -0.387    Receiver/ADCInFace/convertedValue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_MMCM
Waveform:           { 0 25 }
Period:             50.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                  
Min Period        n/a     BUFG/I              n/a            2.155     50.000  47.845   BUFGCTRL_X0Y0    SPIClkGenerator/U0/clkout2_buf/I                     
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     50.000  48.751   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1             
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X34Y24     Receiver/ADCInFace/convertedValue_reg[0]/C           
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X34Y23     Receiver/ADCInFace/convertedValue_reg[10]/C          
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X34Y24     Receiver/ADCInFace/convertedValue_reg[11]/C          
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X34Y24     Receiver/ADCInFace/convertedValue_reg[1]/C           
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X34Y23     Receiver/ADCInFace/convertedValue_reg[2]/C           
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X34Y24     Receiver/ADCInFace/convertedValue_reg[3]/C           
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X34Y23     Receiver/ADCInFace/convertedValue_reg[4]/C           
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X38Y23     Receiver/ADCInFace/convertedValue_reg[5]/C           
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   50.000  163.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1             
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X34Y23     Receiver/ADCInFace/convertedValue_reg[10]/C          
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X34Y23     Receiver/ADCInFace/convertedValue_reg[2]/C           
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X34Y23     Receiver/ADCInFace/convertedValue_reg[4]/C           
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X38Y24     Receiver/ADCInFace/temp1_reg[10]/C                   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X38Y24     Receiver/ADCInFace/temp1_reg[5]/C                    
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X37Y25     Receiver/Debug_PassThroughDAC/currentState_reg[0]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X37Y25     Receiver/Debug_PassThroughDAC/currentState_reg[1]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X39Y25     Receiver/Debug_PassThroughDAC/shiftCount_reg[0]/C    
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X39Y25     Receiver/Debug_PassThroughDAC/shiftCount_reg[1]/C    
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X39Y25     Receiver/Debug_PassThroughDAC/shiftCount_reg[2]/C    
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X34Y24     Receiver/ADCInFace/convertedValue_reg[0]/C           
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X34Y23     Receiver/ADCInFace/convertedValue_reg[10]/C          
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X34Y24     Receiver/ADCInFace/convertedValue_reg[11]/C          
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X34Y24     Receiver/ADCInFace/convertedValue_reg[1]/C           
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X34Y23     Receiver/ADCInFace/convertedValue_reg[2]/C           
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X34Y24     Receiver/ADCInFace/convertedValue_reg[3]/C           
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X34Y23     Receiver/ADCInFace/convertedValue_reg[4]/C           
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X38Y23     Receiver/ADCInFace/convertedValue_reg[5]/C           
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X38Y23     Receiver/ADCInFace/convertedValue_reg[6]/C           
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X38Y23     Receiver/ADCInFace/convertedValue_reg[7]/C           



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM
  To Clock:  clkfbout_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM
Waveform:           { 0 5 }
Period:             10.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                        
Min Period  n/a     BUFG/I               n/a            2.155     10.000  7.845    BUFGCTRL_X0Y3    SPIClkGenerator/U0/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                      
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM_1
  To Clock:  clk_out1_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        3.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[32]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 4.009ns (79.388%)  route 1.041ns (20.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.041     4.185    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[32]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[32])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -4.185    
  -------------------------------------------------------------------
                         slack                                  3.150    

Slack (MET) :             3.187ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[36]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 4.009ns (79.980%)  route 1.004ns (20.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.004     4.148    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[36]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[36])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  3.187    

Slack (MET) :             3.187ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[37]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 4.009ns (79.980%)  route 1.004ns (20.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.004     4.148    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[37]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[37])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  3.187    

Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[46]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 4.009ns (80.250%)  route 0.987ns (19.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          0.987     4.131    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[46]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[46])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -4.131    
  -------------------------------------------------------------------
                         slack                                  3.204    

Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 4.009ns (80.335%)  route 0.981ns (19.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          0.981     4.125    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -4.125    
  -------------------------------------------------------------------
                         slack                                  3.209    

Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 4.009ns (80.335%)  route 0.981ns (19.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          0.981     4.125    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -4.125    
  -------------------------------------------------------------------
                         slack                                  3.209    

Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[33]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 4.009ns (82.482%)  route 0.851ns (17.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          0.851     3.995    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[33]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[33])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  3.339    

Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[35]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 4.009ns (82.482%)  route 0.851ns (17.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          0.851     3.995    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[35]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[35])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  3.339    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[39]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 4.009ns (83.122%)  route 0.814ns (16.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          0.814     3.958    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[39]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[39])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -3.958    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[44]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 4.009ns (83.122%)  route 0.814ns (16.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          0.814     3.958    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[44]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[44])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -3.958    
  -------------------------------------------------------------------
                         slack                                  3.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.564    -0.617    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y11                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/Q
                         net (fo=1, routed)           0.113    -0.376    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[7]
    SLICE_X54Y11         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.835    -0.855    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X54Y11                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism              0.250    -0.604    
    SLICE_X54Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.474    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.559    -0.622    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X55Y31                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/Q
                         net (fo=1, routed)           0.113    -0.381    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[7]
    SLICE_X54Y31         SRL16E                                       r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.828    -0.862    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X54Y31                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism              0.252    -0.609    
    SLICE_X54Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.479    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.562    -0.619    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y13                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]/Q
                         net (fo=1, routed)           0.117    -0.375    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[15]
    SLICE_X54Y12         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.833    -0.857    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X54Y12                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][15]_srl8/CLK
                         clock pessimism              0.253    -0.603    
    SLICE_X54Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129    -0.474    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_store_result/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CEC
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.278%)  route 0.095ns (36.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.562    -0.619    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_store_result/aclk
    SLICE_X54Y13                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_store_result/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_store_result/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][0]/Q
                         net (fo=1, routed)           0.095    -0.360    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/c_ce_int
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CEC
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.921    -0.768    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/aclk
    DSP48_X1Y5                                                        r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.253    -0.515    
    DSP48_X1Y5           DSP48E1 (Hold_dsp48e1_CLK_CEC)
                                                      0.044    -0.471    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][5]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.566    -0.615    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X57Y11                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.487 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[5]/Q
                         net (fo=1, routed)           0.059    -0.428    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[5]
    SLICE_X56Y11         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][5]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.835    -0.855    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X56Y11                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][5]_srl8/CLK
                         clock pessimism              0.252    -0.602    
    SLICE_X56Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062    -0.540    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][5]_srl8
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.565    -0.616    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X57Y12                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/Q
                         net (fo=1, routed)           0.059    -0.429    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[9]
    SLICE_X56Y12         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.833    -0.857    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X56Y12                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/CLK
                         clock pessimism              0.253    -0.603    
    SLICE_X56Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.547    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.561    -0.620    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y33                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/Q
                         net (fo=1, routed)           0.056    -0.423    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]
    SLICE_X55Y33         FDRE                                         r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.830    -0.860    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y33                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X55Y33         FDRE (Hold_fdre_C_D)         0.078    -0.542    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.564    -0.617    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y11                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.420    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]
    SLICE_X55Y11         FDRE                                         r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.835    -0.855    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y11                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
                         clock pessimism              0.237    -0.617    
    SLICE_X55Y11         FDRE (Hold_fdre_C_D)         0.078    -0.539    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.560    -0.621    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X57Y30                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.424    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]
    SLICE_X57Y30         FDRE                                         r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.827    -0.863    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X57Y30                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
                         clock pessimism              0.241    -0.621    
    SLICE_X57Y30         FDRE (Hold_fdre_C_D)         0.078    -0.543    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.563    -0.618    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y12                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/Q
                         net (fo=1, routed)           0.056    -0.421    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]
    SLICE_X55Y12         FDRE                                         r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.833    -0.857    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y12                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X55Y12         FDRE (Hold_fdre_C_D)         0.078    -0.540    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MMCM_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                                                                                                                                         
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y8       Receiver/CarriageRecoveryLoop/x2_ploop_reg/CLK                                                                                                                                                                                                                                              
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y13      Receiver/CarriageRecoveryLoop/yI_reg/CLK                                                                                                                                                                                                                                                    
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y15      Receiver/CarriageRecoveryLoop/yQ_reg/CLK                                                                                                                                                                                                                                                    
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X1Y9       Transmitter/QPSK_Modulator/qpskSignal_reg/CLK                                                                                                                                                                                                                                               
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056    RAMB18_X2Y6      Transmitter/CharacterToIQ/CharBuffer/CharacterFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056    RAMB18_X2Y6      Transmitter/CharacterToIQ/CharBuffer/CharacterFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y11     Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK                                                                                                                            
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y11     Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKBWRCLK                                                                                                                            
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y10     Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK                                                                                                                            
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y10     Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKBWRCLK                                                                                                                            
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0                                                                                                                                                                                                                                                    
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y27     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_14_14/DP/CLK                                                                                                                                           
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y27     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_14_14/SP/CLK                                                                                                                                           
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y27     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_15_15/DP/CLK                                                                                                                                           
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y27     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_15_15/SP/CLK                                                                                                                                           
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y27     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_16_16/DP/CLK                                                                                                                                           
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y27     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_16_16/SP/CLK                                                                                                                                           
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y27     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_17_17/DP/CLK                                                                                                                                           
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y27     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_17_17/SP/CLK                                                                                                                                           
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_18_18/DP/CLK                                                                                                                                           
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_18_18/SP/CLK                                                                                                                                           
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_18_18/DP/CLK                                                                                                                                           
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_18_18/SP/CLK                                                                                                                                           
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_19_19/DP/CLK                                                                                                                                           
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_19_19/SP/CLK                                                                                                                                           
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_20_20/DP/CLK                                                                                                                                           
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_20_20/SP/CLK                                                                                                                                           
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_21_21/DP/CLK                                                                                                                                           
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_21_21/SP/CLK                                                                                                                                           
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y28     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_22_22/DP/CLK                                                                                                                                           
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y28     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_22_22/SP/CLK                                                                                                                                           



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM_1
  To Clock:  clk_out2_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack       46.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.807ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.642ns (21.251%)  route 2.379ns (78.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 48.433 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.544    -0.968    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           2.379     1.930    Receiver/Debug_PassThroughDAC/Q[1]
    SLICE_X36Y24         LUT6 (Prop_lut6_I2_O)        0.124     2.054 r  Receiver/Debug_PassThroughDAC/tempBuffer[1]_i_1/O
                         net (fo=1, routed)           0.000     2.054    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[1]_i_1
    SLICE_X36Y24         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.428    48.433    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X36Y24                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/C
                         clock pessimism              0.492    48.924    
                         clock uncertainty           -0.094    48.830    
    SLICE_X36Y24         FDRE (Setup_fdre_C_D)        0.031    48.861    Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                         48.861    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                 46.807    

Slack (MET) :             46.872ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.580ns (23.249%)  route 1.915ns (76.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 48.432 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.545    -0.967    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X37Y25                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.511 f  Receiver/Debug_PassThroughDAC/currentState_reg[0]/Q
                         net (fo=20, routed)          1.213     0.703    Receiver/Debug_PassThroughDAC/currentState_0[0]
    SLICE_X37Y24         LUT2 (Prop_lut2_I1_O)        0.124     0.827 r  Receiver/Debug_PassThroughDAC/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.702     1.528    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[15]_i_1
    SLICE_X35Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.427    48.432    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X35Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]/C
                         clock pessimism              0.492    48.923    
                         clock uncertainty           -0.094    48.829    
    SLICE_X35Y25         FDRE (Setup_fdre_C_R)       -0.429    48.400    Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]
  -------------------------------------------------------------------
                         required time                         48.400    
                         arrival time                          -1.528    
  -------------------------------------------------------------------
                         slack                                 46.872    

Slack (MET) :             46.872ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.580ns (23.249%)  route 1.915ns (76.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 48.432 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.545    -0.967    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X37Y25                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.511 f  Receiver/Debug_PassThroughDAC/currentState_reg[0]/Q
                         net (fo=20, routed)          1.213     0.703    Receiver/Debug_PassThroughDAC/currentState_0[0]
    SLICE_X37Y24         LUT2 (Prop_lut2_I1_O)        0.124     0.827 r  Receiver/Debug_PassThroughDAC/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.702     1.528    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[15]_i_1
    SLICE_X35Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.427    48.432    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X35Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]/C
                         clock pessimism              0.492    48.923    
                         clock uncertainty           -0.094    48.829    
    SLICE_X35Y25         FDRE (Setup_fdre_C_R)       -0.429    48.400    Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]
  -------------------------------------------------------------------
                         required time                         48.400    
                         arrival time                          -1.528    
  -------------------------------------------------------------------
                         slack                                 46.872    

Slack (MET) :             47.002ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.773ns (32.977%)  route 1.571ns (67.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.551    -0.961    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.483 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.720     0.237    Transmitter/DACInterface/currentState[1]
    SLICE_X51Y24         LUT2 (Prop_lut2_I0_O)        0.295     0.532 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.851     1.384    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X52Y25         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y25                                                      r  Transmitter/DACInterface/tempBuffer_reg[12]/C
                         clock pessimism              0.564    49.003    
                         clock uncertainty           -0.094    48.909    
    SLICE_X52Y25         FDRE (Setup_fdre_C_R)       -0.524    48.385    Transmitter/DACInterface/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                         48.385    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                 47.002    

Slack (MET) :             47.002ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.773ns (32.977%)  route 1.571ns (67.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.551    -0.961    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.483 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.720     0.237    Transmitter/DACInterface/currentState[1]
    SLICE_X51Y24         LUT2 (Prop_lut2_I0_O)        0.295     0.532 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.851     1.384    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X52Y25         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y25                                                      r  Transmitter/DACInterface/tempBuffer_reg[13]/C
                         clock pessimism              0.564    49.003    
                         clock uncertainty           -0.094    48.909    
    SLICE_X52Y25         FDRE (Setup_fdre_C_R)       -0.524    48.385    Transmitter/DACInterface/tempBuffer_reg[13]
  -------------------------------------------------------------------
                         required time                         48.385    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                 47.002    

Slack (MET) :             47.002ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.773ns (32.977%)  route 1.571ns (67.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.551    -0.961    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.483 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.720     0.237    Transmitter/DACInterface/currentState[1]
    SLICE_X51Y24         LUT2 (Prop_lut2_I0_O)        0.295     0.532 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.851     1.384    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X52Y25         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y25                                                      r  Transmitter/DACInterface/tempBuffer_reg[14]/C
                         clock pessimism              0.564    49.003    
                         clock uncertainty           -0.094    48.909    
    SLICE_X52Y25         FDRE (Setup_fdre_C_R)       -0.524    48.385    Transmitter/DACInterface/tempBuffer_reg[14]
  -------------------------------------------------------------------
                         required time                         48.385    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                 47.002    

Slack (MET) :             47.002ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.773ns (32.977%)  route 1.571ns (67.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.551    -0.961    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.483 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.720     0.237    Transmitter/DACInterface/currentState[1]
    SLICE_X51Y24         LUT2 (Prop_lut2_I0_O)        0.295     0.532 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.851     1.384    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X52Y25         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y25                                                      r  Transmitter/DACInterface/tempBuffer_reg[15]/C
                         clock pessimism              0.564    49.003    
                         clock uncertainty           -0.094    48.909    
    SLICE_X52Y25         FDRE (Setup_fdre_C_R)       -0.524    48.385    Transmitter/DACInterface/tempBuffer_reg[15]
  -------------------------------------------------------------------
                         required time                         48.385    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                 47.002    

Slack (MET) :             47.034ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.897ns (30.423%)  route 2.051ns (69.577%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.551    -0.961    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.483 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.758     0.275    Transmitter/DACInterface/currentState[1]
    SLICE_X51Y24         LUT5 (Prop_lut5_I0_O)        0.295     0.570 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.293     1.864    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X50Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.988 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.988    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X50Y24         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.600    49.039    
                         clock uncertainty           -0.094    48.945    
    SLICE_X50Y24         FDRE (Setup_fdre_C_D)        0.077    49.022    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         49.022    
                         arrival time                          -1.988    
  -------------------------------------------------------------------
                         slack                                 47.034    

Slack (MET) :             47.049ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.923ns (31.032%)  route 2.051ns (68.968%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.551    -0.961    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.483 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.758     0.275    Transmitter/DACInterface/currentState[1]
    SLICE_X51Y24         LUT5 (Prop_lut5_I0_O)        0.295     0.570 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.293     1.864    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X50Y24         LUT5 (Prop_lut5_I0_O)        0.150     2.014 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     2.014    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X50Y24         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.600    49.039    
                         clock uncertainty           -0.094    48.945    
    SLICE_X50Y24         FDRE (Setup_fdre_C_D)        0.118    49.063    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         49.063    
                         arrival time                          -2.014    
  -------------------------------------------------------------------
                         slack                                 47.049    

Slack (MET) :             47.079ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/shiftCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.773ns (32.726%)  route 1.589ns (67.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.551    -0.961    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.483 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          1.057     0.575    Transmitter/DACInterface/currentState[1]
    SLICE_X49Y23         LUT2 (Prop_lut2_I1_O)        0.295     0.870 r  Transmitter/DACInterface/shiftCount[3]_i_1/O
                         net (fo=4, routed)           0.532     1.402    Transmitter/DACInterface/parallelLoadEn
    SLICE_X48Y23         FDRE                                         r  Transmitter/DACInterface/shiftCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X48Y23                                                      r  Transmitter/DACInterface/shiftCount_reg[0]/C
                         clock pessimism              0.564    49.004    
                         clock uncertainty           -0.094    48.910    
    SLICE_X48Y23         FDRE (Setup_fdre_C_R)       -0.429    48.481    Transmitter/DACInterface/shiftCount_reg[0]
  -------------------------------------------------------------------
                         required time                         48.481    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                 47.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.554    -0.627    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  Transmitter/DACInterface/tempBuffer_reg[7]/Q
                         net (fo=1, routed)           0.096    -0.390    Transmitter/DACInterface/tempBuffer[7]
    SLICE_X53Y23         LUT4 (Prop_lut4_I3_O)        0.045    -0.345 r  Transmitter/DACInterface/tempBuffer[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.345    Transmitter/DACInterface/p_1_in[8]
    SLICE_X53Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[8]/C
                         clock pessimism              0.253    -0.614    
    SLICE_X53Y23         FDRE (Hold_fdre_C_D)         0.091    -0.523    Transmitter/DACInterface/tempBuffer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.259%)  route 0.145ns (50.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.550    -0.631    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X37Y24                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/Q
                         net (fo=1, routed)           0.145    -0.345    Receiver/Debug_PassThroughDAC/n_0_tempBuffer_reg[11]
    SLICE_X36Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.816    -0.874    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X36Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/C
                         clock pessimism              0.274    -0.599    
    SLICE_X36Y25         FDRE (Hold_fdre_C_D)         0.070    -0.529    Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.554    -0.627    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  Transmitter/DACInterface/tempBuffer_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.445    Transmitter/DACInterface/tempBuffer[3]
    SLICE_X51Y23         LUT4 (Prop_lut4_I3_O)        0.099    -0.346 r  Transmitter/DACInterface/tempBuffer[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.346    Transmitter/DACInterface/p_1_in[4]
    SLICE_X51Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[4]/C
                         clock pessimism              0.240    -0.627    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.091    -0.536    Transmitter/DACInterface/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X39Y23                                                      r  Receiver/ADCInFace/temp1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/temp1_reg[9]/Q
                         net (fo=2, routed)           0.124    -0.365    Receiver/ADCInFace/n_0_temp1_reg[9]
    SLICE_X38Y23         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.817    -0.873    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X38Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
                         clock pessimism              0.255    -0.617    
    SLICE_X38Y23         FDRE (Hold_fdre_C_D)         0.060    -0.557    Receiver/ADCInFace/convertedValue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.416%)  route 0.137ns (45.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y25                                                      r  Receiver/ADCInFace/temp1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  Receiver/ADCInFace/temp1_reg[11]/Q
                         net (fo=1, routed)           0.137    -0.331    Receiver/ADCInFace/n_0_temp1_reg[11]
    SLICE_X34Y24         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.815    -0.875    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[11]/C
                         clock pessimism              0.274    -0.600    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.052    -0.548    Receiver/ADCInFace/convertedValue_reg[11]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.299%)  route 0.150ns (47.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y25                                                      r  Receiver/ADCInFace/temp1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  Receiver/ADCInFace/temp1_reg[1]/Q
                         net (fo=2, routed)           0.150    -0.319    Receiver/ADCInFace/n_0_temp1_reg[1]
    SLICE_X34Y24         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.815    -0.875    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
                         clock pessimism              0.274    -0.600    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.063    -0.537    Receiver/ADCInFace/convertedValue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.310%)  route 0.150ns (47.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y25                                                      r  Receiver/ADCInFace/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  Receiver/ADCInFace/temp1_reg[0]/Q
                         net (fo=2, routed)           0.150    -0.319    Receiver/ADCInFace/n_0_temp1_reg[0]
    SLICE_X34Y24         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.815    -0.875    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
                         clock pessimism              0.274    -0.600    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.059    -0.541    Receiver/ADCInFace/convertedValue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y25                                                      r  Receiver/ADCInFace/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  Receiver/ADCInFace/temp1_reg[0]/Q
                         net (fo=2, routed)           0.122    -0.346    Receiver/ADCInFace/n_0_temp1_reg[0]
    SLICE_X34Y25         FDRE                                         r  Receiver/ADCInFace/temp1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.815    -0.875    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y25                                                      r  Receiver/ADCInFace/temp1_reg[1]/C
                         clock pessimism              0.242    -0.632    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.063    -0.569    Receiver/ADCInFace/temp1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y25                                                      r  Receiver/ADCInFace/temp1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  Receiver/ADCInFace/temp1_reg[2]/Q
                         net (fo=2, routed)           0.124    -0.344    Receiver/ADCInFace/n_0_temp1_reg[2]
    SLICE_X34Y25         FDRE                                         r  Receiver/ADCInFace/temp1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.815    -0.875    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y25                                                      r  Receiver/ADCInFace/temp1_reg[3]/C
                         clock pessimism              0.242    -0.632    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.060    -0.572    Receiver/ADCInFace/temp1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.025%)  route 0.329ns (69.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.553    -0.628    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X36Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          0.329    -0.159    Receiver/ADCInFace/currentState[1]
    SLICE_X34Y24         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.815    -0.875    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
                         clock pessimism              0.503    -0.371    
    SLICE_X34Y24         FDRE (Hold_fdre_C_CE)       -0.016    -0.387    Receiver/ADCInFace/convertedValue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_MMCM_1
Waveform:           { 0 25 }
Period:             50.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                  
Min Period        n/a     BUFG/I              n/a            2.155     50.000  47.845   BUFGCTRL_X0Y0    SPIClkGenerator/U0/clkout2_buf/I                     
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     50.000  48.751   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1             
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X34Y24     Receiver/ADCInFace/convertedValue_reg[0]/C           
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X34Y23     Receiver/ADCInFace/convertedValue_reg[10]/C          
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X34Y24     Receiver/ADCInFace/convertedValue_reg[11]/C          
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X34Y24     Receiver/ADCInFace/convertedValue_reg[1]/C           
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X34Y23     Receiver/ADCInFace/convertedValue_reg[2]/C           
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X34Y24     Receiver/ADCInFace/convertedValue_reg[3]/C           
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X34Y23     Receiver/ADCInFace/convertedValue_reg[4]/C           
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X38Y23     Receiver/ADCInFace/convertedValue_reg[5]/C           
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   50.000  163.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1             
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X34Y23     Receiver/ADCInFace/convertedValue_reg[10]/C          
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X34Y23     Receiver/ADCInFace/convertedValue_reg[2]/C           
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X34Y23     Receiver/ADCInFace/convertedValue_reg[4]/C           
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X38Y24     Receiver/ADCInFace/temp1_reg[10]/C                   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X38Y24     Receiver/ADCInFace/temp1_reg[5]/C                    
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X37Y25     Receiver/Debug_PassThroughDAC/currentState_reg[0]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X37Y25     Receiver/Debug_PassThroughDAC/currentState_reg[1]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X39Y25     Receiver/Debug_PassThroughDAC/shiftCount_reg[0]/C    
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X39Y25     Receiver/Debug_PassThroughDAC/shiftCount_reg[1]/C    
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X39Y25     Receiver/Debug_PassThroughDAC/shiftCount_reg[2]/C    
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X34Y24     Receiver/ADCInFace/convertedValue_reg[0]/C           
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X34Y23     Receiver/ADCInFace/convertedValue_reg[10]/C          
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X34Y24     Receiver/ADCInFace/convertedValue_reg[11]/C          
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X34Y24     Receiver/ADCInFace/convertedValue_reg[1]/C           
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X34Y23     Receiver/ADCInFace/convertedValue_reg[2]/C           
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X34Y24     Receiver/ADCInFace/convertedValue_reg[3]/C           
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X34Y23     Receiver/ADCInFace/convertedValue_reg[4]/C           
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X38Y23     Receiver/ADCInFace/convertedValue_reg[5]/C           
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X38Y23     Receiver/ADCInFace/convertedValue_reg[6]/C           
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X38Y23     Receiver/ADCInFace/convertedValue_reg[7]/C           



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM_1
  To Clock:  clkfbout_MMCM_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                        
Min Period  n/a     BUFG/I               n/a            2.155     10.000  7.845    BUFGCTRL_X0Y3    SPIClkGenerator/U0/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM
  To Clock:  clk_out1_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        5.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.777ns (39.935%)  route 2.673ns (60.065%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.415 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.762     3.177    Receiver/QPSK_Demodulator/RESIZE0_in[11]
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.307     3.484 r  Receiver/QPSK_Demodulator/rawI[11]_i_1/O
                         net (fo=1, routed)           0.000     3.484    Receiver/QPSK_Demodulator/n_0_rawI[11]_i_1
    SLICE_X33Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.431     8.436    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y22                                                      r  Receiver/QPSK_Demodulator/rawI_reg[11]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.218     8.616    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.031     8.647    Receiver/QPSK_Demodulator/rawI_reg[11]
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -3.484    
  -------------------------------------------------------------------
                         slack                                  5.163    

Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.777ns (41.628%)  route 2.492ns (58.372%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.415 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.581     2.996    Receiver/QPSK_Demodulator/RESIZE0_in[11]
    SLICE_X33Y24         LUT6 (Prop_lut6_I4_O)        0.307     3.303 r  Receiver/QPSK_Demodulator/rawQ[11]_i_1/O
                         net (fo=1, routed)           0.000     3.303    Receiver/QPSK_Demodulator/n_0_rawQ[11]_i_1
    SLICE_X33Y24         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.428     8.433    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y24                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[11]/C
                         clock pessimism              0.398     8.831    
                         clock uncertainty           -0.218     8.613    
    SLICE_X33Y24         FDRE (Setup_fdre_C_D)        0.029     8.642    Receiver/QPSK_Demodulator/rawQ_reg[11]
  -------------------------------------------------------------------
                         required time                          8.642    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             5.393ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 1.669ns (39.559%)  route 2.550ns (60.441%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.319 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.639     2.958    Receiver/QPSK_Demodulator/RESIZE0_in[8]
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.295     3.253 r  Receiver/QPSK_Demodulator/rawI[8]_i_1/O
                         net (fo=1, routed)           0.000     3.253    Receiver/QPSK_Demodulator/n_0_rawI[8]_i_1
    SLICE_X35Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y22                                                      r  Receiver/QPSK_Demodulator/rawI_reg[8]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.218     8.615    
    SLICE_X35Y22         FDRE (Setup_fdre_C_D)        0.031     8.646    Receiver/QPSK_Demodulator/rawI_reg[8]
  -------------------------------------------------------------------
                         required time                          8.646    
                         arrival time                          -3.253    
  -------------------------------------------------------------------
                         slack                                  5.393    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 1.695ns (40.332%)  route 2.508ns (59.668%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.339 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.597     2.936    Receiver/QPSK_Demodulator/RESIZE0_in[10]
    SLICE_X33Y23         LUT6 (Prop_lut6_I4_O)        0.301     3.237 r  Receiver/QPSK_Demodulator/rawQ[10]_i_1/O
                         net (fo=1, routed)           0.000     3.237    Receiver/QPSK_Demodulator/n_0_rawQ[10]_i_1
    SLICE_X33Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[10]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.218     8.615    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.031     8.646    Receiver/QPSK_Demodulator/rawQ_reg[10]
  -------------------------------------------------------------------
                         required time                          8.646    
                         arrival time                          -3.237    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.784ns (42.951%)  route 2.370ns (57.049%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.423 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.459     2.882    Receiver/QPSK_Demodulator/RESIZE0_in[9]
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.306     3.188 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     3.188    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X33Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.431     8.436    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y22                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.218     8.616    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.032     8.648    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 1.784ns (43.003%)  route 2.365ns (56.997%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.423 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.454     2.877    Receiver/QPSK_Demodulator/RESIZE0_in[9]
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.306     3.183 r  Receiver/QPSK_Demodulator/rawI[9]_i_1/O
                         net (fo=1, routed)           0.000     3.183    Receiver/QPSK_Demodulator/n_0_rawI[9]_i_1
    SLICE_X33Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.431     8.436    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y22                                                      r  Receiver/QPSK_Demodulator/rawI_reg[9]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.218     8.616    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.031     8.647    Receiver/QPSK_Demodulator/rawI_reg[9]
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -3.183    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 1.695ns (41.650%)  route 2.375ns (58.350%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.339 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.464     2.803    Receiver/QPSK_Demodulator/RESIZE0_in[10]
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.301     3.104 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     3.104    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X33Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.431     8.436    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y22                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.218     8.616    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.029     8.645    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                          8.645    
                         arrival time                          -3.104    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 1.669ns (41.312%)  route 2.371ns (58.688%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.319 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.460     2.779    Receiver/QPSK_Demodulator/RESIZE0_in[8]
    SLICE_X33Y23         LUT6 (Prop_lut6_I4_O)        0.295     3.074 r  Receiver/QPSK_Demodulator/rawQ[8]_i_1/O
                         net (fo=1, routed)           0.000     3.074    Receiver/QPSK_Demodulator/n_0_rawQ[8]_i_1
    SLICE_X33Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[8]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.218     8.615    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.032     8.647    Receiver/QPSK_Demodulator/rawQ_reg[8]
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 1.557ns (39.731%)  route 2.362ns (60.269%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     2.195 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.451     2.646    Receiver/QPSK_Demodulator/RESIZE0_in[7]
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.307     2.953 r  Receiver/QPSK_Demodulator/rawI[7]_i_1/O
                         net (fo=1, routed)           0.000     2.953    Receiver/QPSK_Demodulator/n_0_rawI[7]_i_1
    SLICE_X35Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y22                                                      r  Receiver/QPSK_Demodulator/rawI_reg[7]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.218     8.615    
    SLICE_X35Y22         FDRE (Setup_fdre_C_D)        0.029     8.644    Receiver/QPSK_Demodulator/rawI_reg[7]
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -2.953    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 1.487ns (38.563%)  route 2.369ns (61.437%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     2.131 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.458     2.589    Receiver/QPSK_Demodulator/RESIZE0_in[6]
    SLICE_X32Y22         LUT6 (Prop_lut6_I4_O)        0.301     2.890 r  Receiver/QPSK_Demodulator/rawQ[6]_i_1/O
                         net (fo=1, routed)           0.000     2.890    Receiver/QPSK_Demodulator/n_0_rawQ[6]_i_1
    SLICE_X32Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.431     8.436    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y22                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[6]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.218     8.616    
    SLICE_X32Y22         FDRE (Setup_fdre_C_D)        0.029     8.645    Receiver/QPSK_Demodulator/rawQ_reg[6]
  -------------------------------------------------------------------
                         required time                          8.645    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                  5.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.382ns (48.132%)  route 0.412ns (51.868%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X38Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.466 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           0.249    -0.217    Receiver/ADCInFace/Q[6]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.045    -0.172 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000    -0.172    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.107 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.163     0.055    Receiver/QPSK_Demodulator/RESIZE0_in[6]
    SLICE_X33Y21         LUT6 (Prop_lut6_I0_O)        0.108     0.163 r  Receiver/QPSK_Demodulator/rawI[6]_i_1/O
                         net (fo=1, routed)           0.000     0.163    Receiver/QPSK_Demodulator/n_0_rawI[6]_i_1
    SLICE_X33Y21         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.820    -0.870    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y21                                                      r  Receiver/QPSK_Demodulator/rawI_reg[6]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.218    -0.096    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.092    -0.004    Receiver/QPSK_Demodulator/rawI_reg[6]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.209ns (26.272%)  route 0.587ns (73.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           0.587     0.118    Receiver/QPSK_Demodulator/Q[3]
    SLICE_X35Y21         LUT6 (Prop_lut6_I2_O)        0.045     0.163 r  Receiver/QPSK_Demodulator/rawQ[3]_i_1/O
                         net (fo=1, routed)           0.000     0.163    Receiver/QPSK_Demodulator/n_0_rawQ[3]_i_1
    SLICE_X35Y21         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.819    -0.871    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y21                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[3]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.097    
    SLICE_X35Y21         FDRE (Hold_fdre_C_D)         0.092    -0.005    Receiver/QPSK_Demodulator/rawQ_reg[3]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.209ns (26.317%)  route 0.585ns (73.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.468 f  Receiver/ADCInFace/convertedValue_reg[11]/Q
                         net (fo=4, routed)           0.585     0.117    Receiver/QPSK_Demodulator/Q[11]
    SLICE_X33Y24         LUT6 (Prop_lut6_I2_O)        0.045     0.162 r  Receiver/QPSK_Demodulator/rawQ[11]_i_1/O
                         net (fo=1, routed)           0.000     0.162    Receiver/QPSK_Demodulator/n_0_rawQ[11]_i_1
    SLICE_X33Y24         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.816    -0.874    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y24                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[11]/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.218    -0.100    
    SLICE_X33Y24         FDRE (Hold_fdre_C_D)         0.091    -0.009    Receiver/QPSK_Demodulator/rawQ_reg[11]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.209ns (26.116%)  route 0.591ns (73.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.550    -0.631    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  Receiver/ADCInFace/convertedValue_reg[2]/Q
                         net (fo=4, routed)           0.591     0.124    Receiver/QPSK_Demodulator/Q[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I2_O)        0.045     0.169 r  Receiver/QPSK_Demodulator/rawQ[2]_i_1/O
                         net (fo=1, routed)           0.000     0.169    Receiver/QPSK_Demodulator/n_0_rawQ[2]_i_1
    SLICE_X33Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.817    -0.873    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[2]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.218    -0.099    
    SLICE_X33Y23         FDRE (Hold_fdre_C_D)         0.092    -0.007    Receiver/QPSK_Demodulator/rawQ_reg[2]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.421ns (52.695%)  route 0.378ns (47.305%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X38Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.466 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           0.249    -0.217    Receiver/ADCInFace/Q[6]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.045    -0.172 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000    -0.172    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101    -0.071 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.129     0.058    Receiver/QPSK_Demodulator/RESIZE0_in[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.111     0.169 r  Receiver/QPSK_Demodulator/rawQ[7]_i_1/O
                         net (fo=1, routed)           0.000     0.169    Receiver/QPSK_Demodulator/n_0_rawQ[7]_i_1
    SLICE_X35Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.816    -0.874    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[7]/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.218    -0.100    
    SLICE_X35Y23         FDRE (Hold_fdre_C_D)         0.092    -0.008    Receiver/QPSK_Demodulator/rawQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.382ns (47.393%)  route 0.424ns (52.607%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X38Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.466 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           0.249    -0.217    Receiver/ADCInFace/Q[6]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.045    -0.172 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000    -0.172    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.107 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.175     0.068    Receiver/QPSK_Demodulator/RESIZE0_in[6]
    SLICE_X32Y22         LUT6 (Prop_lut6_I4_O)        0.108     0.176 r  Receiver/QPSK_Demodulator/rawQ[6]_i_1/O
                         net (fo=1, routed)           0.000     0.176    Receiver/QPSK_Demodulator/n_0_rawQ[6]_i_1
    SLICE_X32Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.819    -0.871    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y22                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[6]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.097    
    SLICE_X32Y22         FDRE (Hold_fdre_C_D)         0.091    -0.006    Receiver/QPSK_Demodulator/rawQ_reg[6]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.246ns (30.453%)  route 0.562ns (69.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X38Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.148    -0.482 r  Receiver/ADCInFace/convertedValue_reg[9]/Q
                         net (fo=4, routed)           0.562     0.079    Receiver/QPSK_Demodulator/Q[9]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.098     0.177 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     0.177    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X33Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.819    -0.871    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y22                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.097    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.092    -0.005    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.246ns (30.415%)  route 0.563ns (69.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X38Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.148    -0.482 r  Receiver/ADCInFace/convertedValue_reg[9]/Q
                         net (fo=4, routed)           0.563     0.080    Receiver/QPSK_Demodulator/Q[9]
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.098     0.178 r  Receiver/QPSK_Demodulator/rawI[9]_i_1/O
                         net (fo=1, routed)           0.000     0.178    Receiver/QPSK_Demodulator/n_0_rawI[9]_i_1
    SLICE_X33Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.819    -0.871    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y22                                                      r  Receiver/QPSK_Demodulator/rawI_reg[9]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.097    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.092    -0.005    Receiver/QPSK_Demodulator/rawI_reg[9]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.209ns (25.651%)  route 0.606ns (74.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  Receiver/ADCInFace/convertedValue_reg[0]/Q
                         net (fo=4, routed)           0.606     0.137    Receiver/QPSK_Demodulator/Q[0]
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.045     0.182 r  Receiver/QPSK_Demodulator/rawI[0]_i_1/O
                         net (fo=1, routed)           0.000     0.182    Receiver/QPSK_Demodulator/n_0_rawI[0]_i_1
    SLICE_X33Y21         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.820    -0.870    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y21                                                      r  Receiver/QPSK_Demodulator/rawI_reg[0]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.218    -0.096    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.092    -0.004    Receiver/QPSK_Demodulator/rawI_reg[0]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.209ns (25.648%)  route 0.606ns (74.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.550    -0.631    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  Receiver/ADCInFace/convertedValue_reg[10]/Q
                         net (fo=4, routed)           0.606     0.138    Receiver/QPSK_Demodulator/Q[10]
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.045     0.183 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     0.183    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X33Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.819    -0.871    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y22                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.097    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.091    -0.006    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM_1
  To Clock:  clk_out1_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        3.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[32]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 4.009ns (79.388%)  route 1.041ns (20.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.041     4.185    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[32]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[32])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -4.185    
  -------------------------------------------------------------------
                         slack                                  3.149    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[36]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 4.009ns (79.980%)  route 1.004ns (20.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.004     4.148    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[36]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[36])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[37]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 4.009ns (79.980%)  route 1.004ns (20.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.004     4.148    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[37]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[37])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.203ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[46]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 4.009ns (80.250%)  route 0.987ns (19.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          0.987     4.131    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[46]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[46])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -4.131    
  -------------------------------------------------------------------
                         slack                                  3.203    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 4.009ns (80.335%)  route 0.981ns (19.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          0.981     4.125    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -4.125    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 4.009ns (80.335%)  route 0.981ns (19.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          0.981     4.125    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -4.125    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[33]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 4.009ns (82.482%)  route 0.851ns (17.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          0.851     3.995    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[33]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[33])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  3.338    

Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[35]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 4.009ns (82.482%)  route 0.851ns (17.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          0.851     3.995    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[35]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[35])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  3.338    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[39]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 4.009ns (83.122%)  route 0.814ns (16.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          0.814     3.958    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[39]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[39])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -3.958    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[44]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 4.009ns (83.122%)  route 0.814ns (16.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          0.814     3.958    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[44]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[44])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -3.958    
  -------------------------------------------------------------------
                         slack                                  3.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.564    -0.617    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y11                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/Q
                         net (fo=1, routed)           0.113    -0.376    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[7]
    SLICE_X54Y11         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.835    -0.855    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X54Y11                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism              0.250    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X54Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.400    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.559    -0.622    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X55Y31                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/Q
                         net (fo=1, routed)           0.113    -0.381    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[7]
    SLICE_X54Y31         SRL16E                                       r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.828    -0.862    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X54Y31                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism              0.252    -0.609    
                         clock uncertainty            0.074    -0.535    
    SLICE_X54Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.405    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.562    -0.619    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y13                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]/Q
                         net (fo=1, routed)           0.117    -0.375    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[15]
    SLICE_X54Y12         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.833    -0.857    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X54Y12                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][15]_srl8/CLK
                         clock pessimism              0.253    -0.603    
                         clock uncertainty            0.074    -0.529    
    SLICE_X54Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129    -0.400    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_store_result/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CEC
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.278%)  route 0.095ns (36.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.562    -0.619    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_store_result/aclk
    SLICE_X54Y13                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_store_result/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_store_result/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][0]/Q
                         net (fo=1, routed)           0.095    -0.360    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/c_ce_int
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CEC
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.921    -0.768    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/aclk
    DSP48_X1Y5                                                        r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.253    -0.515    
                         clock uncertainty            0.074    -0.440    
    DSP48_X1Y5           DSP48E1 (Hold_dsp48e1_CLK_CEC)
                                                      0.044    -0.396    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][5]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.566    -0.615    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X57Y11                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.487 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[5]/Q
                         net (fo=1, routed)           0.059    -0.428    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[5]
    SLICE_X56Y11         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][5]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.835    -0.855    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X56Y11                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][5]_srl8/CLK
                         clock pessimism              0.252    -0.602    
                         clock uncertainty            0.074    -0.528    
    SLICE_X56Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062    -0.466    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][5]_srl8
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.565    -0.616    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X57Y12                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/Q
                         net (fo=1, routed)           0.059    -0.429    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[9]
    SLICE_X56Y12         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.833    -0.857    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X56Y12                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/CLK
                         clock pessimism              0.253    -0.603    
                         clock uncertainty            0.074    -0.529    
    SLICE_X56Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.473    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.561    -0.620    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y33                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/Q
                         net (fo=1, routed)           0.056    -0.423    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]
    SLICE_X55Y33         FDRE                                         r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.830    -0.860    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y33                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X55Y33         FDRE (Hold_fdre_C_D)         0.078    -0.468    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.564    -0.617    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y11                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.420    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]
    SLICE_X55Y11         FDRE                                         r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.835    -0.855    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y11                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
                         clock pessimism              0.237    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X55Y11         FDRE (Hold_fdre_C_D)         0.078    -0.465    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.560    -0.621    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X57Y30                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.424    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]
    SLICE_X57Y30         FDRE                                         r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.827    -0.863    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X57Y30                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
                         clock pessimism              0.241    -0.621    
                         clock uncertainty            0.074    -0.547    
    SLICE_X57Y30         FDRE (Hold_fdre_C_D)         0.078    -0.469    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.563    -0.618    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y12                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/Q
                         net (fo=1, routed)           0.056    -0.421    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]
    SLICE_X55Y12         FDRE                                         r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.833    -0.857    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y12                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X55Y12         FDRE (Hold_fdre_C_D)         0.078    -0.466    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.044    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM_1
  To Clock:  clk_out1_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        5.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.777ns (39.935%)  route 2.673ns (60.065%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.415 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.762     3.177    Receiver/QPSK_Demodulator/RESIZE0_in[11]
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.307     3.484 r  Receiver/QPSK_Demodulator/rawI[11]_i_1/O
                         net (fo=1, routed)           0.000     3.484    Receiver/QPSK_Demodulator/n_0_rawI[11]_i_1
    SLICE_X33Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.431     8.436    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y22                                                      r  Receiver/QPSK_Demodulator/rawI_reg[11]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.214     8.620    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.031     8.651    Receiver/QPSK_Demodulator/rawI_reg[11]
  -------------------------------------------------------------------
                         required time                          8.651    
                         arrival time                          -3.484    
  -------------------------------------------------------------------
                         slack                                  5.167    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.777ns (41.628%)  route 2.492ns (58.372%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.415 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.581     2.996    Receiver/QPSK_Demodulator/RESIZE0_in[11]
    SLICE_X33Y24         LUT6 (Prop_lut6_I4_O)        0.307     3.303 r  Receiver/QPSK_Demodulator/rawQ[11]_i_1/O
                         net (fo=1, routed)           0.000     3.303    Receiver/QPSK_Demodulator/n_0_rawQ[11]_i_1
    SLICE_X33Y24         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.428     8.433    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y24                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[11]/C
                         clock pessimism              0.398     8.831    
                         clock uncertainty           -0.214     8.617    
    SLICE_X33Y24         FDRE (Setup_fdre_C_D)        0.029     8.646    Receiver/QPSK_Demodulator/rawQ_reg[11]
  -------------------------------------------------------------------
                         required time                          8.646    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 1.669ns (39.559%)  route 2.550ns (60.441%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.319 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.639     2.958    Receiver/QPSK_Demodulator/RESIZE0_in[8]
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.295     3.253 r  Receiver/QPSK_Demodulator/rawI[8]_i_1/O
                         net (fo=1, routed)           0.000     3.253    Receiver/QPSK_Demodulator/n_0_rawI[8]_i_1
    SLICE_X35Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y22                                                      r  Receiver/QPSK_Demodulator/rawI_reg[8]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.214     8.619    
    SLICE_X35Y22         FDRE (Setup_fdre_C_D)        0.031     8.650    Receiver/QPSK_Demodulator/rawI_reg[8]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -3.253    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 1.695ns (40.332%)  route 2.508ns (59.668%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.339 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.597     2.936    Receiver/QPSK_Demodulator/RESIZE0_in[10]
    SLICE_X33Y23         LUT6 (Prop_lut6_I4_O)        0.301     3.237 r  Receiver/QPSK_Demodulator/rawQ[10]_i_1/O
                         net (fo=1, routed)           0.000     3.237    Receiver/QPSK_Demodulator/n_0_rawQ[10]_i_1
    SLICE_X33Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[10]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.214     8.619    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.031     8.650    Receiver/QPSK_Demodulator/rawQ_reg[10]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -3.237    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.784ns (42.951%)  route 2.370ns (57.049%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.423 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.459     2.882    Receiver/QPSK_Demodulator/RESIZE0_in[9]
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.306     3.188 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     3.188    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X33Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.431     8.436    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y22                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.214     8.620    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.032     8.652    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                          8.652    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 1.784ns (43.003%)  route 2.365ns (56.997%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.423 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.454     2.877    Receiver/QPSK_Demodulator/RESIZE0_in[9]
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.306     3.183 r  Receiver/QPSK_Demodulator/rawI[9]_i_1/O
                         net (fo=1, routed)           0.000     3.183    Receiver/QPSK_Demodulator/n_0_rawI[9]_i_1
    SLICE_X33Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.431     8.436    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y22                                                      r  Receiver/QPSK_Demodulator/rawI_reg[9]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.214     8.620    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.031     8.651    Receiver/QPSK_Demodulator/rawI_reg[9]
  -------------------------------------------------------------------
                         required time                          8.651    
                         arrival time                          -3.183    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 1.695ns (41.650%)  route 2.375ns (58.350%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.339 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.464     2.803    Receiver/QPSK_Demodulator/RESIZE0_in[10]
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.301     3.104 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     3.104    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X33Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.431     8.436    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y22                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.214     8.620    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.029     8.649    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -3.104    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 1.669ns (41.312%)  route 2.371ns (58.688%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.319 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.460     2.779    Receiver/QPSK_Demodulator/RESIZE0_in[8]
    SLICE_X33Y23         LUT6 (Prop_lut6_I4_O)        0.295     3.074 r  Receiver/QPSK_Demodulator/rawQ[8]_i_1/O
                         net (fo=1, routed)           0.000     3.074    Receiver/QPSK_Demodulator/n_0_rawQ[8]_i_1
    SLICE_X33Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[8]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.214     8.619    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.032     8.651    Receiver/QPSK_Demodulator/rawQ_reg[8]
  -------------------------------------------------------------------
                         required time                          8.651    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 1.557ns (39.731%)  route 2.362ns (60.269%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     2.195 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.451     2.646    Receiver/QPSK_Demodulator/RESIZE0_in[7]
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.307     2.953 r  Receiver/QPSK_Demodulator/rawI[7]_i_1/O
                         net (fo=1, routed)           0.000     2.953    Receiver/QPSK_Demodulator/n_0_rawI[7]_i_1
    SLICE_X35Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y22                                                      r  Receiver/QPSK_Demodulator/rawI_reg[7]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.214     8.619    
    SLICE_X35Y22         FDRE (Setup_fdre_C_D)        0.029     8.648    Receiver/QPSK_Demodulator/rawI_reg[7]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -2.953    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 1.487ns (38.563%)  route 2.369ns (61.437%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     2.131 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.458     2.589    Receiver/QPSK_Demodulator/RESIZE0_in[6]
    SLICE_X32Y22         LUT6 (Prop_lut6_I4_O)        0.301     2.890 r  Receiver/QPSK_Demodulator/rawQ[6]_i_1/O
                         net (fo=1, routed)           0.000     2.890    Receiver/QPSK_Demodulator/n_0_rawQ[6]_i_1
    SLICE_X32Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.431     8.436    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y22                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[6]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.214     8.620    
    SLICE_X32Y22         FDRE (Setup_fdre_C_D)        0.029     8.649    Receiver/QPSK_Demodulator/rawQ_reg[6]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                  5.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.382ns (48.132%)  route 0.412ns (51.868%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X38Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.466 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           0.249    -0.217    Receiver/ADCInFace/Q[6]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.045    -0.172 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000    -0.172    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.107 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.163     0.055    Receiver/QPSK_Demodulator/RESIZE0_in[6]
    SLICE_X33Y21         LUT6 (Prop_lut6_I0_O)        0.108     0.163 r  Receiver/QPSK_Demodulator/rawI[6]_i_1/O
                         net (fo=1, routed)           0.000     0.163    Receiver/QPSK_Demodulator/n_0_rawI[6]_i_1
    SLICE_X33Y21         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.820    -0.870    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y21                                                      r  Receiver/QPSK_Demodulator/rawI_reg[6]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.214    -0.100    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.092    -0.008    Receiver/QPSK_Demodulator/rawI_reg[6]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.209ns (26.272%)  route 0.587ns (73.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           0.587     0.118    Receiver/QPSK_Demodulator/Q[3]
    SLICE_X35Y21         LUT6 (Prop_lut6_I2_O)        0.045     0.163 r  Receiver/QPSK_Demodulator/rawQ[3]_i_1/O
                         net (fo=1, routed)           0.000     0.163    Receiver/QPSK_Demodulator/n_0_rawQ[3]_i_1
    SLICE_X35Y21         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.819    -0.871    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y21                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[3]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.214    -0.101    
    SLICE_X35Y21         FDRE (Hold_fdre_C_D)         0.092    -0.009    Receiver/QPSK_Demodulator/rawQ_reg[3]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.209ns (26.317%)  route 0.585ns (73.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.468 f  Receiver/ADCInFace/convertedValue_reg[11]/Q
                         net (fo=4, routed)           0.585     0.117    Receiver/QPSK_Demodulator/Q[11]
    SLICE_X33Y24         LUT6 (Prop_lut6_I2_O)        0.045     0.162 r  Receiver/QPSK_Demodulator/rawQ[11]_i_1/O
                         net (fo=1, routed)           0.000     0.162    Receiver/QPSK_Demodulator/n_0_rawQ[11]_i_1
    SLICE_X33Y24         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.816    -0.874    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y24                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[11]/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.214    -0.104    
    SLICE_X33Y24         FDRE (Hold_fdre_C_D)         0.091    -0.013    Receiver/QPSK_Demodulator/rawQ_reg[11]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.209ns (26.116%)  route 0.591ns (73.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.550    -0.631    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  Receiver/ADCInFace/convertedValue_reg[2]/Q
                         net (fo=4, routed)           0.591     0.124    Receiver/QPSK_Demodulator/Q[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I2_O)        0.045     0.169 r  Receiver/QPSK_Demodulator/rawQ[2]_i_1/O
                         net (fo=1, routed)           0.000     0.169    Receiver/QPSK_Demodulator/n_0_rawQ[2]_i_1
    SLICE_X33Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.817    -0.873    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[2]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.214    -0.103    
    SLICE_X33Y23         FDRE (Hold_fdre_C_D)         0.092    -0.011    Receiver/QPSK_Demodulator/rawQ_reg[2]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.421ns (52.695%)  route 0.378ns (47.305%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X38Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.466 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           0.249    -0.217    Receiver/ADCInFace/Q[6]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.045    -0.172 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000    -0.172    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101    -0.071 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.129     0.058    Receiver/QPSK_Demodulator/RESIZE0_in[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.111     0.169 r  Receiver/QPSK_Demodulator/rawQ[7]_i_1/O
                         net (fo=1, routed)           0.000     0.169    Receiver/QPSK_Demodulator/n_0_rawQ[7]_i_1
    SLICE_X35Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.816    -0.874    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[7]/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.214    -0.104    
    SLICE_X35Y23         FDRE (Hold_fdre_C_D)         0.092    -0.012    Receiver/QPSK_Demodulator/rawQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.382ns (47.393%)  route 0.424ns (52.607%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X38Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.466 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           0.249    -0.217    Receiver/ADCInFace/Q[6]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.045    -0.172 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000    -0.172    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.107 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.175     0.068    Receiver/QPSK_Demodulator/RESIZE0_in[6]
    SLICE_X32Y22         LUT6 (Prop_lut6_I4_O)        0.108     0.176 r  Receiver/QPSK_Demodulator/rawQ[6]_i_1/O
                         net (fo=1, routed)           0.000     0.176    Receiver/QPSK_Demodulator/n_0_rawQ[6]_i_1
    SLICE_X32Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.819    -0.871    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y22                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[6]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.214    -0.101    
    SLICE_X32Y22         FDRE (Hold_fdre_C_D)         0.091    -0.010    Receiver/QPSK_Demodulator/rawQ_reg[6]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.246ns (30.453%)  route 0.562ns (69.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X38Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.148    -0.482 r  Receiver/ADCInFace/convertedValue_reg[9]/Q
                         net (fo=4, routed)           0.562     0.079    Receiver/QPSK_Demodulator/Q[9]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.098     0.177 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     0.177    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X33Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.819    -0.871    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y22                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.214    -0.101    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.092    -0.009    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.246ns (30.415%)  route 0.563ns (69.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X38Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.148    -0.482 r  Receiver/ADCInFace/convertedValue_reg[9]/Q
                         net (fo=4, routed)           0.563     0.080    Receiver/QPSK_Demodulator/Q[9]
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.098     0.178 r  Receiver/QPSK_Demodulator/rawI[9]_i_1/O
                         net (fo=1, routed)           0.000     0.178    Receiver/QPSK_Demodulator/n_0_rawI[9]_i_1
    SLICE_X33Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.819    -0.871    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y22                                                      r  Receiver/QPSK_Demodulator/rawI_reg[9]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.214    -0.101    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.092    -0.009    Receiver/QPSK_Demodulator/rawI_reg[9]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.209ns (25.651%)  route 0.606ns (74.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  Receiver/ADCInFace/convertedValue_reg[0]/Q
                         net (fo=4, routed)           0.606     0.137    Receiver/QPSK_Demodulator/Q[0]
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.045     0.182 r  Receiver/QPSK_Demodulator/rawI[0]_i_1/O
                         net (fo=1, routed)           0.000     0.182    Receiver/QPSK_Demodulator/n_0_rawI[0]_i_1
    SLICE_X33Y21         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.820    -0.870    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y21                                                      r  Receiver/QPSK_Demodulator/rawI_reg[0]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.214    -0.100    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.092    -0.008    Receiver/QPSK_Demodulator/rawI_reg[0]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.209ns (25.648%)  route 0.606ns (74.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.550    -0.631    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  Receiver/ADCInFace/convertedValue_reg[10]/Q
                         net (fo=4, routed)           0.606     0.138    Receiver/QPSK_Demodulator/Q[10]
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.045     0.183 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     0.183    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X33Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.819    -0.871    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y22                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.214    -0.101    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.091    -0.010    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.194    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM
  To Clock:  clk_out2_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        6.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.350ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.308ns  (logic 0.704ns (21.283%)  route 2.604ns (78.717%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 39.039 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.551    39.039    Transmitter/DACInterface/clk_out1
    SLICE_X51Y24                                                      r  Transmitter/DACInterface/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.456    39.495 r  Transmitter/DACInterface/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.310    40.806    Transmitter/DACInterface/startCurrentState[2]
    SLICE_X51Y24         LUT5 (Prop_lut5_I4_O)        0.124    40.930 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.293    42.223    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X50Y24         LUT5 (Prop_lut5_I0_O)        0.124    42.347 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000    42.347    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X50Y24         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.398    48.838    
                         clock uncertainty           -0.218    48.620    
    SLICE_X50Y24         FDRE (Setup_fdre_C_D)        0.077    48.697    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.697    
                         arrival time                         -42.347    
  -------------------------------------------------------------------
                         slack                                  6.350    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.248ns  (logic 0.584ns (17.982%)  route 2.664ns (82.018%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.643    39.131    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.434    39.565 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[18]
                         net (fo=5, routed)           2.664    42.229    Transmitter/DACInterface/P[1]
    SLICE_X52Y24         LUT4 (Prop_lut4_I0_O)        0.150    42.379 r  Transmitter/DACInterface/tempBuffer[1]_i_1__0/O
                         net (fo=1, routed)           0.000    42.379    Transmitter/DACInterface/p_1_in[1]
    SLICE_X52Y24         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y24                                                      r  Transmitter/DACInterface/tempBuffer_reg[1]/C
                         clock pessimism              0.398    48.838    
                         clock uncertainty           -0.218    48.620    
    SLICE_X52Y24         FDRE (Setup_fdre_C_D)        0.118    48.738    Transmitter/DACInterface/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                         48.738    
                         arrival time                         -42.379    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.365ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.334ns  (logic 0.730ns (21.897%)  route 2.604ns (78.103%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 39.039 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.551    39.039    Transmitter/DACInterface/clk_out1
    SLICE_X51Y24                                                      r  Transmitter/DACInterface/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.456    39.495 r  Transmitter/DACInterface/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.310    40.806    Transmitter/DACInterface/startCurrentState[2]
    SLICE_X51Y24         LUT5 (Prop_lut5_I4_O)        0.124    40.930 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.293    42.223    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X50Y24         LUT5 (Prop_lut5_I0_O)        0.150    42.373 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    42.373    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X50Y24         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.398    48.838    
                         clock uncertainty           -0.218    48.620    
    SLICE_X50Y24         FDRE (Setup_fdre_C_D)        0.118    48.738    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.738    
                         arrival time                         -42.373    
  -------------------------------------------------------------------
                         slack                                  6.365    

Slack (MET) :             6.487ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.122ns  (logic 0.766ns (24.536%)  route 2.356ns (75.464%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 48.433 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.967ns = ( 39.033 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.545    39.033    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X38Y25                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.518    39.551 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.348    40.900    Receiver/Debug_PassThroughDAC/startCurrentState[0]
    SLICE_X38Y25         LUT5 (Prop_lut5_I2_O)        0.124    41.024 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           1.008    42.031    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X37Y25         LUT6 (Prop_lut6_I0_O)        0.124    42.155 r  Receiver/Debug_PassThroughDAC/currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000    42.155    Receiver/Debug_PassThroughDAC/n_0_currentState[0]_i_1__0
    SLICE_X37Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.428    48.433    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X37Y25                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                         clock pessimism              0.398    48.831    
                         clock uncertainty           -0.218    48.613    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)        0.029    48.642    Receiver/Debug_PassThroughDAC/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.642    
                         arrival time                         -42.155    
  -------------------------------------------------------------------
                         slack                                  6.487    

Slack (MET) :             6.490ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.121ns  (logic 0.766ns (24.543%)  route 2.355ns (75.457%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 48.433 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.967ns = ( 39.033 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.545    39.033    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X38Y25                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.518    39.551 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.348    40.900    Receiver/Debug_PassThroughDAC/startCurrentState[0]
    SLICE_X38Y25         LUT5 (Prop_lut5_I2_O)        0.124    41.024 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           1.007    42.030    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X37Y25         LUT6 (Prop_lut6_I0_O)        0.124    42.154 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_1__0/O
                         net (fo=1, routed)           0.000    42.154    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_1__0
    SLICE_X37Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.428    48.433    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X37Y25                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                         clock pessimism              0.398    48.831    
                         clock uncertainty           -0.218    48.613    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)        0.031    48.644    Receiver/Debug_PassThroughDAC/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.644    
                         arrival time                         -42.154    
  -------------------------------------------------------------------
                         slack                                  6.490    

Slack (MET) :             6.745ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.821ns  (logic 0.558ns (19.779%)  route 2.263ns (80.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.643    39.131    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434    39.565 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[17]
                         net (fo=5, routed)           2.263    41.828    Transmitter/DACInterface/P[0]
    SLICE_X52Y24         LUT3 (Prop_lut3_I2_O)        0.124    41.952 r  Transmitter/DACInterface/tempBuffer[0]_i_1__0/O
                         net (fo=1, routed)           0.000    41.952    Transmitter/DACInterface/p_1_in[0]
    SLICE_X52Y24         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y24                                                      r  Transmitter/DACInterface/tempBuffer_reg[0]/C
                         clock pessimism              0.398    48.838    
                         clock uncertainty           -0.218    48.620    
    SLICE_X52Y24         FDRE (Setup_fdre_C_D)        0.077    48.697    Transmitter/DACInterface/tempBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                         48.697    
                         arrival time                         -41.952    
  -------------------------------------------------------------------
                         slack                                  6.745    

Slack (MET) :             6.941ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.574ns  (logic 0.558ns (21.675%)  route 2.016ns (78.325%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 48.435 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.643    39.131    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.434    39.565 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[26]
                         net (fo=5, routed)           2.016    41.581    Receiver/Debug_PassThroughDAC/P[9]
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    41.705 r  Receiver/Debug_PassThroughDAC/tempBuffer[9]_i_1/O
                         net (fo=1, routed)           0.000    41.705    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[9]_i_1
    SLICE_X37Y23         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.430    48.435    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X37Y23                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/C
                         clock pessimism              0.398    48.833    
                         clock uncertainty           -0.218    48.615    
    SLICE_X37Y23         FDRE (Setup_fdre_C_D)        0.031    48.646    Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]
  -------------------------------------------------------------------
                         required time                         48.646    
                         arrival time                         -41.705    
  -------------------------------------------------------------------
                         slack                                  6.941    

Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.495ns  (logic 0.558ns (22.361%)  route 1.937ns (77.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 48.435 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.643    39.131    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.434    39.565 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[27]
                         net (fo=5, routed)           1.937    41.502    Receiver/Debug_PassThroughDAC/P[10]
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    41.626 r  Receiver/Debug_PassThroughDAC/tempBuffer[10]_i_1/O
                         net (fo=1, routed)           0.000    41.626    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[10]_i_1
    SLICE_X37Y23         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.430    48.435    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X37Y23                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/C
                         clock pessimism              0.398    48.833    
                         clock uncertainty           -0.218    48.615    
    SLICE_X37Y23         FDRE (Setup_fdre_C_D)        0.032    48.647    Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                         48.647    
                         arrival time                         -41.626    
  -------------------------------------------------------------------
                         slack                                  7.021    

Slack (MET) :             7.121ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.401ns  (logic 0.558ns (23.242%)  route 1.843ns (76.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.643    39.131    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.434    39.565 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[26]
                         net (fo=5, routed)           1.843    41.408    Transmitter/DACInterface/P[9]
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.124    41.532 r  Transmitter/DACInterface/tempBuffer[9]_i_1__0/O
                         net (fo=1, routed)           0.000    41.532    Transmitter/DACInterface/p_1_in[9]
    SLICE_X53Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.437    48.442    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[9]/C
                         clock pessimism              0.398    48.840    
                         clock uncertainty           -0.218    48.622    
    SLICE_X53Y23         FDRE (Setup_fdre_C_D)        0.031    48.653    Transmitter/DACInterface/tempBuffer_reg[9]
  -------------------------------------------------------------------
                         required time                         48.653    
                         arrival time                         -41.532    
  -------------------------------------------------------------------
                         slack                                  7.121    

Slack (MET) :             7.141ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.373ns  (logic 0.558ns (23.519%)  route 1.815ns (76.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 48.436 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.643    39.131    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.434    39.565 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[23]
                         net (fo=5, routed)           1.815    41.379    Receiver/Debug_PassThroughDAC/P[6]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124    41.503 r  Receiver/Debug_PassThroughDAC/tempBuffer[6]_i_1/O
                         net (fo=1, routed)           0.000    41.503    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[6]_i_1
    SLICE_X36Y22         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.431    48.436    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X36Y22                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/C
                         clock pessimism              0.398    48.834    
                         clock uncertainty           -0.218    48.616    
    SLICE_X36Y22         FDRE (Setup_fdre_C_D)        0.029    48.645    Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                         48.645    
                         arrival time                         -41.503    
  -------------------------------------------------------------------
                         slack                                  7.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.171ns (25.366%)  route 0.503ns (74.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[20]
                         net (fo=5, routed)           0.348    -0.064    Transmitter/DACInterface/P[3]
    SLICE_X52Y24         LUT4 (Prop_lut4_I0_O)        0.045    -0.019 r  Transmitter/DACInterface/tempBuffer[3]_i_1__0/O
                         net (fo=1, routed)           0.155     0.136    Transmitter/DACInterface/p_1_in[3]
    SLICE_X51Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[3]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.075    -0.019    Transmitter/DACInterface/tempBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.171ns (24.636%)  route 0.523ns (75.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[21]
                         net (fo=5, routed)           0.523     0.111    Transmitter/DACInterface/P[4]
    SLICE_X51Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.156 r  Transmitter/DACInterface/tempBuffer[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.156    Transmitter/DACInterface/p_1_in[4]
    SLICE_X51Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[4]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.091    -0.003    Transmitter/DACInterface/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.171ns (23.819%)  route 0.547ns (76.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[23]
                         net (fo=5, routed)           0.547     0.135    Transmitter/DACInterface/P[6]
    SLICE_X51Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.180 r  Transmitter/DACInterface/tempBuffer[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.180    Transmitter/DACInterface/p_1_in[6]
    SLICE_X51Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[6]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.092    -0.002    Transmitter/DACInterface/tempBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.171ns (23.587%)  route 0.554ns (76.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[22]
                         net (fo=5, routed)           0.554     0.142    Transmitter/DACInterface/P[5]
    SLICE_X51Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.187 r  Transmitter/DACInterface/tempBuffer[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.187    Transmitter/DACInterface/p_1_in[5]
    SLICE_X51Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[5]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.092    -0.002    Transmitter/DACInterface/tempBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.227ns (27.755%)  route 0.591ns (72.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.553    -0.628    Receiver/ADCInFace/clk_out1
    SLICE_X37Y27                                                      r  Receiver/ADCInFace/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  Receiver/ADCInFace/startCurrentState_reg[2]/Q
                         net (fo=5, routed)           0.591     0.090    Receiver/ADCInFace/startCurrentState[2]
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.099     0.189 r  Receiver/ADCInFace/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.189    Receiver/ADCInFace/n_0_currentState[1]_i_1
    SLICE_X36Y27         FDRE                                         r  Receiver/ADCInFace/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.819    -0.871    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X36Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.097    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.091    -0.006    Receiver/ADCInFace/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.557%)  route 0.639ns (77.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.553    -0.628    Receiver/ADCInFace/clk_out1
    SLICE_X37Y27                                                      r  Receiver/ADCInFace/startCurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  Receiver/ADCInFace/startCurrentState_reg[1]/Q
                         net (fo=5, routed)           0.639     0.151    Receiver/ADCInFace/startCurrentState[1]
    SLICE_X36Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.196 r  Receiver/ADCInFace/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.196    Receiver/ADCInFace/n_0_currentState[0]_i_1
    SLICE_X36Y27         FDRE                                         r  Receiver/ADCInFace/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.819    -0.871    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X36Y27                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.097    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.092    -0.005    Receiver/ADCInFace/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.171ns (22.290%)  route 0.596ns (77.710%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[19]
                         net (fo=5, routed)           0.596     0.184    Transmitter/DACInterface/P[2]
    SLICE_X52Y24         LUT4 (Prop_lut4_I0_O)        0.045     0.229 r  Transmitter/DACInterface/tempBuffer[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.229    Transmitter/DACInterface/p_1_in[2]
    SLICE_X52Y24         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.821    -0.869    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y24                                                      r  Transmitter/DACInterface/tempBuffer_reg[2]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.218    -0.095    
    SLICE_X52Y24         FDRE (Hold_fdre_C_D)         0.121     0.026    Transmitter/DACInterface/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.171ns (23.029%)  route 0.572ns (76.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[27]
                         net (fo=5, routed)           0.572     0.160    Transmitter/DACInterface/P[10]
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.205 r  Transmitter/DACInterface/tempBuffer[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.205    Transmitter/DACInterface/p_1_in[10]
    SLICE_X53Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[10]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X53Y23         FDRE (Hold_fdre_C_D)         0.092    -0.002    Transmitter/DACInterface/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.171ns (23.052%)  route 0.571ns (76.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[25]
                         net (fo=5, routed)           0.571     0.159    Transmitter/DACInterface/P[8]
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.204 r  Transmitter/DACInterface/tempBuffer[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.204    Transmitter/DACInterface/p_1_in[8]
    SLICE_X53Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[8]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X53Y23         FDRE (Hold_fdre_C_D)         0.091    -0.003    Transmitter/DACInterface/tempBuffer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.171ns (22.273%)  route 0.597ns (77.727%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[24]
                         net (fo=5, routed)           0.597     0.185    Transmitter/DACInterface/P[7]
    SLICE_X51Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.230 r  Transmitter/DACInterface/tempBuffer[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.230    Transmitter/DACInterface/p_1_in[7]
    SLICE_X51Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[7]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.092    -0.002    Transmitter/DACInterface/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.232    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM_1
  To Clock:  clk_out2_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        6.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.350ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.308ns  (logic 0.704ns (21.283%)  route 2.604ns (78.717%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 39.039 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.551    39.039    Transmitter/DACInterface/clk_out1
    SLICE_X51Y24                                                      r  Transmitter/DACInterface/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.456    39.495 r  Transmitter/DACInterface/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.310    40.806    Transmitter/DACInterface/startCurrentState[2]
    SLICE_X51Y24         LUT5 (Prop_lut5_I4_O)        0.124    40.930 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.293    42.223    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X50Y24         LUT5 (Prop_lut5_I0_O)        0.124    42.347 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000    42.347    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X50Y24         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.398    48.838    
                         clock uncertainty           -0.218    48.620    
    SLICE_X50Y24         FDRE (Setup_fdre_C_D)        0.077    48.697    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.697    
                         arrival time                         -42.347    
  -------------------------------------------------------------------
                         slack                                  6.350    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.248ns  (logic 0.584ns (17.982%)  route 2.664ns (82.018%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.643    39.131    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.434    39.565 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[18]
                         net (fo=5, routed)           2.664    42.229    Transmitter/DACInterface/P[1]
    SLICE_X52Y24         LUT4 (Prop_lut4_I0_O)        0.150    42.379 r  Transmitter/DACInterface/tempBuffer[1]_i_1__0/O
                         net (fo=1, routed)           0.000    42.379    Transmitter/DACInterface/p_1_in[1]
    SLICE_X52Y24         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y24                                                      r  Transmitter/DACInterface/tempBuffer_reg[1]/C
                         clock pessimism              0.398    48.838    
                         clock uncertainty           -0.218    48.620    
    SLICE_X52Y24         FDRE (Setup_fdre_C_D)        0.118    48.738    Transmitter/DACInterface/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                         48.738    
                         arrival time                         -42.379    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.365ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.334ns  (logic 0.730ns (21.897%)  route 2.604ns (78.103%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 39.039 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.551    39.039    Transmitter/DACInterface/clk_out1
    SLICE_X51Y24                                                      r  Transmitter/DACInterface/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.456    39.495 r  Transmitter/DACInterface/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.310    40.806    Transmitter/DACInterface/startCurrentState[2]
    SLICE_X51Y24         LUT5 (Prop_lut5_I4_O)        0.124    40.930 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.293    42.223    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X50Y24         LUT5 (Prop_lut5_I0_O)        0.150    42.373 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    42.373    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X50Y24         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.398    48.838    
                         clock uncertainty           -0.218    48.620    
    SLICE_X50Y24         FDRE (Setup_fdre_C_D)        0.118    48.738    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.738    
                         arrival time                         -42.373    
  -------------------------------------------------------------------
                         slack                                  6.365    

Slack (MET) :             6.487ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.122ns  (logic 0.766ns (24.536%)  route 2.356ns (75.464%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 48.433 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.967ns = ( 39.033 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.545    39.033    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X38Y25                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.518    39.551 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.348    40.900    Receiver/Debug_PassThroughDAC/startCurrentState[0]
    SLICE_X38Y25         LUT5 (Prop_lut5_I2_O)        0.124    41.024 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           1.008    42.031    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X37Y25         LUT6 (Prop_lut6_I0_O)        0.124    42.155 r  Receiver/Debug_PassThroughDAC/currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000    42.155    Receiver/Debug_PassThroughDAC/n_0_currentState[0]_i_1__0
    SLICE_X37Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.428    48.433    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X37Y25                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                         clock pessimism              0.398    48.831    
                         clock uncertainty           -0.218    48.613    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)        0.029    48.642    Receiver/Debug_PassThroughDAC/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.642    
                         arrival time                         -42.155    
  -------------------------------------------------------------------
                         slack                                  6.487    

Slack (MET) :             6.490ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.121ns  (logic 0.766ns (24.543%)  route 2.355ns (75.457%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 48.433 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.967ns = ( 39.033 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.545    39.033    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X38Y25                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.518    39.551 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.348    40.900    Receiver/Debug_PassThroughDAC/startCurrentState[0]
    SLICE_X38Y25         LUT5 (Prop_lut5_I2_O)        0.124    41.024 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           1.007    42.030    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X37Y25         LUT6 (Prop_lut6_I0_O)        0.124    42.154 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_1__0/O
                         net (fo=1, routed)           0.000    42.154    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_1__0
    SLICE_X37Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.428    48.433    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X37Y25                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                         clock pessimism              0.398    48.831    
                         clock uncertainty           -0.218    48.613    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)        0.031    48.644    Receiver/Debug_PassThroughDAC/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.644    
                         arrival time                         -42.154    
  -------------------------------------------------------------------
                         slack                                  6.490    

Slack (MET) :             6.745ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.821ns  (logic 0.558ns (19.779%)  route 2.263ns (80.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.643    39.131    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434    39.565 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[17]
                         net (fo=5, routed)           2.263    41.828    Transmitter/DACInterface/P[0]
    SLICE_X52Y24         LUT3 (Prop_lut3_I2_O)        0.124    41.952 r  Transmitter/DACInterface/tempBuffer[0]_i_1__0/O
                         net (fo=1, routed)           0.000    41.952    Transmitter/DACInterface/p_1_in[0]
    SLICE_X52Y24         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y24                                                      r  Transmitter/DACInterface/tempBuffer_reg[0]/C
                         clock pessimism              0.398    48.838    
                         clock uncertainty           -0.218    48.620    
    SLICE_X52Y24         FDRE (Setup_fdre_C_D)        0.077    48.697    Transmitter/DACInterface/tempBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                         48.697    
                         arrival time                         -41.952    
  -------------------------------------------------------------------
                         slack                                  6.745    

Slack (MET) :             6.941ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.574ns  (logic 0.558ns (21.675%)  route 2.016ns (78.325%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 48.435 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.643    39.131    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.434    39.565 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[26]
                         net (fo=5, routed)           2.016    41.581    Receiver/Debug_PassThroughDAC/P[9]
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    41.705 r  Receiver/Debug_PassThroughDAC/tempBuffer[9]_i_1/O
                         net (fo=1, routed)           0.000    41.705    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[9]_i_1
    SLICE_X37Y23         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.430    48.435    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X37Y23                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/C
                         clock pessimism              0.398    48.833    
                         clock uncertainty           -0.218    48.615    
    SLICE_X37Y23         FDRE (Setup_fdre_C_D)        0.031    48.646    Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]
  -------------------------------------------------------------------
                         required time                         48.646    
                         arrival time                         -41.705    
  -------------------------------------------------------------------
                         slack                                  6.941    

Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.495ns  (logic 0.558ns (22.361%)  route 1.937ns (77.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 48.435 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.643    39.131    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.434    39.565 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[27]
                         net (fo=5, routed)           1.937    41.502    Receiver/Debug_PassThroughDAC/P[10]
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    41.626 r  Receiver/Debug_PassThroughDAC/tempBuffer[10]_i_1/O
                         net (fo=1, routed)           0.000    41.626    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[10]_i_1
    SLICE_X37Y23         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.430    48.435    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X37Y23                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/C
                         clock pessimism              0.398    48.833    
                         clock uncertainty           -0.218    48.615    
    SLICE_X37Y23         FDRE (Setup_fdre_C_D)        0.032    48.647    Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                         48.647    
                         arrival time                         -41.626    
  -------------------------------------------------------------------
                         slack                                  7.021    

Slack (MET) :             7.121ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.401ns  (logic 0.558ns (23.242%)  route 1.843ns (76.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.643    39.131    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.434    39.565 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[26]
                         net (fo=5, routed)           1.843    41.408    Transmitter/DACInterface/P[9]
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.124    41.532 r  Transmitter/DACInterface/tempBuffer[9]_i_1__0/O
                         net (fo=1, routed)           0.000    41.532    Transmitter/DACInterface/p_1_in[9]
    SLICE_X53Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.437    48.442    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[9]/C
                         clock pessimism              0.398    48.840    
                         clock uncertainty           -0.218    48.622    
    SLICE_X53Y23         FDRE (Setup_fdre_C_D)        0.031    48.653    Transmitter/DACInterface/tempBuffer_reg[9]
  -------------------------------------------------------------------
                         required time                         48.653    
                         arrival time                         -41.532    
  -------------------------------------------------------------------
                         slack                                  7.121    

Slack (MET) :             7.141ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.373ns  (logic 0.558ns (23.519%)  route 1.815ns (76.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 48.436 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.643    39.131    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.434    39.565 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[23]
                         net (fo=5, routed)           1.815    41.379    Receiver/Debug_PassThroughDAC/P[6]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124    41.503 r  Receiver/Debug_PassThroughDAC/tempBuffer[6]_i_1/O
                         net (fo=1, routed)           0.000    41.503    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[6]_i_1
    SLICE_X36Y22         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.431    48.436    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X36Y22                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/C
                         clock pessimism              0.398    48.834    
                         clock uncertainty           -0.218    48.616    
    SLICE_X36Y22         FDRE (Setup_fdre_C_D)        0.029    48.645    Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                         48.645    
                         arrival time                         -41.503    
  -------------------------------------------------------------------
                         slack                                  7.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.171ns (25.366%)  route 0.503ns (74.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[20]
                         net (fo=5, routed)           0.348    -0.064    Transmitter/DACInterface/P[3]
    SLICE_X52Y24         LUT4 (Prop_lut4_I0_O)        0.045    -0.019 r  Transmitter/DACInterface/tempBuffer[3]_i_1__0/O
                         net (fo=1, routed)           0.155     0.136    Transmitter/DACInterface/p_1_in[3]
    SLICE_X51Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[3]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.075    -0.019    Transmitter/DACInterface/tempBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.171ns (24.636%)  route 0.523ns (75.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[21]
                         net (fo=5, routed)           0.523     0.111    Transmitter/DACInterface/P[4]
    SLICE_X51Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.156 r  Transmitter/DACInterface/tempBuffer[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.156    Transmitter/DACInterface/p_1_in[4]
    SLICE_X51Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[4]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.091    -0.003    Transmitter/DACInterface/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.171ns (23.819%)  route 0.547ns (76.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[23]
                         net (fo=5, routed)           0.547     0.135    Transmitter/DACInterface/P[6]
    SLICE_X51Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.180 r  Transmitter/DACInterface/tempBuffer[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.180    Transmitter/DACInterface/p_1_in[6]
    SLICE_X51Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[6]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.092    -0.002    Transmitter/DACInterface/tempBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.171ns (23.587%)  route 0.554ns (76.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[22]
                         net (fo=5, routed)           0.554     0.142    Transmitter/DACInterface/P[5]
    SLICE_X51Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.187 r  Transmitter/DACInterface/tempBuffer[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.187    Transmitter/DACInterface/p_1_in[5]
    SLICE_X51Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[5]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.092    -0.002    Transmitter/DACInterface/tempBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.227ns (27.755%)  route 0.591ns (72.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.553    -0.628    Receiver/ADCInFace/clk_out1
    SLICE_X37Y27                                                      r  Receiver/ADCInFace/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  Receiver/ADCInFace/startCurrentState_reg[2]/Q
                         net (fo=5, routed)           0.591     0.090    Receiver/ADCInFace/startCurrentState[2]
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.099     0.189 r  Receiver/ADCInFace/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.189    Receiver/ADCInFace/n_0_currentState[1]_i_1
    SLICE_X36Y27         FDRE                                         r  Receiver/ADCInFace/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.819    -0.871    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X36Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.097    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.091    -0.006    Receiver/ADCInFace/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.557%)  route 0.639ns (77.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.553    -0.628    Receiver/ADCInFace/clk_out1
    SLICE_X37Y27                                                      r  Receiver/ADCInFace/startCurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  Receiver/ADCInFace/startCurrentState_reg[1]/Q
                         net (fo=5, routed)           0.639     0.151    Receiver/ADCInFace/startCurrentState[1]
    SLICE_X36Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.196 r  Receiver/ADCInFace/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.196    Receiver/ADCInFace/n_0_currentState[0]_i_1
    SLICE_X36Y27         FDRE                                         r  Receiver/ADCInFace/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.819    -0.871    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X36Y27                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.097    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.092    -0.005    Receiver/ADCInFace/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.171ns (22.290%)  route 0.596ns (77.710%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[19]
                         net (fo=5, routed)           0.596     0.184    Transmitter/DACInterface/P[2]
    SLICE_X52Y24         LUT4 (Prop_lut4_I0_O)        0.045     0.229 r  Transmitter/DACInterface/tempBuffer[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.229    Transmitter/DACInterface/p_1_in[2]
    SLICE_X52Y24         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.821    -0.869    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y24                                                      r  Transmitter/DACInterface/tempBuffer_reg[2]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.218    -0.095    
    SLICE_X52Y24         FDRE (Hold_fdre_C_D)         0.121     0.026    Transmitter/DACInterface/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.171ns (23.029%)  route 0.572ns (76.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[27]
                         net (fo=5, routed)           0.572     0.160    Transmitter/DACInterface/P[10]
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.205 r  Transmitter/DACInterface/tempBuffer[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.205    Transmitter/DACInterface/p_1_in[10]
    SLICE_X53Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[10]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X53Y23         FDRE (Hold_fdre_C_D)         0.092    -0.002    Transmitter/DACInterface/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.171ns (23.052%)  route 0.571ns (76.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[25]
                         net (fo=5, routed)           0.571     0.159    Transmitter/DACInterface/P[8]
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.204 r  Transmitter/DACInterface/tempBuffer[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.204    Transmitter/DACInterface/p_1_in[8]
    SLICE_X53Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[8]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X53Y23         FDRE (Hold_fdre_C_D)         0.091    -0.003    Transmitter/DACInterface/tempBuffer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.171ns (22.273%)  route 0.597ns (77.727%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[24]
                         net (fo=5, routed)           0.597     0.185    Transmitter/DACInterface/P[7]
    SLICE_X51Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.230 r  Transmitter/DACInterface/tempBuffer[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.230    Transmitter/DACInterface/p_1_in[7]
    SLICE_X51Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[7]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.092    -0.002    Transmitter/DACInterface/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.232    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM_1
  To Clock:  clk_out2_MMCM

Setup :            0  Failing Endpoints,  Worst Slack       46.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.804ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.642ns (21.251%)  route 2.379ns (78.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 48.433 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.544    -0.968    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           2.379     1.930    Receiver/Debug_PassThroughDAC/Q[1]
    SLICE_X36Y24         LUT6 (Prop_lut6_I2_O)        0.124     2.054 r  Receiver/Debug_PassThroughDAC/tempBuffer[1]_i_1/O
                         net (fo=1, routed)           0.000     2.054    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[1]_i_1
    SLICE_X36Y24         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.428    48.433    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X36Y24                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/C
                         clock pessimism              0.492    48.924    
                         clock uncertainty           -0.098    48.826    
    SLICE_X36Y24         FDRE (Setup_fdre_C_D)        0.031    48.857    Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                         48.857    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                 46.804    

Slack (MET) :             46.868ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.580ns (23.249%)  route 1.915ns (76.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 48.432 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.545    -0.967    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X37Y25                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.511 f  Receiver/Debug_PassThroughDAC/currentState_reg[0]/Q
                         net (fo=20, routed)          1.213     0.703    Receiver/Debug_PassThroughDAC/currentState_0[0]
    SLICE_X37Y24         LUT2 (Prop_lut2_I1_O)        0.124     0.827 r  Receiver/Debug_PassThroughDAC/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.702     1.528    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[15]_i_1
    SLICE_X35Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.427    48.432    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X35Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]/C
                         clock pessimism              0.492    48.923    
                         clock uncertainty           -0.098    48.825    
    SLICE_X35Y25         FDRE (Setup_fdre_C_R)       -0.429    48.396    Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]
  -------------------------------------------------------------------
                         required time                         48.396    
                         arrival time                          -1.528    
  -------------------------------------------------------------------
                         slack                                 46.868    

Slack (MET) :             46.868ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.580ns (23.249%)  route 1.915ns (76.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 48.432 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.545    -0.967    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X37Y25                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.511 f  Receiver/Debug_PassThroughDAC/currentState_reg[0]/Q
                         net (fo=20, routed)          1.213     0.703    Receiver/Debug_PassThroughDAC/currentState_0[0]
    SLICE_X37Y24         LUT2 (Prop_lut2_I1_O)        0.124     0.827 r  Receiver/Debug_PassThroughDAC/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.702     1.528    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[15]_i_1
    SLICE_X35Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.427    48.432    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X35Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]/C
                         clock pessimism              0.492    48.923    
                         clock uncertainty           -0.098    48.825    
    SLICE_X35Y25         FDRE (Setup_fdre_C_R)       -0.429    48.396    Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]
  -------------------------------------------------------------------
                         required time                         48.396    
                         arrival time                          -1.528    
  -------------------------------------------------------------------
                         slack                                 46.868    

Slack (MET) :             46.998ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.773ns (32.977%)  route 1.571ns (67.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.551    -0.961    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.483 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.720     0.237    Transmitter/DACInterface/currentState[1]
    SLICE_X51Y24         LUT2 (Prop_lut2_I0_O)        0.295     0.532 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.851     1.384    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X52Y25         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y25                                                      r  Transmitter/DACInterface/tempBuffer_reg[12]/C
                         clock pessimism              0.564    49.003    
                         clock uncertainty           -0.098    48.905    
    SLICE_X52Y25         FDRE (Setup_fdre_C_R)       -0.524    48.381    Transmitter/DACInterface/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                         48.381    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                 46.998    

Slack (MET) :             46.998ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.773ns (32.977%)  route 1.571ns (67.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.551    -0.961    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.483 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.720     0.237    Transmitter/DACInterface/currentState[1]
    SLICE_X51Y24         LUT2 (Prop_lut2_I0_O)        0.295     0.532 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.851     1.384    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X52Y25         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y25                                                      r  Transmitter/DACInterface/tempBuffer_reg[13]/C
                         clock pessimism              0.564    49.003    
                         clock uncertainty           -0.098    48.905    
    SLICE_X52Y25         FDRE (Setup_fdre_C_R)       -0.524    48.381    Transmitter/DACInterface/tempBuffer_reg[13]
  -------------------------------------------------------------------
                         required time                         48.381    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                 46.998    

Slack (MET) :             46.998ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.773ns (32.977%)  route 1.571ns (67.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.551    -0.961    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.483 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.720     0.237    Transmitter/DACInterface/currentState[1]
    SLICE_X51Y24         LUT2 (Prop_lut2_I0_O)        0.295     0.532 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.851     1.384    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X52Y25         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y25                                                      r  Transmitter/DACInterface/tempBuffer_reg[14]/C
                         clock pessimism              0.564    49.003    
                         clock uncertainty           -0.098    48.905    
    SLICE_X52Y25         FDRE (Setup_fdre_C_R)       -0.524    48.381    Transmitter/DACInterface/tempBuffer_reg[14]
  -------------------------------------------------------------------
                         required time                         48.381    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                 46.998    

Slack (MET) :             46.998ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.773ns (32.977%)  route 1.571ns (67.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.551    -0.961    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.483 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.720     0.237    Transmitter/DACInterface/currentState[1]
    SLICE_X51Y24         LUT2 (Prop_lut2_I0_O)        0.295     0.532 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.851     1.384    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X52Y25         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y25                                                      r  Transmitter/DACInterface/tempBuffer_reg[15]/C
                         clock pessimism              0.564    49.003    
                         clock uncertainty           -0.098    48.905    
    SLICE_X52Y25         FDRE (Setup_fdre_C_R)       -0.524    48.381    Transmitter/DACInterface/tempBuffer_reg[15]
  -------------------------------------------------------------------
                         required time                         48.381    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                 46.998    

Slack (MET) :             47.030ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.897ns (30.423%)  route 2.051ns (69.577%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.551    -0.961    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.483 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.758     0.275    Transmitter/DACInterface/currentState[1]
    SLICE_X51Y24         LUT5 (Prop_lut5_I0_O)        0.295     0.570 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.293     1.864    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X50Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.988 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.988    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X50Y24         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.600    49.039    
                         clock uncertainty           -0.098    48.941    
    SLICE_X50Y24         FDRE (Setup_fdre_C_D)        0.077    49.018    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         49.018    
                         arrival time                          -1.988    
  -------------------------------------------------------------------
                         slack                                 47.030    

Slack (MET) :             47.045ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.923ns (31.032%)  route 2.051ns (68.968%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.551    -0.961    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.483 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.758     0.275    Transmitter/DACInterface/currentState[1]
    SLICE_X51Y24         LUT5 (Prop_lut5_I0_O)        0.295     0.570 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.293     1.864    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X50Y24         LUT5 (Prop_lut5_I0_O)        0.150     2.014 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     2.014    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X50Y24         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.600    49.039    
                         clock uncertainty           -0.098    48.941    
    SLICE_X50Y24         FDRE (Setup_fdre_C_D)        0.118    49.059    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         49.059    
                         arrival time                          -2.014    
  -------------------------------------------------------------------
                         slack                                 47.045    

Slack (MET) :             47.076ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/shiftCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.773ns (32.726%)  route 1.589ns (67.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.551    -0.961    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.483 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          1.057     0.575    Transmitter/DACInterface/currentState[1]
    SLICE_X49Y23         LUT2 (Prop_lut2_I1_O)        0.295     0.870 r  Transmitter/DACInterface/shiftCount[3]_i_1/O
                         net (fo=4, routed)           0.532     1.402    Transmitter/DACInterface/parallelLoadEn
    SLICE_X48Y23         FDRE                                         r  Transmitter/DACInterface/shiftCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X48Y23                                                      r  Transmitter/DACInterface/shiftCount_reg[0]/C
                         clock pessimism              0.564    49.004    
                         clock uncertainty           -0.098    48.906    
    SLICE_X48Y23         FDRE (Setup_fdre_C_R)       -0.429    48.477    Transmitter/DACInterface/shiftCount_reg[0]
  -------------------------------------------------------------------
                         required time                         48.477    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                 47.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.554    -0.627    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  Transmitter/DACInterface/tempBuffer_reg[7]/Q
                         net (fo=1, routed)           0.096    -0.390    Transmitter/DACInterface/tempBuffer[7]
    SLICE_X53Y23         LUT4 (Prop_lut4_I3_O)        0.045    -0.345 r  Transmitter/DACInterface/tempBuffer[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.345    Transmitter/DACInterface/p_1_in[8]
    SLICE_X53Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[8]/C
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.098    -0.516    
    SLICE_X53Y23         FDRE (Hold_fdre_C_D)         0.091    -0.425    Transmitter/DACInterface/tempBuffer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.259%)  route 0.145ns (50.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.550    -0.631    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X37Y24                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/Q
                         net (fo=1, routed)           0.145    -0.345    Receiver/Debug_PassThroughDAC/n_0_tempBuffer_reg[11]
    SLICE_X36Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.816    -0.874    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X36Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/C
                         clock pessimism              0.274    -0.599    
                         clock uncertainty            0.098    -0.501    
    SLICE_X36Y25         FDRE (Hold_fdre_C_D)         0.070    -0.431    Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.554    -0.627    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  Transmitter/DACInterface/tempBuffer_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.445    Transmitter/DACInterface/tempBuffer[3]
    SLICE_X51Y23         LUT4 (Prop_lut4_I3_O)        0.099    -0.346 r  Transmitter/DACInterface/tempBuffer[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.346    Transmitter/DACInterface/p_1_in[4]
    SLICE_X51Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[4]/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.098    -0.529    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.091    -0.438    Transmitter/DACInterface/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X39Y23                                                      r  Receiver/ADCInFace/temp1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/temp1_reg[9]/Q
                         net (fo=2, routed)           0.124    -0.365    Receiver/ADCInFace/n_0_temp1_reg[9]
    SLICE_X38Y23         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.817    -0.873    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X38Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
                         clock pessimism              0.255    -0.617    
                         clock uncertainty            0.098    -0.519    
    SLICE_X38Y23         FDRE (Hold_fdre_C_D)         0.060    -0.459    Receiver/ADCInFace/convertedValue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.416%)  route 0.137ns (45.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y25                                                      r  Receiver/ADCInFace/temp1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  Receiver/ADCInFace/temp1_reg[11]/Q
                         net (fo=1, routed)           0.137    -0.331    Receiver/ADCInFace/n_0_temp1_reg[11]
    SLICE_X34Y24         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.815    -0.875    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[11]/C
                         clock pessimism              0.274    -0.600    
                         clock uncertainty            0.098    -0.502    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.052    -0.450    Receiver/ADCInFace/convertedValue_reg[11]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.299%)  route 0.150ns (47.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y25                                                      r  Receiver/ADCInFace/temp1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  Receiver/ADCInFace/temp1_reg[1]/Q
                         net (fo=2, routed)           0.150    -0.319    Receiver/ADCInFace/n_0_temp1_reg[1]
    SLICE_X34Y24         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.815    -0.875    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
                         clock pessimism              0.274    -0.600    
                         clock uncertainty            0.098    -0.502    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.063    -0.439    Receiver/ADCInFace/convertedValue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.310%)  route 0.150ns (47.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y25                                                      r  Receiver/ADCInFace/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  Receiver/ADCInFace/temp1_reg[0]/Q
                         net (fo=2, routed)           0.150    -0.319    Receiver/ADCInFace/n_0_temp1_reg[0]
    SLICE_X34Y24         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.815    -0.875    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
                         clock pessimism              0.274    -0.600    
                         clock uncertainty            0.098    -0.502    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.059    -0.443    Receiver/ADCInFace/convertedValue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y25                                                      r  Receiver/ADCInFace/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  Receiver/ADCInFace/temp1_reg[0]/Q
                         net (fo=2, routed)           0.122    -0.346    Receiver/ADCInFace/n_0_temp1_reg[0]
    SLICE_X34Y25         FDRE                                         r  Receiver/ADCInFace/temp1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.815    -0.875    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y25                                                      r  Receiver/ADCInFace/temp1_reg[1]/C
                         clock pessimism              0.242    -0.632    
                         clock uncertainty            0.098    -0.534    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.063    -0.471    Receiver/ADCInFace/temp1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y25                                                      r  Receiver/ADCInFace/temp1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  Receiver/ADCInFace/temp1_reg[2]/Q
                         net (fo=2, routed)           0.124    -0.344    Receiver/ADCInFace/n_0_temp1_reg[2]
    SLICE_X34Y25         FDRE                                         r  Receiver/ADCInFace/temp1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.815    -0.875    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y25                                                      r  Receiver/ADCInFace/temp1_reg[3]/C
                         clock pessimism              0.242    -0.632    
                         clock uncertainty            0.098    -0.534    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.060    -0.474    Receiver/ADCInFace/temp1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.025%)  route 0.329ns (69.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.553    -0.628    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X36Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          0.329    -0.159    Receiver/ADCInFace/currentState[1]
    SLICE_X34Y24         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.815    -0.875    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
                         clock pessimism              0.503    -0.371    
                         clock uncertainty            0.098    -0.273    
    SLICE_X34Y24         FDRE (Hold_fdre_C_CE)       -0.016    -0.289    Receiver/ADCInFace/convertedValue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.130    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM
  To Clock:  clk_out1_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        3.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[32]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 4.009ns (79.388%)  route 1.041ns (20.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.041     4.185    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[32]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[32])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -4.185    
  -------------------------------------------------------------------
                         slack                                  3.149    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[36]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 4.009ns (79.980%)  route 1.004ns (20.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.004     4.148    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[36]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[36])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[37]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 4.009ns (79.980%)  route 1.004ns (20.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.004     4.148    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[37]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[37])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.203ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[46]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 4.009ns (80.250%)  route 0.987ns (19.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          0.987     4.131    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[46]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[46])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -4.131    
  -------------------------------------------------------------------
                         slack                                  3.203    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 4.009ns (80.335%)  route 0.981ns (19.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          0.981     4.125    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -4.125    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 4.009ns (80.335%)  route 0.981ns (19.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          0.981     4.125    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -4.125    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[33]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 4.009ns (82.482%)  route 0.851ns (17.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          0.851     3.995    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[33]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[33])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  3.338    

Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[35]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 4.009ns (82.482%)  route 0.851ns (17.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          0.851     3.995    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[35]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[35])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  3.338    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[39]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 4.009ns (83.122%)  route 0.814ns (16.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          0.814     3.958    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[39]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[39])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -3.958    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[44]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 4.009ns (83.122%)  route 0.814ns (16.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.647    -0.865    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y8                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.144 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          0.814     3.958    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y9           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[44]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.527     8.531    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.109    
                         clock uncertainty           -0.074     9.035    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_C[44])
                                                     -1.701     7.334    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -3.958    
  -------------------------------------------------------------------
                         slack                                  3.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.564    -0.617    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y11                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/Q
                         net (fo=1, routed)           0.113    -0.376    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[7]
    SLICE_X54Y11         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.835    -0.855    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X54Y11                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism              0.250    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X54Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.400    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.559    -0.622    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X55Y31                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/Q
                         net (fo=1, routed)           0.113    -0.381    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[7]
    SLICE_X54Y31         SRL16E                                       r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.828    -0.862    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X54Y31                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism              0.252    -0.609    
                         clock uncertainty            0.074    -0.535    
    SLICE_X54Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.405    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.562    -0.619    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y13                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]/Q
                         net (fo=1, routed)           0.117    -0.375    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[15]
    SLICE_X54Y12         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.833    -0.857    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X54Y12                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][15]_srl8/CLK
                         clock pessimism              0.253    -0.603    
                         clock uncertainty            0.074    -0.529    
    SLICE_X54Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129    -0.400    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_store_result/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CEC
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.278%)  route 0.095ns (36.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.562    -0.619    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_store_result/aclk
    SLICE_X54Y13                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_store_result/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_store_result/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][0]/Q
                         net (fo=1, routed)           0.095    -0.360    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/c_ce_int
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CEC
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.921    -0.768    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/aclk
    DSP48_X1Y5                                                        r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.253    -0.515    
                         clock uncertainty            0.074    -0.440    
    DSP48_X1Y5           DSP48E1 (Hold_dsp48e1_CLK_CEC)
                                                      0.044    -0.396    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][5]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.566    -0.615    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X57Y11                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.487 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[5]/Q
                         net (fo=1, routed)           0.059    -0.428    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[5]
    SLICE_X56Y11         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][5]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.835    -0.855    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X56Y11                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][5]_srl8/CLK
                         clock pessimism              0.252    -0.602    
                         clock uncertainty            0.074    -0.528    
    SLICE_X56Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062    -0.466    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][5]_srl8
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.565    -0.616    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X57Y12                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/Q
                         net (fo=1, routed)           0.059    -0.429    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[9]
    SLICE_X56Y12         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.833    -0.857    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X56Y12                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/CLK
                         clock pessimism              0.253    -0.603    
                         clock uncertainty            0.074    -0.529    
    SLICE_X56Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.473    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.561    -0.620    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y33                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/Q
                         net (fo=1, routed)           0.056    -0.423    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]
    SLICE_X55Y33         FDRE                                         r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.830    -0.860    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y33                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X55Y33         FDRE (Hold_fdre_C_D)         0.078    -0.468    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.564    -0.617    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y11                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.420    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]
    SLICE_X55Y11         FDRE                                         r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.835    -0.855    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y11                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
                         clock pessimism              0.237    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X55Y11         FDRE (Hold_fdre_C_D)         0.078    -0.465    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.560    -0.621    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X57Y30                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.424    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]
    SLICE_X57Y30         FDRE                                         r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.827    -0.863    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X57Y30                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
                         clock pessimism              0.241    -0.621    
                         clock uncertainty            0.074    -0.547    
    SLICE_X57Y30         FDRE (Hold_fdre_C_D)         0.078    -0.469    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.563    -0.618    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y12                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]/Q
                         net (fo=1, routed)           0.056    -0.421    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]
    SLICE_X55Y12         FDRE                                         r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.833    -0.857    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y12                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X55Y12         FDRE (Hold_fdre_C_D)         0.078    -0.466    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.044    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM
  To Clock:  clk_out1_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        5.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.777ns (39.935%)  route 2.673ns (60.065%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.415 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.762     3.177    Receiver/QPSK_Demodulator/RESIZE0_in[11]
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.307     3.484 r  Receiver/QPSK_Demodulator/rawI[11]_i_1/O
                         net (fo=1, routed)           0.000     3.484    Receiver/QPSK_Demodulator/n_0_rawI[11]_i_1
    SLICE_X33Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.431     8.436    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y22                                                      r  Receiver/QPSK_Demodulator/rawI_reg[11]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.218     8.616    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.031     8.647    Receiver/QPSK_Demodulator/rawI_reg[11]
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -3.484    
  -------------------------------------------------------------------
                         slack                                  5.163    

Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.777ns (41.628%)  route 2.492ns (58.372%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.415 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.581     2.996    Receiver/QPSK_Demodulator/RESIZE0_in[11]
    SLICE_X33Y24         LUT6 (Prop_lut6_I4_O)        0.307     3.303 r  Receiver/QPSK_Demodulator/rawQ[11]_i_1/O
                         net (fo=1, routed)           0.000     3.303    Receiver/QPSK_Demodulator/n_0_rawQ[11]_i_1
    SLICE_X33Y24         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.428     8.433    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y24                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[11]/C
                         clock pessimism              0.398     8.831    
                         clock uncertainty           -0.218     8.613    
    SLICE_X33Y24         FDRE (Setup_fdre_C_D)        0.029     8.642    Receiver/QPSK_Demodulator/rawQ_reg[11]
  -------------------------------------------------------------------
                         required time                          8.642    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             5.393ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 1.669ns (39.559%)  route 2.550ns (60.441%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.319 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.639     2.958    Receiver/QPSK_Demodulator/RESIZE0_in[8]
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.295     3.253 r  Receiver/QPSK_Demodulator/rawI[8]_i_1/O
                         net (fo=1, routed)           0.000     3.253    Receiver/QPSK_Demodulator/n_0_rawI[8]_i_1
    SLICE_X35Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y22                                                      r  Receiver/QPSK_Demodulator/rawI_reg[8]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.218     8.615    
    SLICE_X35Y22         FDRE (Setup_fdre_C_D)        0.031     8.646    Receiver/QPSK_Demodulator/rawI_reg[8]
  -------------------------------------------------------------------
                         required time                          8.646    
                         arrival time                          -3.253    
  -------------------------------------------------------------------
                         slack                                  5.393    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 1.695ns (40.332%)  route 2.508ns (59.668%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.339 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.597     2.936    Receiver/QPSK_Demodulator/RESIZE0_in[10]
    SLICE_X33Y23         LUT6 (Prop_lut6_I4_O)        0.301     3.237 r  Receiver/QPSK_Demodulator/rawQ[10]_i_1/O
                         net (fo=1, routed)           0.000     3.237    Receiver/QPSK_Demodulator/n_0_rawQ[10]_i_1
    SLICE_X33Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[10]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.218     8.615    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.031     8.646    Receiver/QPSK_Demodulator/rawQ_reg[10]
  -------------------------------------------------------------------
                         required time                          8.646    
                         arrival time                          -3.237    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.784ns (42.951%)  route 2.370ns (57.049%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.423 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.459     2.882    Receiver/QPSK_Demodulator/RESIZE0_in[9]
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.306     3.188 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     3.188    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X33Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.431     8.436    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y22                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.218     8.616    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.032     8.648    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 1.784ns (43.003%)  route 2.365ns (56.997%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.423 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.454     2.877    Receiver/QPSK_Demodulator/RESIZE0_in[9]
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.306     3.183 r  Receiver/QPSK_Demodulator/rawI[9]_i_1/O
                         net (fo=1, routed)           0.000     3.183    Receiver/QPSK_Demodulator/n_0_rawI[9]_i_1
    SLICE_X33Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.431     8.436    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y22                                                      r  Receiver/QPSK_Demodulator/rawI_reg[9]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.218     8.616    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.031     8.647    Receiver/QPSK_Demodulator/rawI_reg[9]
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -3.183    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 1.695ns (41.650%)  route 2.375ns (58.350%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.339 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.464     2.803    Receiver/QPSK_Demodulator/RESIZE0_in[10]
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.301     3.104 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     3.104    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X33Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.431     8.436    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y22                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.218     8.616    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.029     8.645    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                          8.645    
                         arrival time                          -3.104    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 1.669ns (41.312%)  route 2.371ns (58.688%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.319 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.460     2.779    Receiver/QPSK_Demodulator/RESIZE0_in[8]
    SLICE_X33Y23         LUT6 (Prop_lut6_I4_O)        0.295     3.074 r  Receiver/QPSK_Demodulator/rawQ[8]_i_1/O
                         net (fo=1, routed)           0.000     3.074    Receiver/QPSK_Demodulator/n_0_rawQ[8]_i_1
    SLICE_X33Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[8]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.218     8.615    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.032     8.647    Receiver/QPSK_Demodulator/rawQ_reg[8]
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 1.557ns (39.731%)  route 2.362ns (60.269%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     2.195 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.451     2.646    Receiver/QPSK_Demodulator/RESIZE0_in[7]
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.307     2.953 r  Receiver/QPSK_Demodulator/rawI[7]_i_1/O
                         net (fo=1, routed)           0.000     2.953    Receiver/QPSK_Demodulator/n_0_rawI[7]_i_1
    SLICE_X35Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y22                                                      r  Receiver/QPSK_Demodulator/rawI_reg[7]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.218     8.615    
    SLICE_X35Y22         FDRE (Setup_fdre_C_D)        0.029     8.644    Receiver/QPSK_Demodulator/rawI_reg[7]
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -2.953    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 1.487ns (38.563%)  route 2.369ns (61.437%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     2.131 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.458     2.589    Receiver/QPSK_Demodulator/RESIZE0_in[6]
    SLICE_X32Y22         LUT6 (Prop_lut6_I4_O)        0.301     2.890 r  Receiver/QPSK_Demodulator/rawQ[6]_i_1/O
                         net (fo=1, routed)           0.000     2.890    Receiver/QPSK_Demodulator/n_0_rawQ[6]_i_1
    SLICE_X32Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.431     8.436    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y22                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[6]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.218     8.616    
    SLICE_X32Y22         FDRE (Setup_fdre_C_D)        0.029     8.645    Receiver/QPSK_Demodulator/rawQ_reg[6]
  -------------------------------------------------------------------
                         required time                          8.645    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                  5.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.382ns (48.132%)  route 0.412ns (51.868%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X38Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.466 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           0.249    -0.217    Receiver/ADCInFace/Q[6]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.045    -0.172 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000    -0.172    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.107 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.163     0.055    Receiver/QPSK_Demodulator/RESIZE0_in[6]
    SLICE_X33Y21         LUT6 (Prop_lut6_I0_O)        0.108     0.163 r  Receiver/QPSK_Demodulator/rawI[6]_i_1/O
                         net (fo=1, routed)           0.000     0.163    Receiver/QPSK_Demodulator/n_0_rawI[6]_i_1
    SLICE_X33Y21         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.820    -0.870    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y21                                                      r  Receiver/QPSK_Demodulator/rawI_reg[6]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.218    -0.096    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.092    -0.004    Receiver/QPSK_Demodulator/rawI_reg[6]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.209ns (26.272%)  route 0.587ns (73.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           0.587     0.118    Receiver/QPSK_Demodulator/Q[3]
    SLICE_X35Y21         LUT6 (Prop_lut6_I2_O)        0.045     0.163 r  Receiver/QPSK_Demodulator/rawQ[3]_i_1/O
                         net (fo=1, routed)           0.000     0.163    Receiver/QPSK_Demodulator/n_0_rawQ[3]_i_1
    SLICE_X35Y21         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.819    -0.871    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y21                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[3]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.097    
    SLICE_X35Y21         FDRE (Hold_fdre_C_D)         0.092    -0.005    Receiver/QPSK_Demodulator/rawQ_reg[3]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.209ns (26.317%)  route 0.585ns (73.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.468 f  Receiver/ADCInFace/convertedValue_reg[11]/Q
                         net (fo=4, routed)           0.585     0.117    Receiver/QPSK_Demodulator/Q[11]
    SLICE_X33Y24         LUT6 (Prop_lut6_I2_O)        0.045     0.162 r  Receiver/QPSK_Demodulator/rawQ[11]_i_1/O
                         net (fo=1, routed)           0.000     0.162    Receiver/QPSK_Demodulator/n_0_rawQ[11]_i_1
    SLICE_X33Y24         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.816    -0.874    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y24                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[11]/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.218    -0.100    
    SLICE_X33Y24         FDRE (Hold_fdre_C_D)         0.091    -0.009    Receiver/QPSK_Demodulator/rawQ_reg[11]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.209ns (26.116%)  route 0.591ns (73.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.550    -0.631    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  Receiver/ADCInFace/convertedValue_reg[2]/Q
                         net (fo=4, routed)           0.591     0.124    Receiver/QPSK_Demodulator/Q[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I2_O)        0.045     0.169 r  Receiver/QPSK_Demodulator/rawQ[2]_i_1/O
                         net (fo=1, routed)           0.000     0.169    Receiver/QPSK_Demodulator/n_0_rawQ[2]_i_1
    SLICE_X33Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.817    -0.873    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[2]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.218    -0.099    
    SLICE_X33Y23         FDRE (Hold_fdre_C_D)         0.092    -0.007    Receiver/QPSK_Demodulator/rawQ_reg[2]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.421ns (52.695%)  route 0.378ns (47.305%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X38Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.466 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           0.249    -0.217    Receiver/ADCInFace/Q[6]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.045    -0.172 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000    -0.172    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101    -0.071 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.129     0.058    Receiver/QPSK_Demodulator/RESIZE0_in[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.111     0.169 r  Receiver/QPSK_Demodulator/rawQ[7]_i_1/O
                         net (fo=1, routed)           0.000     0.169    Receiver/QPSK_Demodulator/n_0_rawQ[7]_i_1
    SLICE_X35Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.816    -0.874    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[7]/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.218    -0.100    
    SLICE_X35Y23         FDRE (Hold_fdre_C_D)         0.092    -0.008    Receiver/QPSK_Demodulator/rawQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.382ns (47.393%)  route 0.424ns (52.607%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X38Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.466 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           0.249    -0.217    Receiver/ADCInFace/Q[6]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.045    -0.172 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000    -0.172    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.107 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.175     0.068    Receiver/QPSK_Demodulator/RESIZE0_in[6]
    SLICE_X32Y22         LUT6 (Prop_lut6_I4_O)        0.108     0.176 r  Receiver/QPSK_Demodulator/rawQ[6]_i_1/O
                         net (fo=1, routed)           0.000     0.176    Receiver/QPSK_Demodulator/n_0_rawQ[6]_i_1
    SLICE_X32Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.819    -0.871    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y22                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[6]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.097    
    SLICE_X32Y22         FDRE (Hold_fdre_C_D)         0.091    -0.006    Receiver/QPSK_Demodulator/rawQ_reg[6]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.246ns (30.453%)  route 0.562ns (69.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X38Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.148    -0.482 r  Receiver/ADCInFace/convertedValue_reg[9]/Q
                         net (fo=4, routed)           0.562     0.079    Receiver/QPSK_Demodulator/Q[9]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.098     0.177 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     0.177    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X33Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.819    -0.871    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y22                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.097    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.092    -0.005    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.246ns (30.415%)  route 0.563ns (69.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X38Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.148    -0.482 r  Receiver/ADCInFace/convertedValue_reg[9]/Q
                         net (fo=4, routed)           0.563     0.080    Receiver/QPSK_Demodulator/Q[9]
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.098     0.178 r  Receiver/QPSK_Demodulator/rawI[9]_i_1/O
                         net (fo=1, routed)           0.000     0.178    Receiver/QPSK_Demodulator/n_0_rawI[9]_i_1
    SLICE_X33Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.819    -0.871    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y22                                                      r  Receiver/QPSK_Demodulator/rawI_reg[9]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.097    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.092    -0.005    Receiver/QPSK_Demodulator/rawI_reg[9]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.209ns (25.651%)  route 0.606ns (74.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  Receiver/ADCInFace/convertedValue_reg[0]/Q
                         net (fo=4, routed)           0.606     0.137    Receiver/QPSK_Demodulator/Q[0]
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.045     0.182 r  Receiver/QPSK_Demodulator/rawI[0]_i_1/O
                         net (fo=1, routed)           0.000     0.182    Receiver/QPSK_Demodulator/n_0_rawI[0]_i_1
    SLICE_X33Y21         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.820    -0.870    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y21                                                      r  Receiver/QPSK_Demodulator/rawI_reg[0]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.218    -0.096    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.092    -0.004    Receiver/QPSK_Demodulator/rawI_reg[0]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.209ns (25.648%)  route 0.606ns (74.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.550    -0.631    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  Receiver/ADCInFace/convertedValue_reg[10]/Q
                         net (fo=4, routed)           0.606     0.138    Receiver/QPSK_Demodulator/Q[10]
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.045     0.183 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     0.183    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X33Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.819    -0.871    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y22                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.097    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.091    -0.006    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM_1
  To Clock:  clk_out1_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        5.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.777ns (39.935%)  route 2.673ns (60.065%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.415 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.762     3.177    Receiver/QPSK_Demodulator/RESIZE0_in[11]
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.307     3.484 r  Receiver/QPSK_Demodulator/rawI[11]_i_1/O
                         net (fo=1, routed)           0.000     3.484    Receiver/QPSK_Demodulator/n_0_rawI[11]_i_1
    SLICE_X33Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.431     8.436    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y22                                                      r  Receiver/QPSK_Demodulator/rawI_reg[11]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.214     8.620    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.031     8.651    Receiver/QPSK_Demodulator/rawI_reg[11]
  -------------------------------------------------------------------
                         required time                          8.651    
                         arrival time                          -3.484    
  -------------------------------------------------------------------
                         slack                                  5.167    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.777ns (41.628%)  route 2.492ns (58.372%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.415 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.581     2.996    Receiver/QPSK_Demodulator/RESIZE0_in[11]
    SLICE_X33Y24         LUT6 (Prop_lut6_I4_O)        0.307     3.303 r  Receiver/QPSK_Demodulator/rawQ[11]_i_1/O
                         net (fo=1, routed)           0.000     3.303    Receiver/QPSK_Demodulator/n_0_rawQ[11]_i_1
    SLICE_X33Y24         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.428     8.433    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y24                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[11]/C
                         clock pessimism              0.398     8.831    
                         clock uncertainty           -0.214     8.617    
    SLICE_X33Y24         FDRE (Setup_fdre_C_D)        0.029     8.646    Receiver/QPSK_Demodulator/rawQ_reg[11]
  -------------------------------------------------------------------
                         required time                          8.646    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 1.669ns (39.559%)  route 2.550ns (60.441%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.319 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.639     2.958    Receiver/QPSK_Demodulator/RESIZE0_in[8]
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.295     3.253 r  Receiver/QPSK_Demodulator/rawI[8]_i_1/O
                         net (fo=1, routed)           0.000     3.253    Receiver/QPSK_Demodulator/n_0_rawI[8]_i_1
    SLICE_X35Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y22                                                      r  Receiver/QPSK_Demodulator/rawI_reg[8]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.214     8.619    
    SLICE_X35Y22         FDRE (Setup_fdre_C_D)        0.031     8.650    Receiver/QPSK_Demodulator/rawI_reg[8]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -3.253    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 1.695ns (40.332%)  route 2.508ns (59.668%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.339 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.597     2.936    Receiver/QPSK_Demodulator/RESIZE0_in[10]
    SLICE_X33Y23         LUT6 (Prop_lut6_I4_O)        0.301     3.237 r  Receiver/QPSK_Demodulator/rawQ[10]_i_1/O
                         net (fo=1, routed)           0.000     3.237    Receiver/QPSK_Demodulator/n_0_rawQ[10]_i_1
    SLICE_X33Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[10]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.214     8.619    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.031     8.650    Receiver/QPSK_Demodulator/rawQ_reg[10]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -3.237    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.784ns (42.951%)  route 2.370ns (57.049%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.423 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.459     2.882    Receiver/QPSK_Demodulator/RESIZE0_in[9]
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.306     3.188 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     3.188    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X33Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.431     8.436    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y22                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.214     8.620    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.032     8.652    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                          8.652    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 1.784ns (43.003%)  route 2.365ns (56.997%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.423 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.454     2.877    Receiver/QPSK_Demodulator/RESIZE0_in[9]
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.306     3.183 r  Receiver/QPSK_Demodulator/rawI[9]_i_1/O
                         net (fo=1, routed)           0.000     3.183    Receiver/QPSK_Demodulator/n_0_rawI[9]_i_1
    SLICE_X33Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.431     8.436    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y22                                                      r  Receiver/QPSK_Demodulator/rawI_reg[9]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.214     8.620    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.031     8.651    Receiver/QPSK_Demodulator/rawI_reg[9]
  -------------------------------------------------------------------
                         required time                          8.651    
                         arrival time                          -3.183    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 1.695ns (41.650%)  route 2.375ns (58.350%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.339 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.464     2.803    Receiver/QPSK_Demodulator/RESIZE0_in[10]
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.301     3.104 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     3.104    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X33Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.431     8.436    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y22                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.214     8.620    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.029     8.649    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -3.104    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 1.669ns (41.312%)  route 2.371ns (58.688%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.100 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.100    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.319 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.460     2.779    Receiver/QPSK_Demodulator/RESIZE0_in[8]
    SLICE_X33Y23         LUT6 (Prop_lut6_I4_O)        0.295     3.074 r  Receiver/QPSK_Demodulator/rawQ[8]_i_1/O
                         net (fo=1, routed)           0.000     3.074    Receiver/QPSK_Demodulator/n_0_rawQ[8]_i_1
    SLICE_X33Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[8]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.214     8.619    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.032     8.651    Receiver/QPSK_Demodulator/rawQ_reg[8]
  -------------------------------------------------------------------
                         required time                          8.651    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 1.557ns (39.731%)  route 2.362ns (60.269%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     2.195 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.451     2.646    Receiver/QPSK_Demodulator/RESIZE0_in[7]
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.307     2.953 r  Receiver/QPSK_Demodulator/rawI[7]_i_1/O
                         net (fo=1, routed)           0.000     2.953    Receiver/QPSK_Demodulator/n_0_rawI[7]_i_1
    SLICE_X35Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.430     8.435    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y22                                                      r  Receiver/QPSK_Demodulator/rawI_reg[7]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.214     8.619    
    SLICE_X35Y22         FDRE (Setup_fdre_C_D)        0.029     8.648    Receiver/QPSK_Demodulator/rawI_reg[7]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -2.953    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 1.487ns (38.563%)  route 2.369ns (61.437%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.546    -0.966    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           1.911     1.463    Receiver/ADCInFace/Q[4]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     1.587 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000     1.587    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     2.131 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.458     2.589    Receiver/QPSK_Demodulator/RESIZE0_in[6]
    SLICE_X32Y22         LUT6 (Prop_lut6_I4_O)        0.301     2.890 r  Receiver/QPSK_Demodulator/rawQ[6]_i_1/O
                         net (fo=1, routed)           0.000     2.890    Receiver/QPSK_Demodulator/n_0_rawQ[6]_i_1
    SLICE_X32Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.431     8.436    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y22                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[6]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.214     8.620    
    SLICE_X32Y22         FDRE (Setup_fdre_C_D)        0.029     8.649    Receiver/QPSK_Demodulator/rawQ_reg[6]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                  5.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.382ns (48.132%)  route 0.412ns (51.868%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X38Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.466 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           0.249    -0.217    Receiver/ADCInFace/Q[6]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.045    -0.172 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000    -0.172    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.107 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.163     0.055    Receiver/QPSK_Demodulator/RESIZE0_in[6]
    SLICE_X33Y21         LUT6 (Prop_lut6_I0_O)        0.108     0.163 r  Receiver/QPSK_Demodulator/rawI[6]_i_1/O
                         net (fo=1, routed)           0.000     0.163    Receiver/QPSK_Demodulator/n_0_rawI[6]_i_1
    SLICE_X33Y21         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.820    -0.870    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y21                                                      r  Receiver/QPSK_Demodulator/rawI_reg[6]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.214    -0.100    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.092    -0.008    Receiver/QPSK_Demodulator/rawI_reg[6]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.209ns (26.272%)  route 0.587ns (73.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           0.587     0.118    Receiver/QPSK_Demodulator/Q[3]
    SLICE_X35Y21         LUT6 (Prop_lut6_I2_O)        0.045     0.163 r  Receiver/QPSK_Demodulator/rawQ[3]_i_1/O
                         net (fo=1, routed)           0.000     0.163    Receiver/QPSK_Demodulator/n_0_rawQ[3]_i_1
    SLICE_X35Y21         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.819    -0.871    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y21                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[3]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.214    -0.101    
    SLICE_X35Y21         FDRE (Hold_fdre_C_D)         0.092    -0.009    Receiver/QPSK_Demodulator/rawQ_reg[3]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.209ns (26.317%)  route 0.585ns (73.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.468 f  Receiver/ADCInFace/convertedValue_reg[11]/Q
                         net (fo=4, routed)           0.585     0.117    Receiver/QPSK_Demodulator/Q[11]
    SLICE_X33Y24         LUT6 (Prop_lut6_I2_O)        0.045     0.162 r  Receiver/QPSK_Demodulator/rawQ[11]_i_1/O
                         net (fo=1, routed)           0.000     0.162    Receiver/QPSK_Demodulator/n_0_rawQ[11]_i_1
    SLICE_X33Y24         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.816    -0.874    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y24                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[11]/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.214    -0.104    
    SLICE_X33Y24         FDRE (Hold_fdre_C_D)         0.091    -0.013    Receiver/QPSK_Demodulator/rawQ_reg[11]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.209ns (26.116%)  route 0.591ns (73.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.550    -0.631    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  Receiver/ADCInFace/convertedValue_reg[2]/Q
                         net (fo=4, routed)           0.591     0.124    Receiver/QPSK_Demodulator/Q[2]
    SLICE_X33Y23         LUT6 (Prop_lut6_I2_O)        0.045     0.169 r  Receiver/QPSK_Demodulator/rawQ[2]_i_1/O
                         net (fo=1, routed)           0.000     0.169    Receiver/QPSK_Demodulator/n_0_rawQ[2]_i_1
    SLICE_X33Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.817    -0.873    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[2]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.214    -0.103    
    SLICE_X33Y23         FDRE (Hold_fdre_C_D)         0.092    -0.011    Receiver/QPSK_Demodulator/rawQ_reg[2]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.421ns (52.695%)  route 0.378ns (47.305%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X38Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.466 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           0.249    -0.217    Receiver/ADCInFace/Q[6]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.045    -0.172 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000    -0.172    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101    -0.071 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.129     0.058    Receiver/QPSK_Demodulator/RESIZE0_in[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.111     0.169 r  Receiver/QPSK_Demodulator/rawQ[7]_i_1/O
                         net (fo=1, routed)           0.000     0.169    Receiver/QPSK_Demodulator/n_0_rawQ[7]_i_1
    SLICE_X35Y23         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.816    -0.874    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y23                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[7]/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.214    -0.104    
    SLICE_X35Y23         FDRE (Hold_fdre_C_D)         0.092    -0.012    Receiver/QPSK_Demodulator/rawQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.382ns (47.393%)  route 0.424ns (52.607%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X38Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.466 f  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           0.249    -0.217    Receiver/ADCInFace/Q[6]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.045    -0.172 r  Receiver/ADCInFace/rawI[7]_i_4/O
                         net (fo=1, routed)           0.000    -0.172    Receiver/ADCInFace/n_0_rawI[7]_i_4
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.107 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.175     0.068    Receiver/QPSK_Demodulator/RESIZE0_in[6]
    SLICE_X32Y22         LUT6 (Prop_lut6_I4_O)        0.108     0.176 r  Receiver/QPSK_Demodulator/rawQ[6]_i_1/O
                         net (fo=1, routed)           0.000     0.176    Receiver/QPSK_Demodulator/n_0_rawQ[6]_i_1
    SLICE_X32Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.819    -0.871    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y22                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[6]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.214    -0.101    
    SLICE_X32Y22         FDRE (Hold_fdre_C_D)         0.091    -0.010    Receiver/QPSK_Demodulator/rawQ_reg[6]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.246ns (30.453%)  route 0.562ns (69.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X38Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.148    -0.482 r  Receiver/ADCInFace/convertedValue_reg[9]/Q
                         net (fo=4, routed)           0.562     0.079    Receiver/QPSK_Demodulator/Q[9]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.098     0.177 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     0.177    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X33Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.819    -0.871    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y22                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.214    -0.101    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.092    -0.009    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.246ns (30.415%)  route 0.563ns (69.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X38Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.148    -0.482 r  Receiver/ADCInFace/convertedValue_reg[9]/Q
                         net (fo=4, routed)           0.563     0.080    Receiver/QPSK_Demodulator/Q[9]
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.098     0.178 r  Receiver/QPSK_Demodulator/rawI[9]_i_1/O
                         net (fo=1, routed)           0.000     0.178    Receiver/QPSK_Demodulator/n_0_rawI[9]_i_1
    SLICE_X33Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.819    -0.871    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y22                                                      r  Receiver/QPSK_Demodulator/rawI_reg[9]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.214    -0.101    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.092    -0.009    Receiver/QPSK_Demodulator/rawI_reg[9]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.209ns (25.651%)  route 0.606ns (74.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  Receiver/ADCInFace/convertedValue_reg[0]/Q
                         net (fo=4, routed)           0.606     0.137    Receiver/QPSK_Demodulator/Q[0]
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.045     0.182 r  Receiver/QPSK_Demodulator/rawI[0]_i_1/O
                         net (fo=1, routed)           0.000     0.182    Receiver/QPSK_Demodulator/n_0_rawI[0]_i_1
    SLICE_X33Y21         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.820    -0.870    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y21                                                      r  Receiver/QPSK_Demodulator/rawI_reg[0]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.214    -0.100    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.092    -0.008    Receiver/QPSK_Demodulator/rawI_reg[0]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.209ns (25.648%)  route 0.606ns (74.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.550    -0.631    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  Receiver/ADCInFace/convertedValue_reg[10]/Q
                         net (fo=4, routed)           0.606     0.138    Receiver/QPSK_Demodulator/Q[10]
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.045     0.183 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     0.183    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X33Y22         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.819    -0.871    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y22                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.214    -0.101    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.091    -0.010    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.194    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM
  To Clock:  clk_out2_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        6.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.308ns  (logic 0.704ns (21.283%)  route 2.604ns (78.717%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 39.039 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.551    39.039    Transmitter/DACInterface/clk_out1
    SLICE_X51Y24                                                      r  Transmitter/DACInterface/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.456    39.495 r  Transmitter/DACInterface/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.310    40.806    Transmitter/DACInterface/startCurrentState[2]
    SLICE_X51Y24         LUT5 (Prop_lut5_I4_O)        0.124    40.930 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.293    42.223    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X50Y24         LUT5 (Prop_lut5_I0_O)        0.124    42.347 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000    42.347    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X50Y24         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.398    48.838    
                         clock uncertainty           -0.214    48.624    
    SLICE_X50Y24         FDRE (Setup_fdre_C_D)        0.077    48.701    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.701    
                         arrival time                         -42.347    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.363ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.248ns  (logic 0.584ns (17.982%)  route 2.664ns (82.018%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.643    39.131    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.434    39.565 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[18]
                         net (fo=5, routed)           2.664    42.229    Transmitter/DACInterface/P[1]
    SLICE_X52Y24         LUT4 (Prop_lut4_I0_O)        0.150    42.379 r  Transmitter/DACInterface/tempBuffer[1]_i_1__0/O
                         net (fo=1, routed)           0.000    42.379    Transmitter/DACInterface/p_1_in[1]
    SLICE_X52Y24         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y24                                                      r  Transmitter/DACInterface/tempBuffer_reg[1]/C
                         clock pessimism              0.398    48.838    
                         clock uncertainty           -0.214    48.624    
    SLICE_X52Y24         FDRE (Setup_fdre_C_D)        0.118    48.742    Transmitter/DACInterface/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                         48.742    
                         arrival time                         -42.379    
  -------------------------------------------------------------------
                         slack                                  6.363    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.334ns  (logic 0.730ns (21.897%)  route 2.604ns (78.103%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 39.039 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.551    39.039    Transmitter/DACInterface/clk_out1
    SLICE_X51Y24                                                      r  Transmitter/DACInterface/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.456    39.495 r  Transmitter/DACInterface/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.310    40.806    Transmitter/DACInterface/startCurrentState[2]
    SLICE_X51Y24         LUT5 (Prop_lut5_I4_O)        0.124    40.930 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.293    42.223    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X50Y24         LUT5 (Prop_lut5_I0_O)        0.150    42.373 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    42.373    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X50Y24         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.398    48.838    
                         clock uncertainty           -0.214    48.624    
    SLICE_X50Y24         FDRE (Setup_fdre_C_D)        0.118    48.742    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.742    
                         arrival time                         -42.373    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.490ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.122ns  (logic 0.766ns (24.536%)  route 2.356ns (75.464%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 48.433 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.967ns = ( 39.033 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.545    39.033    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X38Y25                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.518    39.551 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.348    40.900    Receiver/Debug_PassThroughDAC/startCurrentState[0]
    SLICE_X38Y25         LUT5 (Prop_lut5_I2_O)        0.124    41.024 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           1.008    42.031    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X37Y25         LUT6 (Prop_lut6_I0_O)        0.124    42.155 r  Receiver/Debug_PassThroughDAC/currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000    42.155    Receiver/Debug_PassThroughDAC/n_0_currentState[0]_i_1__0
    SLICE_X37Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.428    48.433    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X37Y25                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                         clock pessimism              0.398    48.831    
                         clock uncertainty           -0.214    48.617    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)        0.029    48.646    Receiver/Debug_PassThroughDAC/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.646    
                         arrival time                         -42.155    
  -------------------------------------------------------------------
                         slack                                  6.490    

Slack (MET) :             6.493ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.121ns  (logic 0.766ns (24.543%)  route 2.355ns (75.457%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 48.433 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.967ns = ( 39.033 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.545    39.033    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X38Y25                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.518    39.551 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.348    40.900    Receiver/Debug_PassThroughDAC/startCurrentState[0]
    SLICE_X38Y25         LUT5 (Prop_lut5_I2_O)        0.124    41.024 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           1.007    42.030    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X37Y25         LUT6 (Prop_lut6_I0_O)        0.124    42.154 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_1__0/O
                         net (fo=1, routed)           0.000    42.154    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_1__0
    SLICE_X37Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.428    48.433    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X37Y25                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                         clock pessimism              0.398    48.831    
                         clock uncertainty           -0.214    48.617    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)        0.031    48.648    Receiver/Debug_PassThroughDAC/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.648    
                         arrival time                         -42.154    
  -------------------------------------------------------------------
                         slack                                  6.493    

Slack (MET) :             6.749ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.821ns  (logic 0.558ns (19.779%)  route 2.263ns (80.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.643    39.131    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434    39.565 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[17]
                         net (fo=5, routed)           2.263    41.828    Transmitter/DACInterface/P[0]
    SLICE_X52Y24         LUT3 (Prop_lut3_I2_O)        0.124    41.952 r  Transmitter/DACInterface/tempBuffer[0]_i_1__0/O
                         net (fo=1, routed)           0.000    41.952    Transmitter/DACInterface/p_1_in[0]
    SLICE_X52Y24         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y24                                                      r  Transmitter/DACInterface/tempBuffer_reg[0]/C
                         clock pessimism              0.398    48.838    
                         clock uncertainty           -0.214    48.624    
    SLICE_X52Y24         FDRE (Setup_fdre_C_D)        0.077    48.701    Transmitter/DACInterface/tempBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                         48.701    
                         arrival time                         -41.952    
  -------------------------------------------------------------------
                         slack                                  6.749    

Slack (MET) :             6.944ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.574ns  (logic 0.558ns (21.675%)  route 2.016ns (78.325%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 48.435 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.643    39.131    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.434    39.565 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[26]
                         net (fo=5, routed)           2.016    41.581    Receiver/Debug_PassThroughDAC/P[9]
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    41.705 r  Receiver/Debug_PassThroughDAC/tempBuffer[9]_i_1/O
                         net (fo=1, routed)           0.000    41.705    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[9]_i_1
    SLICE_X37Y23         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.430    48.435    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X37Y23                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/C
                         clock pessimism              0.398    48.833    
                         clock uncertainty           -0.214    48.619    
    SLICE_X37Y23         FDRE (Setup_fdre_C_D)        0.031    48.650    Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]
  -------------------------------------------------------------------
                         required time                         48.650    
                         arrival time                         -41.705    
  -------------------------------------------------------------------
                         slack                                  6.944    

Slack (MET) :             7.024ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.495ns  (logic 0.558ns (22.361%)  route 1.937ns (77.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 48.435 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.643    39.131    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.434    39.565 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[27]
                         net (fo=5, routed)           1.937    41.502    Receiver/Debug_PassThroughDAC/P[10]
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    41.626 r  Receiver/Debug_PassThroughDAC/tempBuffer[10]_i_1/O
                         net (fo=1, routed)           0.000    41.626    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[10]_i_1
    SLICE_X37Y23         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.430    48.435    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X37Y23                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/C
                         clock pessimism              0.398    48.833    
                         clock uncertainty           -0.214    48.619    
    SLICE_X37Y23         FDRE (Setup_fdre_C_D)        0.032    48.651    Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                         48.651    
                         arrival time                         -41.626    
  -------------------------------------------------------------------
                         slack                                  7.024    

Slack (MET) :             7.125ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.401ns  (logic 0.558ns (23.242%)  route 1.843ns (76.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.643    39.131    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.434    39.565 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[26]
                         net (fo=5, routed)           1.843    41.408    Transmitter/DACInterface/P[9]
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.124    41.532 r  Transmitter/DACInterface/tempBuffer[9]_i_1__0/O
                         net (fo=1, routed)           0.000    41.532    Transmitter/DACInterface/p_1_in[9]
    SLICE_X53Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.437    48.442    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[9]/C
                         clock pessimism              0.398    48.840    
                         clock uncertainty           -0.214    48.626    
    SLICE_X53Y23         FDRE (Setup_fdre_C_D)        0.031    48.657    Transmitter/DACInterface/tempBuffer_reg[9]
  -------------------------------------------------------------------
                         required time                         48.657    
                         arrival time                         -41.532    
  -------------------------------------------------------------------
                         slack                                  7.125    

Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.373ns  (logic 0.558ns (23.519%)  route 1.815ns (76.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 48.436 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.643    39.131    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.434    39.565 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[23]
                         net (fo=5, routed)           1.815    41.379    Receiver/Debug_PassThroughDAC/P[6]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124    41.503 r  Receiver/Debug_PassThroughDAC/tempBuffer[6]_i_1/O
                         net (fo=1, routed)           0.000    41.503    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[6]_i_1
    SLICE_X36Y22         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.431    48.436    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X36Y22                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/C
                         clock pessimism              0.398    48.834    
                         clock uncertainty           -0.214    48.620    
    SLICE_X36Y22         FDRE (Setup_fdre_C_D)        0.029    48.649    Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                         48.649    
                         arrival time                         -41.503    
  -------------------------------------------------------------------
                         slack                                  7.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.171ns (25.366%)  route 0.503ns (74.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[20]
                         net (fo=5, routed)           0.348    -0.064    Transmitter/DACInterface/P[3]
    SLICE_X52Y24         LUT4 (Prop_lut4_I0_O)        0.045    -0.019 r  Transmitter/DACInterface/tempBuffer[3]_i_1__0/O
                         net (fo=1, routed)           0.155     0.136    Transmitter/DACInterface/p_1_in[3]
    SLICE_X51Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[3]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.075    -0.023    Transmitter/DACInterface/tempBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.171ns (24.636%)  route 0.523ns (75.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[21]
                         net (fo=5, routed)           0.523     0.111    Transmitter/DACInterface/P[4]
    SLICE_X51Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.156 r  Transmitter/DACInterface/tempBuffer[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.156    Transmitter/DACInterface/p_1_in[4]
    SLICE_X51Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[4]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.091    -0.007    Transmitter/DACInterface/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.171ns (23.819%)  route 0.547ns (76.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[23]
                         net (fo=5, routed)           0.547     0.135    Transmitter/DACInterface/P[6]
    SLICE_X51Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.180 r  Transmitter/DACInterface/tempBuffer[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.180    Transmitter/DACInterface/p_1_in[6]
    SLICE_X51Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[6]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.092    -0.006    Transmitter/DACInterface/tempBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.171ns (23.587%)  route 0.554ns (76.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[22]
                         net (fo=5, routed)           0.554     0.142    Transmitter/DACInterface/P[5]
    SLICE_X51Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.187 r  Transmitter/DACInterface/tempBuffer[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.187    Transmitter/DACInterface/p_1_in[5]
    SLICE_X51Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[5]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.092    -0.006    Transmitter/DACInterface/tempBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.227ns (27.755%)  route 0.591ns (72.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.553    -0.628    Receiver/ADCInFace/clk_out1
    SLICE_X37Y27                                                      r  Receiver/ADCInFace/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  Receiver/ADCInFace/startCurrentState_reg[2]/Q
                         net (fo=5, routed)           0.591     0.090    Receiver/ADCInFace/startCurrentState[2]
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.099     0.189 r  Receiver/ADCInFace/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.189    Receiver/ADCInFace/n_0_currentState[1]_i_1
    SLICE_X36Y27         FDRE                                         r  Receiver/ADCInFace/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.819    -0.871    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X36Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.214    -0.101    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.091    -0.010    Receiver/ADCInFace/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.557%)  route 0.639ns (77.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.553    -0.628    Receiver/ADCInFace/clk_out1
    SLICE_X37Y27                                                      r  Receiver/ADCInFace/startCurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  Receiver/ADCInFace/startCurrentState_reg[1]/Q
                         net (fo=5, routed)           0.639     0.151    Receiver/ADCInFace/startCurrentState[1]
    SLICE_X36Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.196 r  Receiver/ADCInFace/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.196    Receiver/ADCInFace/n_0_currentState[0]_i_1
    SLICE_X36Y27         FDRE                                         r  Receiver/ADCInFace/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.819    -0.871    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X36Y27                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.214    -0.101    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.092    -0.009    Receiver/ADCInFace/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.171ns (22.290%)  route 0.596ns (77.710%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[19]
                         net (fo=5, routed)           0.596     0.184    Transmitter/DACInterface/P[2]
    SLICE_X52Y24         LUT4 (Prop_lut4_I0_O)        0.045     0.229 r  Transmitter/DACInterface/tempBuffer[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.229    Transmitter/DACInterface/p_1_in[2]
    SLICE_X52Y24         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.821    -0.869    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y24                                                      r  Transmitter/DACInterface/tempBuffer_reg[2]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.214    -0.099    
    SLICE_X52Y24         FDRE (Hold_fdre_C_D)         0.121     0.022    Transmitter/DACInterface/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.171ns (23.029%)  route 0.572ns (76.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[27]
                         net (fo=5, routed)           0.572     0.160    Transmitter/DACInterface/P[10]
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.205 r  Transmitter/DACInterface/tempBuffer[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.205    Transmitter/DACInterface/p_1_in[10]
    SLICE_X53Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[10]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X53Y23         FDRE (Hold_fdre_C_D)         0.092    -0.006    Transmitter/DACInterface/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.171ns (23.052%)  route 0.571ns (76.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[25]
                         net (fo=5, routed)           0.571     0.159    Transmitter/DACInterface/P[8]
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.204 r  Transmitter/DACInterface/tempBuffer[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.204    Transmitter/DACInterface/p_1_in[8]
    SLICE_X53Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[8]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X53Y23         FDRE (Hold_fdre_C_D)         0.091    -0.007    Transmitter/DACInterface/tempBuffer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.171ns (22.273%)  route 0.597ns (77.727%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[24]
                         net (fo=5, routed)           0.597     0.185    Transmitter/DACInterface/P[7]
    SLICE_X51Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.230 r  Transmitter/DACInterface/tempBuffer[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.230    Transmitter/DACInterface/p_1_in[7]
    SLICE_X51Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[7]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.092    -0.006    Transmitter/DACInterface/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.236    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM
  To Clock:  clk_out2_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack       46.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.804ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.642ns (21.251%)  route 2.379ns (78.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 48.433 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.544    -0.968    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           2.379     1.930    Receiver/Debug_PassThroughDAC/Q[1]
    SLICE_X36Y24         LUT6 (Prop_lut6_I2_O)        0.124     2.054 r  Receiver/Debug_PassThroughDAC/tempBuffer[1]_i_1/O
                         net (fo=1, routed)           0.000     2.054    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[1]_i_1
    SLICE_X36Y24         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.428    48.433    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X36Y24                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/C
                         clock pessimism              0.492    48.924    
                         clock uncertainty           -0.098    48.826    
    SLICE_X36Y24         FDRE (Setup_fdre_C_D)        0.031    48.857    Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                         48.857    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                 46.804    

Slack (MET) :             46.868ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.580ns (23.249%)  route 1.915ns (76.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 48.432 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.545    -0.967    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X37Y25                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.511 f  Receiver/Debug_PassThroughDAC/currentState_reg[0]/Q
                         net (fo=20, routed)          1.213     0.703    Receiver/Debug_PassThroughDAC/currentState_0[0]
    SLICE_X37Y24         LUT2 (Prop_lut2_I1_O)        0.124     0.827 r  Receiver/Debug_PassThroughDAC/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.702     1.528    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[15]_i_1
    SLICE_X35Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.427    48.432    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X35Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]/C
                         clock pessimism              0.492    48.923    
                         clock uncertainty           -0.098    48.825    
    SLICE_X35Y25         FDRE (Setup_fdre_C_R)       -0.429    48.396    Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]
  -------------------------------------------------------------------
                         required time                         48.396    
                         arrival time                          -1.528    
  -------------------------------------------------------------------
                         slack                                 46.868    

Slack (MET) :             46.868ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.580ns (23.249%)  route 1.915ns (76.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 48.432 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.545    -0.967    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X37Y25                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.511 f  Receiver/Debug_PassThroughDAC/currentState_reg[0]/Q
                         net (fo=20, routed)          1.213     0.703    Receiver/Debug_PassThroughDAC/currentState_0[0]
    SLICE_X37Y24         LUT2 (Prop_lut2_I1_O)        0.124     0.827 r  Receiver/Debug_PassThroughDAC/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.702     1.528    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[15]_i_1
    SLICE_X35Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.427    48.432    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X35Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]/C
                         clock pessimism              0.492    48.923    
                         clock uncertainty           -0.098    48.825    
    SLICE_X35Y25         FDRE (Setup_fdre_C_R)       -0.429    48.396    Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]
  -------------------------------------------------------------------
                         required time                         48.396    
                         arrival time                          -1.528    
  -------------------------------------------------------------------
                         slack                                 46.868    

Slack (MET) :             46.998ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.773ns (32.977%)  route 1.571ns (67.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.551    -0.961    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.483 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.720     0.237    Transmitter/DACInterface/currentState[1]
    SLICE_X51Y24         LUT2 (Prop_lut2_I0_O)        0.295     0.532 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.851     1.384    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X52Y25         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y25                                                      r  Transmitter/DACInterface/tempBuffer_reg[12]/C
                         clock pessimism              0.564    49.003    
                         clock uncertainty           -0.098    48.905    
    SLICE_X52Y25         FDRE (Setup_fdre_C_R)       -0.524    48.381    Transmitter/DACInterface/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                         48.381    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                 46.998    

Slack (MET) :             46.998ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.773ns (32.977%)  route 1.571ns (67.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.551    -0.961    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.483 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.720     0.237    Transmitter/DACInterface/currentState[1]
    SLICE_X51Y24         LUT2 (Prop_lut2_I0_O)        0.295     0.532 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.851     1.384    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X52Y25         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y25                                                      r  Transmitter/DACInterface/tempBuffer_reg[13]/C
                         clock pessimism              0.564    49.003    
                         clock uncertainty           -0.098    48.905    
    SLICE_X52Y25         FDRE (Setup_fdre_C_R)       -0.524    48.381    Transmitter/DACInterface/tempBuffer_reg[13]
  -------------------------------------------------------------------
                         required time                         48.381    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                 46.998    

Slack (MET) :             46.998ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.773ns (32.977%)  route 1.571ns (67.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.551    -0.961    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.483 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.720     0.237    Transmitter/DACInterface/currentState[1]
    SLICE_X51Y24         LUT2 (Prop_lut2_I0_O)        0.295     0.532 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.851     1.384    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X52Y25         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y25                                                      r  Transmitter/DACInterface/tempBuffer_reg[14]/C
                         clock pessimism              0.564    49.003    
                         clock uncertainty           -0.098    48.905    
    SLICE_X52Y25         FDRE (Setup_fdre_C_R)       -0.524    48.381    Transmitter/DACInterface/tempBuffer_reg[14]
  -------------------------------------------------------------------
                         required time                         48.381    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                 46.998    

Slack (MET) :             46.998ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.773ns (32.977%)  route 1.571ns (67.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.551    -0.961    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.483 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.720     0.237    Transmitter/DACInterface/currentState[1]
    SLICE_X51Y24         LUT2 (Prop_lut2_I0_O)        0.295     0.532 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.851     1.384    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X52Y25         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y25                                                      r  Transmitter/DACInterface/tempBuffer_reg[15]/C
                         clock pessimism              0.564    49.003    
                         clock uncertainty           -0.098    48.905    
    SLICE_X52Y25         FDRE (Setup_fdre_C_R)       -0.524    48.381    Transmitter/DACInterface/tempBuffer_reg[15]
  -------------------------------------------------------------------
                         required time                         48.381    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                 46.998    

Slack (MET) :             47.030ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.897ns (30.423%)  route 2.051ns (69.577%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.551    -0.961    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.483 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.758     0.275    Transmitter/DACInterface/currentState[1]
    SLICE_X51Y24         LUT5 (Prop_lut5_I0_O)        0.295     0.570 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.293     1.864    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X50Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.988 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.988    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X50Y24         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.600    49.039    
                         clock uncertainty           -0.098    48.941    
    SLICE_X50Y24         FDRE (Setup_fdre_C_D)        0.077    49.018    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         49.018    
                         arrival time                          -1.988    
  -------------------------------------------------------------------
                         slack                                 47.030    

Slack (MET) :             47.045ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.923ns (31.032%)  route 2.051ns (68.968%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.551    -0.961    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.483 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.758     0.275    Transmitter/DACInterface/currentState[1]
    SLICE_X51Y24         LUT5 (Prop_lut5_I0_O)        0.295     0.570 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.293     1.864    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X50Y24         LUT5 (Prop_lut5_I0_O)        0.150     2.014 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     2.014    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X50Y24         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.600    49.039    
                         clock uncertainty           -0.098    48.941    
    SLICE_X50Y24         FDRE (Setup_fdre_C_D)        0.118    49.059    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         49.059    
                         arrival time                          -2.014    
  -------------------------------------------------------------------
                         slack                                 47.045    

Slack (MET) :             47.076ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/shiftCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.773ns (32.726%)  route 1.589ns (67.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.551    -0.961    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.483 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          1.057     0.575    Transmitter/DACInterface/currentState[1]
    SLICE_X49Y23         LUT2 (Prop_lut2_I1_O)        0.295     0.870 r  Transmitter/DACInterface/shiftCount[3]_i_1/O
                         net (fo=4, routed)           0.532     1.402    Transmitter/DACInterface/parallelLoadEn
    SLICE_X48Y23         FDRE                                         r  Transmitter/DACInterface/shiftCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X48Y23                                                      r  Transmitter/DACInterface/shiftCount_reg[0]/C
                         clock pessimism              0.564    49.004    
                         clock uncertainty           -0.098    48.906    
    SLICE_X48Y23         FDRE (Setup_fdre_C_R)       -0.429    48.477    Transmitter/DACInterface/shiftCount_reg[0]
  -------------------------------------------------------------------
                         required time                         48.477    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                 47.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.554    -0.627    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  Transmitter/DACInterface/tempBuffer_reg[7]/Q
                         net (fo=1, routed)           0.096    -0.390    Transmitter/DACInterface/tempBuffer[7]
    SLICE_X53Y23         LUT4 (Prop_lut4_I3_O)        0.045    -0.345 r  Transmitter/DACInterface/tempBuffer[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.345    Transmitter/DACInterface/p_1_in[8]
    SLICE_X53Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[8]/C
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.098    -0.516    
    SLICE_X53Y23         FDRE (Hold_fdre_C_D)         0.091    -0.425    Transmitter/DACInterface/tempBuffer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.259%)  route 0.145ns (50.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.550    -0.631    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X37Y24                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/Q
                         net (fo=1, routed)           0.145    -0.345    Receiver/Debug_PassThroughDAC/n_0_tempBuffer_reg[11]
    SLICE_X36Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.816    -0.874    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X36Y25                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/C
                         clock pessimism              0.274    -0.599    
                         clock uncertainty            0.098    -0.501    
    SLICE_X36Y25         FDRE (Hold_fdre_C_D)         0.070    -0.431    Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.554    -0.627    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  Transmitter/DACInterface/tempBuffer_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.445    Transmitter/DACInterface/tempBuffer[3]
    SLICE_X51Y23         LUT4 (Prop_lut4_I3_O)        0.099    -0.346 r  Transmitter/DACInterface/tempBuffer[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.346    Transmitter/DACInterface/p_1_in[4]
    SLICE_X51Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[4]/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.098    -0.529    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.091    -0.438    Transmitter/DACInterface/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.551    -0.630    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X39Y23                                                      r  Receiver/ADCInFace/temp1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Receiver/ADCInFace/temp1_reg[9]/Q
                         net (fo=2, routed)           0.124    -0.365    Receiver/ADCInFace/n_0_temp1_reg[9]
    SLICE_X38Y23         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.817    -0.873    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X38Y23                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
                         clock pessimism              0.255    -0.617    
                         clock uncertainty            0.098    -0.519    
    SLICE_X38Y23         FDRE (Hold_fdre_C_D)         0.060    -0.459    Receiver/ADCInFace/convertedValue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.416%)  route 0.137ns (45.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y25                                                      r  Receiver/ADCInFace/temp1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  Receiver/ADCInFace/temp1_reg[11]/Q
                         net (fo=1, routed)           0.137    -0.331    Receiver/ADCInFace/n_0_temp1_reg[11]
    SLICE_X34Y24         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.815    -0.875    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[11]/C
                         clock pessimism              0.274    -0.600    
                         clock uncertainty            0.098    -0.502    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.052    -0.450    Receiver/ADCInFace/convertedValue_reg[11]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.299%)  route 0.150ns (47.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y25                                                      r  Receiver/ADCInFace/temp1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  Receiver/ADCInFace/temp1_reg[1]/Q
                         net (fo=2, routed)           0.150    -0.319    Receiver/ADCInFace/n_0_temp1_reg[1]
    SLICE_X34Y24         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.815    -0.875    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
                         clock pessimism              0.274    -0.600    
                         clock uncertainty            0.098    -0.502    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.063    -0.439    Receiver/ADCInFace/convertedValue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.310%)  route 0.150ns (47.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y25                                                      r  Receiver/ADCInFace/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  Receiver/ADCInFace/temp1_reg[0]/Q
                         net (fo=2, routed)           0.150    -0.319    Receiver/ADCInFace/n_0_temp1_reg[0]
    SLICE_X34Y24         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.815    -0.875    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
                         clock pessimism              0.274    -0.600    
                         clock uncertainty            0.098    -0.502    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.059    -0.443    Receiver/ADCInFace/convertedValue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y25                                                      r  Receiver/ADCInFace/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  Receiver/ADCInFace/temp1_reg[0]/Q
                         net (fo=2, routed)           0.122    -0.346    Receiver/ADCInFace/n_0_temp1_reg[0]
    SLICE_X34Y25         FDRE                                         r  Receiver/ADCInFace/temp1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.815    -0.875    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y25                                                      r  Receiver/ADCInFace/temp1_reg[1]/C
                         clock pessimism              0.242    -0.632    
                         clock uncertainty            0.098    -0.534    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.063    -0.471    Receiver/ADCInFace/temp1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.549    -0.632    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y25                                                      r  Receiver/ADCInFace/temp1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  Receiver/ADCInFace/temp1_reg[2]/Q
                         net (fo=2, routed)           0.124    -0.344    Receiver/ADCInFace/n_0_temp1_reg[2]
    SLICE_X34Y25         FDRE                                         r  Receiver/ADCInFace/temp1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.815    -0.875    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y25                                                      r  Receiver/ADCInFace/temp1_reg[3]/C
                         clock pessimism              0.242    -0.632    
                         clock uncertainty            0.098    -0.534    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.060    -0.474    Receiver/ADCInFace/temp1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.025%)  route 0.329ns (69.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.553    -0.628    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X36Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          0.329    -0.159    Receiver/ADCInFace/currentState[1]
    SLICE_X34Y24         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.815    -0.875    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X34Y24                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
                         clock pessimism              0.503    -0.371    
                         clock uncertainty            0.098    -0.273    
    SLICE_X34Y24         FDRE (Hold_fdre_C_CE)       -0.016    -0.289    Receiver/ADCInFace/convertedValue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.130    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM_1
  To Clock:  clk_out2_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        6.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.308ns  (logic 0.704ns (21.283%)  route 2.604ns (78.717%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 39.039 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.551    39.039    Transmitter/DACInterface/clk_out1
    SLICE_X51Y24                                                      r  Transmitter/DACInterface/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.456    39.495 r  Transmitter/DACInterface/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.310    40.806    Transmitter/DACInterface/startCurrentState[2]
    SLICE_X51Y24         LUT5 (Prop_lut5_I4_O)        0.124    40.930 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.293    42.223    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X50Y24         LUT5 (Prop_lut5_I0_O)        0.124    42.347 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000    42.347    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X50Y24         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.398    48.838    
                         clock uncertainty           -0.214    48.624    
    SLICE_X50Y24         FDRE (Setup_fdre_C_D)        0.077    48.701    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.701    
                         arrival time                         -42.347    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.363ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.248ns  (logic 0.584ns (17.982%)  route 2.664ns (82.018%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.643    39.131    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.434    39.565 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[18]
                         net (fo=5, routed)           2.664    42.229    Transmitter/DACInterface/P[1]
    SLICE_X52Y24         LUT4 (Prop_lut4_I0_O)        0.150    42.379 r  Transmitter/DACInterface/tempBuffer[1]_i_1__0/O
                         net (fo=1, routed)           0.000    42.379    Transmitter/DACInterface/p_1_in[1]
    SLICE_X52Y24         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y24                                                      r  Transmitter/DACInterface/tempBuffer_reg[1]/C
                         clock pessimism              0.398    48.838    
                         clock uncertainty           -0.214    48.624    
    SLICE_X52Y24         FDRE (Setup_fdre_C_D)        0.118    48.742    Transmitter/DACInterface/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                         48.742    
                         arrival time                         -42.379    
  -------------------------------------------------------------------
                         slack                                  6.363    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.334ns  (logic 0.730ns (21.897%)  route 2.604ns (78.103%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 39.039 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.551    39.039    Transmitter/DACInterface/clk_out1
    SLICE_X51Y24                                                      r  Transmitter/DACInterface/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.456    39.495 r  Transmitter/DACInterface/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.310    40.806    Transmitter/DACInterface/startCurrentState[2]
    SLICE_X51Y24         LUT5 (Prop_lut5_I4_O)        0.124    40.930 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.293    42.223    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X50Y24         LUT5 (Prop_lut5_I0_O)        0.150    42.373 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    42.373    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X50Y24         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y24                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.398    48.838    
                         clock uncertainty           -0.214    48.624    
    SLICE_X50Y24         FDRE (Setup_fdre_C_D)        0.118    48.742    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.742    
                         arrival time                         -42.373    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.490ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.122ns  (logic 0.766ns (24.536%)  route 2.356ns (75.464%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 48.433 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.967ns = ( 39.033 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.545    39.033    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X38Y25                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.518    39.551 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.348    40.900    Receiver/Debug_PassThroughDAC/startCurrentState[0]
    SLICE_X38Y25         LUT5 (Prop_lut5_I2_O)        0.124    41.024 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           1.008    42.031    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X37Y25         LUT6 (Prop_lut6_I0_O)        0.124    42.155 r  Receiver/Debug_PassThroughDAC/currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000    42.155    Receiver/Debug_PassThroughDAC/n_0_currentState[0]_i_1__0
    SLICE_X37Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.428    48.433    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X37Y25                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                         clock pessimism              0.398    48.831    
                         clock uncertainty           -0.214    48.617    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)        0.029    48.646    Receiver/Debug_PassThroughDAC/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.646    
                         arrival time                         -42.155    
  -------------------------------------------------------------------
                         slack                                  6.490    

Slack (MET) :             6.493ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.121ns  (logic 0.766ns (24.543%)  route 2.355ns (75.457%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 48.433 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.967ns = ( 39.033 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.545    39.033    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X38Y25                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.518    39.551 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.348    40.900    Receiver/Debug_PassThroughDAC/startCurrentState[0]
    SLICE_X38Y25         LUT5 (Prop_lut5_I2_O)        0.124    41.024 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           1.007    42.030    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X37Y25         LUT6 (Prop_lut6_I0_O)        0.124    42.154 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_1__0/O
                         net (fo=1, routed)           0.000    42.154    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_1__0
    SLICE_X37Y25         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.428    48.433    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X37Y25                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                         clock pessimism              0.398    48.831    
                         clock uncertainty           -0.214    48.617    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)        0.031    48.648    Receiver/Debug_PassThroughDAC/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.648    
                         arrival time                         -42.154    
  -------------------------------------------------------------------
                         slack                                  6.493    

Slack (MET) :             6.749ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.821ns  (logic 0.558ns (19.779%)  route 2.263ns (80.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.643    39.131    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434    39.565 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[17]
                         net (fo=5, routed)           2.263    41.828    Transmitter/DACInterface/P[0]
    SLICE_X52Y24         LUT3 (Prop_lut3_I2_O)        0.124    41.952 r  Transmitter/DACInterface/tempBuffer[0]_i_1__0/O
                         net (fo=1, routed)           0.000    41.952    Transmitter/DACInterface/p_1_in[0]
    SLICE_X52Y24         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y24                                                      r  Transmitter/DACInterface/tempBuffer_reg[0]/C
                         clock pessimism              0.398    48.838    
                         clock uncertainty           -0.214    48.624    
    SLICE_X52Y24         FDRE (Setup_fdre_C_D)        0.077    48.701    Transmitter/DACInterface/tempBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                         48.701    
                         arrival time                         -41.952    
  -------------------------------------------------------------------
                         slack                                  6.749    

Slack (MET) :             6.944ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.574ns  (logic 0.558ns (21.675%)  route 2.016ns (78.325%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 48.435 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.643    39.131    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.434    39.565 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[26]
                         net (fo=5, routed)           2.016    41.581    Receiver/Debug_PassThroughDAC/P[9]
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    41.705 r  Receiver/Debug_PassThroughDAC/tempBuffer[9]_i_1/O
                         net (fo=1, routed)           0.000    41.705    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[9]_i_1
    SLICE_X37Y23         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.430    48.435    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X37Y23                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/C
                         clock pessimism              0.398    48.833    
                         clock uncertainty           -0.214    48.619    
    SLICE_X37Y23         FDRE (Setup_fdre_C_D)        0.031    48.650    Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]
  -------------------------------------------------------------------
                         required time                         48.650    
                         arrival time                         -41.705    
  -------------------------------------------------------------------
                         slack                                  6.944    

Slack (MET) :             7.024ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.495ns  (logic 0.558ns (22.361%)  route 1.937ns (77.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 48.435 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.643    39.131    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.434    39.565 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[27]
                         net (fo=5, routed)           1.937    41.502    Receiver/Debug_PassThroughDAC/P[10]
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    41.626 r  Receiver/Debug_PassThroughDAC/tempBuffer[10]_i_1/O
                         net (fo=1, routed)           0.000    41.626    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[10]_i_1
    SLICE_X37Y23         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.430    48.435    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X37Y23                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/C
                         clock pessimism              0.398    48.833    
                         clock uncertainty           -0.214    48.619    
    SLICE_X37Y23         FDRE (Setup_fdre_C_D)        0.032    48.651    Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                         48.651    
                         arrival time                         -41.626    
  -------------------------------------------------------------------
                         slack                                  7.024    

Slack (MET) :             7.125ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.401ns  (logic 0.558ns (23.242%)  route 1.843ns (76.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.643    39.131    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.434    39.565 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[26]
                         net (fo=5, routed)           1.843    41.408    Transmitter/DACInterface/P[9]
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.124    41.532 r  Transmitter/DACInterface/tempBuffer[9]_i_1__0/O
                         net (fo=1, routed)           0.000    41.532    Transmitter/DACInterface/p_1_in[9]
    SLICE_X53Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.437    48.442    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[9]/C
                         clock pessimism              0.398    48.840    
                         clock uncertainty           -0.214    48.626    
    SLICE_X53Y23         FDRE (Setup_fdre_C_D)        0.031    48.657    Transmitter/DACInterface/tempBuffer_reg[9]
  -------------------------------------------------------------------
                         required time                         48.657    
                         arrival time                         -41.532    
  -------------------------------------------------------------------
                         slack                                  7.125    

Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.373ns  (logic 0.558ns (23.519%)  route 1.815ns (76.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 48.436 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        1.643    39.131    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.434    39.565 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[23]
                         net (fo=5, routed)           1.815    41.379    Receiver/Debug_PassThroughDAC/P[6]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124    41.503 r  Receiver/Debug_PassThroughDAC/tempBuffer[6]_i_1/O
                         net (fo=1, routed)           0.000    41.503    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[6]_i_1
    SLICE_X36Y22         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.431    48.436    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X36Y22                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/C
                         clock pessimism              0.398    48.834    
                         clock uncertainty           -0.214    48.620    
    SLICE_X36Y22         FDRE (Setup_fdre_C_D)        0.029    48.649    Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                         48.649    
                         arrival time                         -41.503    
  -------------------------------------------------------------------
                         slack                                  7.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.171ns (25.366%)  route 0.503ns (74.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[20]
                         net (fo=5, routed)           0.348    -0.064    Transmitter/DACInterface/P[3]
    SLICE_X52Y24         LUT4 (Prop_lut4_I0_O)        0.045    -0.019 r  Transmitter/DACInterface/tempBuffer[3]_i_1__0/O
                         net (fo=1, routed)           0.155     0.136    Transmitter/DACInterface/p_1_in[3]
    SLICE_X51Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[3]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.075    -0.023    Transmitter/DACInterface/tempBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.171ns (24.636%)  route 0.523ns (75.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[21]
                         net (fo=5, routed)           0.523     0.111    Transmitter/DACInterface/P[4]
    SLICE_X51Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.156 r  Transmitter/DACInterface/tempBuffer[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.156    Transmitter/DACInterface/p_1_in[4]
    SLICE_X51Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[4]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.091    -0.007    Transmitter/DACInterface/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.171ns (23.819%)  route 0.547ns (76.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[23]
                         net (fo=5, routed)           0.547     0.135    Transmitter/DACInterface/P[6]
    SLICE_X51Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.180 r  Transmitter/DACInterface/tempBuffer[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.180    Transmitter/DACInterface/p_1_in[6]
    SLICE_X51Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[6]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.092    -0.006    Transmitter/DACInterface/tempBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.171ns (23.587%)  route 0.554ns (76.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[22]
                         net (fo=5, routed)           0.554     0.142    Transmitter/DACInterface/P[5]
    SLICE_X51Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.187 r  Transmitter/DACInterface/tempBuffer[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.187    Transmitter/DACInterface/p_1_in[5]
    SLICE_X51Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[5]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.092    -0.006    Transmitter/DACInterface/tempBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.227ns (27.755%)  route 0.591ns (72.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.553    -0.628    Receiver/ADCInFace/clk_out1
    SLICE_X37Y27                                                      r  Receiver/ADCInFace/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  Receiver/ADCInFace/startCurrentState_reg[2]/Q
                         net (fo=5, routed)           0.591     0.090    Receiver/ADCInFace/startCurrentState[2]
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.099     0.189 r  Receiver/ADCInFace/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.189    Receiver/ADCInFace/n_0_currentState[1]_i_1
    SLICE_X36Y27         FDRE                                         r  Receiver/ADCInFace/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.819    -0.871    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X36Y27                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.214    -0.101    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.091    -0.010    Receiver/ADCInFace/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.557%)  route 0.639ns (77.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.553    -0.628    Receiver/ADCInFace/clk_out1
    SLICE_X37Y27                                                      r  Receiver/ADCInFace/startCurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  Receiver/ADCInFace/startCurrentState_reg[1]/Q
                         net (fo=5, routed)           0.639     0.151    Receiver/ADCInFace/startCurrentState[1]
    SLICE_X36Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.196 r  Receiver/ADCInFace/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.196    Receiver/ADCInFace/n_0_currentState[0]_i_1
    SLICE_X36Y27         FDRE                                         r  Receiver/ADCInFace/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.819    -0.871    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X36Y27                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.214    -0.101    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.092    -0.009    Receiver/ADCInFace/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.171ns (22.290%)  route 0.596ns (77.710%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[19]
                         net (fo=5, routed)           0.596     0.184    Transmitter/DACInterface/P[2]
    SLICE_X52Y24         LUT4 (Prop_lut4_I0_O)        0.045     0.229 r  Transmitter/DACInterface/tempBuffer[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.229    Transmitter/DACInterface/p_1_in[2]
    SLICE_X52Y24         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.821    -0.869    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y24                                                      r  Transmitter/DACInterface/tempBuffer_reg[2]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.214    -0.099    
    SLICE_X52Y24         FDRE (Hold_fdre_C_D)         0.121     0.022    Transmitter/DACInterface/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.171ns (23.029%)  route 0.572ns (76.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[27]
                         net (fo=5, routed)           0.572     0.160    Transmitter/DACInterface/P[10]
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.205 r  Transmitter/DACInterface/tempBuffer[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.205    Transmitter/DACInterface/p_1_in[10]
    SLICE_X53Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[10]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X53Y23         FDRE (Hold_fdre_C_D)         0.092    -0.006    Transmitter/DACInterface/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.171ns (23.052%)  route 0.571ns (76.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[25]
                         net (fo=5, routed)           0.571     0.159    Transmitter/DACInterface/P[8]
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.204 r  Transmitter/DACInterface/tempBuffer[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.204    Transmitter/DACInterface/p_1_in[8]
    SLICE_X53Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[8]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X53Y23         FDRE (Hold_fdre_C_D)         0.091    -0.007    Transmitter/DACInterface/tempBuffer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.171ns (22.273%)  route 0.597ns (77.727%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1394, routed)        0.643    -0.538    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y9                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126    -0.412 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[24]
                         net (fo=5, routed)           0.597     0.185    Transmitter/DACInterface/P[7]
    SLICE_X51Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.230 r  Transmitter/DACInterface/tempBuffer[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.230    Transmitter/DACInterface/p_1_in[7]
    SLICE_X51Y23         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X51Y23                                                      r  Transmitter/DACInterface/tempBuffer_reg[7]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.092    -0.006    Transmitter/DACInterface/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.236    





