

================================================================
== Vitis HLS Report for 'dataflow_in_loop_TRAINING_INST'
================================================================
* Date:           Tue Dec 17 15:07:14 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.541 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     4209|     4209|  42.090 us|  42.090 us|  3088|  3088|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------+-------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                   |                         |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |              Instance             |          Module         |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------+-------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_READ_TRAINING_DATA_proc_fu_36  |READ_TRAINING_DATA_proc  |     1121|     1121|  11.210 us|  11.210 us|  1121|  1121|       no|
        |grp_compute_fu_46                  |compute                  |     3087|     3087|  30.870 us|  30.870 us|  3087|  3087|       no|
        +-----------------------------------+-------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln280_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %trunc_ln280"   --->   Operation 5 'read' 'trunc_ln280_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "%call_ln0 = call void @READ_TRAINING_DATA_proc, i13 %trunc_ln280_read, i512 %data, i16 %training_instance_V"   --->   Operation 6 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [1/2] (0.00ns)   --->   "%call_ln0 = call void @READ_TRAINING_DATA_proc, i13 %trunc_ln280_read, i512 %data, i16 %training_instance_V"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.24>
ST_3 : Operation 8 [2/2] (1.24ns)   --->   "%call_ln282 = call void @compute, i8 %label_local_V, i13 %trunc_ln280_read, i32 %theta_local_V, i16 %training_instance_V, i10 %lut_V" [sgd.cpp:282]   --->   Operation 8 'call' 'call_ln282' <Predicate = true> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %data, void @empty_10, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln276 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_0" [sgd.cpp:276]   --->   Operation 10 'specdataflowpipeline' 'specdataflowpipeline_ln276' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/2] (0.00ns)   --->   "%call_ln282 = call void @compute, i8 %label_local_V, i13 %trunc_ln280_read, i32 %theta_local_V, i16 %training_instance_V, i10 %lut_V" [sgd.cpp:282]   --->   Operation 11 'call' 'call_ln282' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%ret_ln282 = ret" [sgd.cpp:282]   --->   Operation 12 'ret' 'ret_ln282' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln280]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ training_instance_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ theta_local_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ lut_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ label_local_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
trunc_ln280_read           (read                ) [ 00111]
call_ln0                   (call                ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specdataflowpipeline_ln276 (specdataflowpipeline) [ 00000]
call_ln282                 (call                ) [ 00000]
ret_ln282                  (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln280">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln280"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="training_instance_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="theta_local_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="lut_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="label_local_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="label_local_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="READ_TRAINING_DATA_proc"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="trunc_ln280_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="13" slack="0"/>
<pin id="32" dir="0" index="1" bw="13" slack="0"/>
<pin id="33" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln280_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_READ_TRAINING_DATA_proc_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="13" slack="0"/>
<pin id="39" dir="0" index="2" bw="512" slack="0"/>
<pin id="40" dir="0" index="3" bw="16" slack="0"/>
<pin id="41" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_compute_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="0" index="2" bw="13" slack="2"/>
<pin id="50" dir="0" index="3" bw="32" slack="0"/>
<pin id="51" dir="0" index="4" bw="16" slack="0"/>
<pin id="52" dir="0" index="5" bw="10" slack="0"/>
<pin id="53" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln282/3 "/>
</bind>
</comp>

<comp id="59" class="1005" name="trunc_ln280_read_reg_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="13" slack="1"/>
<pin id="61" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln280_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="12" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="42"><net_src comp="14" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="30" pin="2"/><net_sink comp="36" pin=1"/></net>

<net id="44"><net_src comp="2" pin="0"/><net_sink comp="36" pin=2"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="36" pin=3"/></net>

<net id="54"><net_src comp="16" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="6" pin="0"/><net_sink comp="46" pin=3"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="46" pin=4"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="46" pin=5"/></net>

<net id="62"><net_src comp="30" pin="2"/><net_sink comp="59" pin=0"/></net>

<net id="63"><net_src comp="59" pin="1"/><net_sink comp="36" pin=1"/></net>

<net id="64"><net_src comp="59" pin="1"/><net_sink comp="46" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: training_instance_V | {1 2 }
	Port: theta_local_V | {3 4 }
 - Input state : 
	Port: dataflow_in_loop_TRAINING_INST : trunc_ln280 | {1 }
	Port: dataflow_in_loop_TRAINING_INST : data | {1 2 }
	Port: dataflow_in_loop_TRAINING_INST : training_instance_V | {3 4 }
	Port: dataflow_in_loop_TRAINING_INST : theta_local_V | {3 4 }
	Port: dataflow_in_loop_TRAINING_INST : lut_V | {3 4 }
	Port: dataflow_in_loop_TRAINING_INST : label_local_V | {3 4 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_READ_TRAINING_DATA_proc_fu_36 |    0    |    0    |  0.387  |   582   |   2243  |    0    |
|          |         grp_compute_fu_46         |    2    |    6    |  3.483  |   390   |   678   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   read   |    trunc_ln280_read_read_fu_30    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                   |    2    |    6    |   3.87  |   972   |   2921  |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|trunc_ln280_read_reg_59|   13   |
+-----------------------+--------+
|         Total         |   13   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
| grp_READ_TRAINING_DATA_proc_fu_36 |  p1  |   2  |  13  |   26   ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   26   ||  0.387  ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    2   |    6   |    3   |   972  |  2921  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   13   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    6   |    4   |   985  |  2930  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
