

================================================================
== Vivado HLS Report for 'test_direct_dma'
================================================================
* Date:           Sat Apr 18 21:58:17 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        test_direct_dma
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      2.52|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 3  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+---------+--------------+--------+
|        RTL Ports       | Dir | Bits| Protocol| Source Object| C Type |
+------------------------+-----+-----+---------+--------------+--------+
|s_axi_AXILiteS_AWVALID  |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_AWREADY  | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_AWADDR   |  in |    6|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_WVALID   |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_WREADY   | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_WDATA    |  in |   32|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_WSTRB    |  in |    4|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_ARVALID  |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_ARREADY  | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_ARADDR   |  in |    6|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_RVALID   | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_RREADY   |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_RDATA    | out |   32|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_RRESP    | out |    2|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_BVALID   | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_BREADY   |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_BRESP    | out |    2|  s_axi  |   AXILiteS   | scalar |
+------------------------+-----+-----+---------+--------------+--------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	3  / (!read_mover_halt_complete_read)
	4  / (read_mover_halt_complete_read)
4 --> 
	4  / (!write_mover_halt_complete_read)
	5  / (write_mover_halt_complete_read)
5 --> 
	5  / (tmp_2)
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: length_read [1/1] 0.00ns
:13  %length_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %length_r)

ST_1: destinationAddress_read [1/1] 0.00ns
:14  %destinationAddress_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %destinationAddress)

ST_1: sourceAddress_read [1/1] 0.00ns
:15  %sourceAddress_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %sourceAddress)

ST_1: sourceAddress_assign [1/1] 0.00ns
:16  %sourceAddress_assign = alloca i32, align 4

ST_1: destinationAddress_assign [1/1] 0.00ns
:17  %destinationAddress_assign = alloca i32, align 4

ST_1: length_assign [1/1] 0.00ns
:18  %length_assign = alloca i32, align 4

ST_1: stg_12 [1/1] 0.00ns
:19  store volatile i32 %sourceAddress_read, i32* %sourceAddress_assign, align 4

ST_1: stg_13 [1/1] 0.00ns
:20  store volatile i32 %destinationAddress_read, i32* %destinationAddress_assign, align 4

ST_1: stg_14 [1/1] 0.00ns
:21  store volatile i32 %length_read, i32* %length_assign, align 4


 <State 2>: 0.00ns
ST_2: stg_15 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i72* %read_mover_V_V), !map !7

ST_2: stg_16 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i72* %write_mover_V_V), !map !11

ST_2: stg_17 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i128* %in_stream_V_V), !map !15

ST_2: stg_18 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i128* %out_stream_V_V), !map !19

ST_2: stg_19 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %sourceAddress), !map !23

ST_2: stg_20 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %destinationAddress), !map !29

ST_2: stg_21 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %length_r), !map !33

ST_2: stg_22 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %read_mover_halt), !map !37

ST_2: stg_23 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %read_mover_halt_complete), !map !41

ST_2: stg_24 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %write_mover_halt), !map !45

ST_2: stg_25 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %write_mover_halt_complete), !map !49

ST_2: stg_26 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !53

ST_2: stg_27 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @str) nounwind

ST_2: stg_28 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecWire(i1* %write_mover_halt_complete, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_29 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecWire(i1* %write_mover_halt, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_30 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecWire(i1* %read_mover_halt_complete, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_31 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecWire(i1* %read_mover_halt, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_32 [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecWire(i72* %write_mover_V_V, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_33 [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecWire(i72* %read_mover_V_V, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_34 [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecWire(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_35 [1/1] 0.00ns
:29  call void (...)* @_ssdm_op_SpecWire(i32 %length_r, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_36 [1/1] 0.00ns
:30  call void (...)* @_ssdm_op_SpecWire(i32 %length_r, [7 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_37 [1/1] 0.00ns
:31  call void (...)* @_ssdm_op_SpecWire(i32 %destinationAddress, [7 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_38 [1/1] 0.00ns
:32  call void (...)* @_ssdm_op_SpecWire(i32 %sourceAddress, [7 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_39 [1/1] 0.00ns
:33  call void (...)* @_ssdm_op_SpecWire(i128* %out_stream_V_V, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_40 [1/1] 0.00ns
:34  call void (...)* @_ssdm_op_SpecWire(i128* %in_stream_V_V, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_41 [1/1] 0.00ns
:35  call void (...)* @_ssdm_op_SpecWire(i32 %destinationAddress, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_42 [1/1] 0.00ns
:36  call void (...)* @_ssdm_op_SpecWire(i32 %sourceAddress, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: sourceOffset_0 [1/1] 0.00ns
:37  %sourceOffset_0 = load volatile i32* %sourceAddress_assign, align 4

ST_2: destOffset_0 [1/1] 0.00ns
:38  %destOffset_0 = load volatile i32* %destinationAddress_assign, align 4

ST_2: length_assign_load [1/1] 0.00ns
:39  %length_assign_load = load volatile i32* %length_assign, align 4

ST_2: tmp [1/1] 0.00ns
:40  %tmp = trunc i32 %length_assign_load to i28

ST_2: read_length [1/1] 0.00ns
:41  %read_length = shl i32 %length_assign_load, 4

ST_2: stg_48 [1/1] 0.00ns
:42  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %read_mover_halt, i1 true)

ST_2: stg_49 [1/1] 0.00ns
:43  br label %1


 <State 3>: 0.00ns
ST_3: read_mover_halt_complete_read [1/1] 0.00ns
:0  %read_mover_halt_complete_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %read_mover_halt_complete)

ST_3: stg_51 [1/1] 0.00ns
:1  br i1 %read_mover_halt_complete_read, label %3, label %2

ST_3: stg_52 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %read_mover_halt, i1 false)

ST_3: stg_53 [1/1] 0.00ns
:1  br label %1

ST_3: stg_54 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %write_mover_halt, i1 true)

ST_3: stg_55 [1/1] 0.00ns
:1  br label %4


 <State 4>: 1.57ns
ST_4: write_mover_halt_complete_read [1/1] 0.00ns
:0  %write_mover_halt_complete_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %write_mover_halt_complete)

ST_4: stg_57 [1/1] 0.00ns
:1  br i1 %write_mover_halt_complete_read, label %6, label %5

ST_4: stg_58 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %write_mover_halt, i1 false)

ST_4: stg_59 [1/1] 0.00ns
:1  br label %4

ST_4: p_Repl2_1 [1/1] 0.00ns
:0  %p_Repl2_1 = load volatile i32* %sourceAddress_assign, align 4

ST_4: p_Result_s [1/1] 0.00ns
:1  %p_Result_s = call i72 @_ssdm_op_BitConcatenate.i72.i8.i32.i28.i4(i8 0, i32 %p_Repl2_1, i28 %tmp, i4 0)

ST_4: stg_62 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.axis.volatile.i72P(i72* %read_mover_V_V, i72 %p_Result_s)

ST_4: p_Repl2_2 [1/1] 0.00ns
:3  %p_Repl2_2 = load volatile i32* %destinationAddress_assign, align 4

ST_4: p_Result_1 [1/1] 0.00ns
:4  %p_Result_1 = call i72 @_ssdm_op_BitConcatenate.i72.i8.i32.i28.i4(i8 0, i32 %p_Repl2_2, i28 %tmp, i4 0)

ST_4: stg_65 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.axis.volatile.i72P(i72* %write_mover_V_V, i72 %p_Result_1)

ST_4: stg_66 [1/1] 1.57ns
:6  br label %7


 <State 5>: 2.52ns
ST_5: i [1/1] 0.00ns
:0  %i = phi i32 [ 0, %6 ], [ %i_1, %8 ]

ST_5: length_assign_load_1 [1/1] 0.00ns
:1  %length_assign_load_1 = load volatile i32* %length_assign, align 4

ST_5: tmp_2 [1/1] 2.52ns
:2  %tmp_2 = icmp slt i32 %i, %length_assign_load_1

ST_5: i_1 [1/1] 2.44ns
:3  %i_1 = add nsw i32 %i, 1

ST_5: stg_71 [1/1] 0.00ns
:4  br i1 %tmp_2, label %8, label %9

ST_5: tmp_V_2 [1/1] 0.00ns
:0  %tmp_V_2 = call i128 @_ssdm_op_Read.axis.volatile.i128P(i128* %in_stream_V_V)

ST_5: stg_73 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.axis.volatile.i128P(i128* %out_stream_V_V, i128 %tmp_V_2)

ST_5: stg_74 [1/1] 0.00ns
:2  br label %7

ST_5: stg_75 [1/1] 0.00ns
:0  ret i32 %read_length



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ read_mover_V_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x41f26b0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ write_mover_V_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x41fd600; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4226b40; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x422ac40; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sourceAddress]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x3ec59a0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ destinationAddress]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x3cf6740; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ length_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x3b89e50; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ read_mover_halt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4100650; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ read_mover_halt_complete]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x40aacc0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ write_mover_halt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x3715f50; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ write_mover_halt_complete]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x3dbb890; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
length_read                    (read          ) [ 000000]
destinationAddress_read        (read          ) [ 000000]
sourceAddress_read             (read          ) [ 000000]
sourceAddress_assign           (alloca        ) [ 011110]
destinationAddress_assign      (alloca        ) [ 011110]
length_assign                  (alloca        ) [ 011111]
stg_12                         (store         ) [ 000000]
stg_13                         (store         ) [ 000000]
stg_14                         (store         ) [ 000000]
stg_15                         (specbitsmap   ) [ 000000]
stg_16                         (specbitsmap   ) [ 000000]
stg_17                         (specbitsmap   ) [ 000000]
stg_18                         (specbitsmap   ) [ 000000]
stg_19                         (specbitsmap   ) [ 000000]
stg_20                         (specbitsmap   ) [ 000000]
stg_21                         (specbitsmap   ) [ 000000]
stg_22                         (specbitsmap   ) [ 000000]
stg_23                         (specbitsmap   ) [ 000000]
stg_24                         (specbitsmap   ) [ 000000]
stg_25                         (specbitsmap   ) [ 000000]
stg_26                         (specbitsmap   ) [ 000000]
stg_27                         (spectopmodule ) [ 000000]
stg_28                         (specwire      ) [ 000000]
stg_29                         (specwire      ) [ 000000]
stg_30                         (specwire      ) [ 000000]
stg_31                         (specwire      ) [ 000000]
stg_32                         (specwire      ) [ 000000]
stg_33                         (specwire      ) [ 000000]
stg_34                         (specwire      ) [ 000000]
stg_35                         (specwire      ) [ 000000]
stg_36                         (specwire      ) [ 000000]
stg_37                         (specwire      ) [ 000000]
stg_38                         (specwire      ) [ 000000]
stg_39                         (specwire      ) [ 000000]
stg_40                         (specwire      ) [ 000000]
stg_41                         (specwire      ) [ 000000]
stg_42                         (specwire      ) [ 000000]
sourceOffset_0                 (load          ) [ 000000]
destOffset_0                   (load          ) [ 000000]
length_assign_load             (load          ) [ 000000]
tmp                            (trunc         ) [ 000110]
read_length                    (shl           ) [ 000111]
stg_48                         (write         ) [ 000000]
stg_49                         (br            ) [ 000000]
read_mover_halt_complete_read  (read          ) [ 000100]
stg_51                         (br            ) [ 000000]
stg_52                         (write         ) [ 000000]
stg_53                         (br            ) [ 000000]
stg_54                         (write         ) [ 000000]
stg_55                         (br            ) [ 000000]
write_mover_halt_complete_read (read          ) [ 000010]
stg_57                         (br            ) [ 000000]
stg_58                         (write         ) [ 000000]
stg_59                         (br            ) [ 000000]
p_Repl2_1                      (load          ) [ 000000]
p_Result_s                     (bitconcatenate) [ 000000]
stg_62                         (write         ) [ 000000]
p_Repl2_2                      (load          ) [ 000000]
p_Result_1                     (bitconcatenate) [ 000000]
stg_65                         (write         ) [ 000000]
stg_66                         (br            ) [ 000011]
i                              (phi           ) [ 000001]
length_assign_load_1           (load          ) [ 000000]
tmp_2                          (icmp          ) [ 000001]
i_1                            (add           ) [ 000011]
stg_71                         (br            ) [ 000000]
tmp_V_2                        (read          ) [ 000000]
stg_73                         (write         ) [ 000000]
stg_74                         (br            ) [ 000011]
stg_75                         (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="read_mover_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_mover_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="write_mover_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_mover_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_stream_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sourceAddress">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sourceAddress"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="destinationAddress">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="destinationAddress"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="length_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_r"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="read_mover_halt">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_mover_halt"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="read_mover_halt_complete">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_mover_halt_complete"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="write_mover_halt">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_mover_halt"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="write_mover_halt_complete">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_mover_halt_complete"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i72.i8.i32.i28.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i72P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="sourceAddress_assign_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sourceAddress_assign/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="destinationAddress_assign_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="destinationAddress_assign/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="length_assign_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="length_assign/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="length_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="length_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="destinationAddress_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="destinationAddress_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sourceAddress_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sourceAddress_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_48/2 stg_52/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="read_mover_halt_complete_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="read_mover_halt_complete_read/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="1" slack="0"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_54/3 stg_58/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="write_mover_halt_complete_read_read_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="write_mover_halt_complete_read/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="stg_62_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="72" slack="0"/>
<pin id="133" dir="0" index="2" bw="72" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_62/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="stg_65_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="72" slack="0"/>
<pin id="140" dir="0" index="2" bw="72" slack="0"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_65/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_V_2_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="128" slack="0"/>
<pin id="146" dir="0" index="1" bw="128" slack="0"/>
<pin id="147" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_2/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="stg_73_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="128" slack="0"/>
<pin id="153" dir="0" index="2" bw="128" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_73/5 "/>
</bind>
</comp>

<comp id="158" class="1005" name="i_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="i_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="32" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sourceOffset_0/2 p_Repl2_1/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="destOffset_0/2 p_Repl2_2/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="length_assign_load/2 length_assign_load_1/5 "/>
</bind>
</comp>

<comp id="179" class="1004" name="stg_12_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_12/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="stg_13_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_13/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="stg_14_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_14/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="1" index="1" bw="28" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="read_length_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="read_length/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_Result_s_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="72" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="32" slack="0"/>
<pin id="208" dir="0" index="3" bw="28" slack="2"/>
<pin id="209" dir="0" index="4" bw="1" slack="0"/>
<pin id="210" dir="1" index="5" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_Result_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="72" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="0" index="3" bw="28" slack="2"/>
<pin id="221" dir="0" index="4" bw="1" slack="0"/>
<pin id="222" dir="1" index="5" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="i_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="240" class="1005" name="sourceAddress_assign_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sourceAddress_assign "/>
</bind>
</comp>

<comp id="246" class="1005" name="destinationAddress_assign_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="destinationAddress_assign "/>
</bind>
</comp>

<comp id="252" class="1005" name="length_assign_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="length_assign "/>
</bind>
</comp>

<comp id="258" class="1005" name="tmp_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="28" slack="2"/>
<pin id="260" dir="1" index="1" bw="28" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="264" class="1005" name="read_length_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="3"/>
<pin id="266" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="read_length "/>
</bind>
</comp>

<comp id="277" class="1005" name="i_1_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="48" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="50" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="112"><net_src comp="52" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="114"><net_src comp="54" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="120"><net_src comp="48" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="50" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="127"><net_src comp="52" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="129"><net_src comp="54" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="135"><net_src comp="62" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="62" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="66" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="68" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="144" pin="2"/><net_sink comp="150" pin=2"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="183"><net_src comp="94" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="88" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="82" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="176" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="176" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="46" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="211"><net_src comp="56" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="58" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="170" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="214"><net_src comp="60" pin="0"/><net_sink comp="204" pin=4"/></net>

<net id="215"><net_src comp="204" pin="5"/><net_sink comp="130" pin=2"/></net>

<net id="223"><net_src comp="56" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="58" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="173" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="226"><net_src comp="60" pin="0"/><net_sink comp="216" pin=4"/></net>

<net id="227"><net_src comp="216" pin="5"/><net_sink comp="137" pin=2"/></net>

<net id="232"><net_src comp="162" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="176" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="162" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="64" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="70" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="249"><net_src comp="74" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="255"><net_src comp="78" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="261"><net_src comp="194" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="204" pin=3"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="216" pin=3"/></net>

<net id="267"><net_src comp="198" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="280"><net_src comp="234" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="162" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: read_mover_V_V | {4 }
	Port: write_mover_V_V | {4 }
	Port: out_stream_V_V | {5 }
	Port: read_mover_halt | {2 3 }
	Port: write_mover_halt | {3 4 }
  - Chain level:
	State 1
		stg_12 : 1
		stg_13 : 1
		stg_14 : 1
	State 2
		tmp : 1
		read_length : 1
	State 3
	State 4
		p_Result_s : 1
		stg_62 : 2
		p_Result_1 : 1
		stg_65 : 2
	State 5
		tmp_2 : 1
		i_1 : 1
		stg_71 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|
| Operation|               Functional Unit              |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|
|   icmp   |                tmp_2_fu_228                |    0    |    40   |
|----------|--------------------------------------------|---------|---------|
|    add   |                 i_1_fu_234                 |    0    |    32   |
|----------|--------------------------------------------|---------|---------|
|          |           length_read_read_fu_82           |    0    |    0    |
|          |     destinationAddress_read_read_fu_88     |    0    |    0    |
|   read   |        sourceAddress_read_read_fu_94       |    0    |    0    |
|          |  read_mover_halt_complete_read_read_fu_108 |    0    |    0    |
|          | write_mover_halt_complete_read_read_fu_123 |    0    |    0    |
|          |             tmp_V_2_read_fu_144            |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |              grp_write_fu_100              |    0    |    0    |
|          |              grp_write_fu_115              |    0    |    0    |
|   write  |             stg_62_write_fu_130            |    0    |    0    |
|          |             stg_65_write_fu_137            |    0    |    0    |
|          |             stg_73_write_fu_150            |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   trunc  |                 tmp_fu_194                 |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|    shl   |             read_length_fu_198             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|bitconcatenate|              p_Result_s_fu_204             |    0    |    0    |
|          |              p_Result_1_fu_216             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   Total  |                                            |    0    |    72   |
|----------|--------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|destinationAddress_assign_reg_246|   32   |
|           i_1_reg_277           |   32   |
|            i_reg_158            |   32   |
|      length_assign_reg_252      |   32   |
|       read_length_reg_264       |   32   |
|   sourceAddress_assign_reg_240  |   32   |
|           tmp_reg_258           |   28   |
+---------------------------------+--------+
|              Total              |   220  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  |
|------------------|------|------|------|--------||---------|
| grp_write_fu_100 |  p2  |   2  |   1  |    2   |
| grp_write_fu_115 |  p2  |   2  |   1  |    2   |
|------------------|------|------|------|--------||---------|
|       Total      |      |      |      |    4   ||  2.594  |
|------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   72   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |    -   |
|  Register |    -   |   220  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   220  |   72   |
+-----------+--------+--------+--------+
